
TypeC-Power.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1d8  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ff0  0800b3b8  0800b3b8  0001b3b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3a8  0800c3a8  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c3a8  0800c3a8  0001c3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c3b0  0800c3b0  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3b0  0800c3b0  0001c3b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c3b4  0800c3b4  0001c3b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800c3b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007b8  200001e0  0800c598  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000998  0800c598  00020998  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ef42  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003848  00000000  00000000  0003f152  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001580  00000000  00000000  000429a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013c8  00000000  00000000  00043f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023a92  00000000  00000000  000452e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014bad  00000000  00000000  00068d7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000de301  00000000  00000000  0007d927  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015bc28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068e8  00000000  00000000  0015bca4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800b3a0 	.word	0x0800b3a0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800b3a0 	.word	0x0800b3a0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b972 	b.w	8000ef4 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	4688      	mov	r8, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14b      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4615      	mov	r5, r2
 8000c3a:	d967      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b14a      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c42:	f1c2 0720 	rsb	r7, r2, #32
 8000c46:	fa01 f302 	lsl.w	r3, r1, r2
 8000c4a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c4e:	4095      	lsls	r5, r2
 8000c50:	ea47 0803 	orr.w	r8, r7, r3
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c60:	fa1f fc85 	uxth.w	ip, r5
 8000c64:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c68:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18eb      	adds	r3, r5, r3
 8000c76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c7a:	f080 811b 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8118 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000c84:	3f02      	subs	r7, #2
 8000c86:	442b      	add	r3, r5
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c90:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9c:	45a4      	cmp	ip, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	192c      	adds	r4, r5, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ca6:	f080 8107 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000caa:	45a4      	cmp	ip, r4
 8000cac:	f240 8104 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	442c      	add	r4, r5
 8000cb4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cb8:	eba4 040c 	sub.w	r4, r4, ip
 8000cbc:	2700      	movs	r7, #0
 8000cbe:	b11e      	cbz	r6, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cc8:	4639      	mov	r1, r7
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d909      	bls.n	8000ce6 <__udivmoddi4+0xbe>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80eb 	beq.w	8000eae <__udivmoddi4+0x286>
 8000cd8:	2700      	movs	r7, #0
 8000cda:	e9c6 0100 	strd	r0, r1, [r6]
 8000cde:	4638      	mov	r0, r7
 8000ce0:	4639      	mov	r1, r7
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	fab3 f783 	clz	r7, r3
 8000cea:	2f00      	cmp	r7, #0
 8000cec:	d147      	bne.n	8000d7e <__udivmoddi4+0x156>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d302      	bcc.n	8000cf8 <__udivmoddi4+0xd0>
 8000cf2:	4282      	cmp	r2, r0
 8000cf4:	f200 80fa 	bhi.w	8000eec <__udivmoddi4+0x2c4>
 8000cf8:	1a84      	subs	r4, r0, r2
 8000cfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cfe:	2001      	movs	r0, #1
 8000d00:	4698      	mov	r8, r3
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	d0e0      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d06:	e9c6 4800 	strd	r4, r8, [r6]
 8000d0a:	e7dd      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d0c:	b902      	cbnz	r2, 8000d10 <__udivmoddi4+0xe8>
 8000d0e:	deff      	udf	#255	; 0xff
 8000d10:	fab2 f282 	clz	r2, r2
 8000d14:	2a00      	cmp	r2, #0
 8000d16:	f040 808f 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d1a:	1b49      	subs	r1, r1, r5
 8000d1c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d20:	fa1f f885 	uxth.w	r8, r5
 8000d24:	2701      	movs	r7, #1
 8000d26:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d30:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d34:	fb08 f10c 	mul.w	r1, r8, ip
 8000d38:	4299      	cmp	r1, r3
 8000d3a:	d907      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3c:	18eb      	adds	r3, r5, r3
 8000d3e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4299      	cmp	r1, r3
 8000d46:	f200 80cd 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d4a:	4684      	mov	ip, r0
 8000d4c:	1a59      	subs	r1, r3, r1
 8000d4e:	b2a3      	uxth	r3, r4
 8000d50:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d54:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d58:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5c:	fb08 f800 	mul.w	r8, r8, r0
 8000d60:	45a0      	cmp	r8, r4
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x14c>
 8000d64:	192c      	adds	r4, r5, r4
 8000d66:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x14a>
 8000d6c:	45a0      	cmp	r8, r4
 8000d6e:	f200 80b6 	bhi.w	8000ede <__udivmoddi4+0x2b6>
 8000d72:	4618      	mov	r0, r3
 8000d74:	eba4 0408 	sub.w	r4, r4, r8
 8000d78:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d7c:	e79f      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d7e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d82:	40bb      	lsls	r3, r7
 8000d84:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d88:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d8c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d90:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d94:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d98:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d9c:	4325      	orrs	r5, r4
 8000d9e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000da2:	0c2c      	lsrs	r4, r5, #16
 8000da4:	fb08 3319 	mls	r3, r8, r9, r3
 8000da8:	fa1f fa8e 	uxth.w	sl, lr
 8000dac:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000db0:	fb09 f40a 	mul.w	r4, r9, sl
 8000db4:	429c      	cmp	r4, r3
 8000db6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dba:	fa00 f107 	lsl.w	r1, r0, r7
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1e 0303 	adds.w	r3, lr, r3
 8000dc4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dc8:	f080 8087 	bcs.w	8000eda <__udivmoddi4+0x2b2>
 8000dcc:	429c      	cmp	r4, r3
 8000dce:	f240 8084 	bls.w	8000eda <__udivmoddi4+0x2b2>
 8000dd2:	f1a9 0902 	sub.w	r9, r9, #2
 8000dd6:	4473      	add	r3, lr
 8000dd8:	1b1b      	subs	r3, r3, r4
 8000dda:	b2ad      	uxth	r5, r5
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000de8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dec:	45a2      	cmp	sl, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1e 0404 	adds.w	r4, lr, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	d26b      	bcs.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfa:	45a2      	cmp	sl, r4
 8000dfc:	d969      	bls.n	8000ed2 <__udivmoddi4+0x2aa>
 8000dfe:	3802      	subs	r0, #2
 8000e00:	4474      	add	r4, lr
 8000e02:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e06:	fba0 8902 	umull	r8, r9, r0, r2
 8000e0a:	eba4 040a 	sub.w	r4, r4, sl
 8000e0e:	454c      	cmp	r4, r9
 8000e10:	46c2      	mov	sl, r8
 8000e12:	464b      	mov	r3, r9
 8000e14:	d354      	bcc.n	8000ec0 <__udivmoddi4+0x298>
 8000e16:	d051      	beq.n	8000ebc <__udivmoddi4+0x294>
 8000e18:	2e00      	cmp	r6, #0
 8000e1a:	d069      	beq.n	8000ef0 <__udivmoddi4+0x2c8>
 8000e1c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e20:	eb64 0403 	sbc.w	r4, r4, r3
 8000e24:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e28:	40fd      	lsrs	r5, r7
 8000e2a:	40fc      	lsrs	r4, r7
 8000e2c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e30:	e9c6 5400 	strd	r5, r4, [r6]
 8000e34:	2700      	movs	r7, #0
 8000e36:	e747      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000e38:	f1c2 0320 	rsb	r3, r2, #32
 8000e3c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e40:	4095      	lsls	r5, r2
 8000e42:	fa01 f002 	lsl.w	r0, r1, r2
 8000e46:	fa21 f303 	lsr.w	r3, r1, r3
 8000e4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e4e:	4338      	orrs	r0, r7
 8000e50:	0c01      	lsrs	r1, r0, #16
 8000e52:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e56:	fa1f f885 	uxth.w	r8, r5
 8000e5a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e5e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e62:	fb07 f308 	mul.w	r3, r7, r8
 8000e66:	428b      	cmp	r3, r1
 8000e68:	fa04 f402 	lsl.w	r4, r4, r2
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x256>
 8000e6e:	1869      	adds	r1, r5, r1
 8000e70:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e74:	d22f      	bcs.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e76:	428b      	cmp	r3, r1
 8000e78:	d92d      	bls.n	8000ed6 <__udivmoddi4+0x2ae>
 8000e7a:	3f02      	subs	r7, #2
 8000e7c:	4429      	add	r1, r5
 8000e7e:	1acb      	subs	r3, r1, r3
 8000e80:	b281      	uxth	r1, r0
 8000e82:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e86:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e8e:	fb00 f308 	mul.w	r3, r0, r8
 8000e92:	428b      	cmp	r3, r1
 8000e94:	d907      	bls.n	8000ea6 <__udivmoddi4+0x27e>
 8000e96:	1869      	adds	r1, r5, r1
 8000e98:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e9c:	d217      	bcs.n	8000ece <__udivmoddi4+0x2a6>
 8000e9e:	428b      	cmp	r3, r1
 8000ea0:	d915      	bls.n	8000ece <__udivmoddi4+0x2a6>
 8000ea2:	3802      	subs	r0, #2
 8000ea4:	4429      	add	r1, r5
 8000ea6:	1ac9      	subs	r1, r1, r3
 8000ea8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eac:	e73b      	b.n	8000d26 <__udivmoddi4+0xfe>
 8000eae:	4637      	mov	r7, r6
 8000eb0:	4630      	mov	r0, r6
 8000eb2:	e709      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb4:	4607      	mov	r7, r0
 8000eb6:	e6e7      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb8:	4618      	mov	r0, r3
 8000eba:	e6fb      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000ebc:	4541      	cmp	r1, r8
 8000ebe:	d2ab      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ec4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ec8:	3801      	subs	r0, #1
 8000eca:	4613      	mov	r3, r2
 8000ecc:	e7a4      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ece:	4660      	mov	r0, ip
 8000ed0:	e7e9      	b.n	8000ea6 <__udivmoddi4+0x27e>
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	e795      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed6:	4667      	mov	r7, ip
 8000ed8:	e7d1      	b.n	8000e7e <__udivmoddi4+0x256>
 8000eda:	4681      	mov	r9, r0
 8000edc:	e77c      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	442c      	add	r4, r5
 8000ee2:	e747      	b.n	8000d74 <__udivmoddi4+0x14c>
 8000ee4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee8:	442b      	add	r3, r5
 8000eea:	e72f      	b.n	8000d4c <__udivmoddi4+0x124>
 8000eec:	4638      	mov	r0, r7
 8000eee:	e708      	b.n	8000d02 <__udivmoddi4+0xda>
 8000ef0:	4637      	mov	r7, r6
 8000ef2:	e6e9      	b.n	8000cc8 <__udivmoddi4+0xa0>

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <main_ui>:
 */
#include "ui.h"
#include "oled.h"

void main_ui(void)
{
 8000ef8:	b590      	push	{r4, r7, lr}
 8000efa:	b08b      	sub	sp, #44	; 0x2c
 8000efc:	af02      	add	r7, sp, #8
	uint8_t str[24] = {0};
 8000efe:	1d3b      	adds	r3, r7, #4
 8000f00:	2200      	movs	r2, #0
 8000f02:	601a      	str	r2, [r3, #0]
 8000f04:	605a      	str	r2, [r3, #4]
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	60da      	str	r2, [r3, #12]
 8000f0a:	611a      	str	r2, [r3, #16]
 8000f0c:	615a      	str	r2, [r3, #20]
    uint8_t current_x=0, current_y=0;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	77fb      	strb	r3, [r7, #31]
 8000f12:	2300      	movs	r3, #0
 8000f14:	77bb      	strb	r3, [r7, #30]

    OLED_ShowString(0, 0, "  Type-C Power  ", 16, 1);
 8000f16:	2301      	movs	r3, #1
 8000f18:	9300      	str	r3, [sp, #0]
 8000f1a:	2310      	movs	r3, #16
 8000f1c:	4a52      	ldr	r2, [pc, #328]	; (8001068 <main_ui+0x170>)
 8000f1e:	2100      	movs	r1, #0
 8000f20:	2000      	movs	r0, #0
 8000f22:	f007 fc79 	bl	8008818 <OLED_ShowString>

    sprintf(str, "Vin:%4.1fV",adc_buff[0]/100.0);
 8000f26:	4b51      	ldr	r3, [pc, #324]	; (800106c <main_ui+0x174>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f7ff fb12 	bl	8000554 <__aeabi_ui2d>
 8000f30:	f04f 0200 	mov.w	r2, #0
 8000f34:	4b4e      	ldr	r3, [pc, #312]	; (8001070 <main_ui+0x178>)
 8000f36:	f7ff fcb1 	bl	800089c <__aeabi_ddiv>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	460c      	mov	r4, r1
 8000f3e:	1d38      	adds	r0, r7, #4
 8000f40:	461a      	mov	r2, r3
 8000f42:	4623      	mov	r3, r4
 8000f44:	494b      	ldr	r1, [pc, #300]	; (8001074 <main_ui+0x17c>)
 8000f46:	f008 f9bf 	bl	80092c8 <siprintf>
    OLED_ShowString(0, 24, str, 8, 1);
 8000f4a:	1d3a      	adds	r2, r7, #4
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	9300      	str	r3, [sp, #0]
 8000f50:	2308      	movs	r3, #8
 8000f52:	2118      	movs	r1, #24
 8000f54:	2000      	movs	r0, #0
 8000f56:	f007 fc5f 	bl	8008818 <OLED_ShowString>

    sprintf(str, "Iin:%4.1fA",adc_buff[1]/100.0-19.8);
 8000f5a:	4b44      	ldr	r3, [pc, #272]	; (800106c <main_ui+0x174>)
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f7ff faf8 	bl	8000554 <__aeabi_ui2d>
 8000f64:	f04f 0200 	mov.w	r2, #0
 8000f68:	4b41      	ldr	r3, [pc, #260]	; (8001070 <main_ui+0x178>)
 8000f6a:	f7ff fc97 	bl	800089c <__aeabi_ddiv>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	460c      	mov	r4, r1
 8000f72:	4618      	mov	r0, r3
 8000f74:	4621      	mov	r1, r4
 8000f76:	a33a      	add	r3, pc, #232	; (adr r3, 8001060 <main_ui+0x168>)
 8000f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7c:	f7ff f9ac 	bl	80002d8 <__aeabi_dsub>
 8000f80:	4603      	mov	r3, r0
 8000f82:	460c      	mov	r4, r1
 8000f84:	1d38      	adds	r0, r7, #4
 8000f86:	461a      	mov	r2, r3
 8000f88:	4623      	mov	r3, r4
 8000f8a:	493b      	ldr	r1, [pc, #236]	; (8001078 <main_ui+0x180>)
 8000f8c:	f008 f99c 	bl	80092c8 <siprintf>
    OLED_ShowString(0, 40, str, 8, 1);
 8000f90:	1d3a      	adds	r2, r7, #4
 8000f92:	2301      	movs	r3, #1
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	2308      	movs	r3, #8
 8000f98:	2128      	movs	r1, #40	; 0x28
 8000f9a:	2000      	movs	r0, #0
 8000f9c:	f007 fc3c 	bl	8008818 <OLED_ShowString>

    sprintf(str, "Vmid:%4.1fV",adc_buff[2]/100.0);
 8000fa0:	4b32      	ldr	r3, [pc, #200]	; (800106c <main_ui+0x174>)
 8000fa2:	689b      	ldr	r3, [r3, #8]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f7ff fad5 	bl	8000554 <__aeabi_ui2d>
 8000faa:	f04f 0200 	mov.w	r2, #0
 8000fae:	4b30      	ldr	r3, [pc, #192]	; (8001070 <main_ui+0x178>)
 8000fb0:	f7ff fc74 	bl	800089c <__aeabi_ddiv>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	460c      	mov	r4, r1
 8000fb8:	1d38      	adds	r0, r7, #4
 8000fba:	461a      	mov	r2, r3
 8000fbc:	4623      	mov	r3, r4
 8000fbe:	492f      	ldr	r1, [pc, #188]	; (800107c <main_ui+0x184>)
 8000fc0:	f008 f982 	bl	80092c8 <siprintf>
    OLED_ShowString(32, 56, str, 8, 1);
 8000fc4:	1d3a      	adds	r2, r7, #4
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2308      	movs	r3, #8
 8000fcc:	2138      	movs	r1, #56	; 0x38
 8000fce:	2020      	movs	r0, #32
 8000fd0:	f007 fc22 	bl	8008818 <OLED_ShowString>

    sprintf(str, "Vout:%4.1fV",adc_buff[3]/100.0);
 8000fd4:	4b25      	ldr	r3, [pc, #148]	; (800106c <main_ui+0x174>)
 8000fd6:	68db      	ldr	r3, [r3, #12]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff fabb 	bl	8000554 <__aeabi_ui2d>
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	4b23      	ldr	r3, [pc, #140]	; (8001070 <main_ui+0x178>)
 8000fe4:	f7ff fc5a 	bl	800089c <__aeabi_ddiv>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	460c      	mov	r4, r1
 8000fec:	1d38      	adds	r0, r7, #4
 8000fee:	461a      	mov	r2, r3
 8000ff0:	4623      	mov	r3, r4
 8000ff2:	4923      	ldr	r1, [pc, #140]	; (8001080 <main_ui+0x188>)
 8000ff4:	f008 f968 	bl	80092c8 <siprintf>
    OLED_ShowString(64, 24, str, 8, 1);
 8000ff8:	1d3a      	adds	r2, r7, #4
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2308      	movs	r3, #8
 8001000:	2118      	movs	r1, #24
 8001002:	2040      	movs	r0, #64	; 0x40
 8001004:	f007 fc08 	bl	8008818 <OLED_ShowString>

    sprintf(str, "Iout:%4.1fA",adc_buff[4]/100.0-19.8);
 8001008:	4b18      	ldr	r3, [pc, #96]	; (800106c <main_ui+0x174>)
 800100a:	691b      	ldr	r3, [r3, #16]
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff faa1 	bl	8000554 <__aeabi_ui2d>
 8001012:	f04f 0200 	mov.w	r2, #0
 8001016:	4b16      	ldr	r3, [pc, #88]	; (8001070 <main_ui+0x178>)
 8001018:	f7ff fc40 	bl	800089c <__aeabi_ddiv>
 800101c:	4603      	mov	r3, r0
 800101e:	460c      	mov	r4, r1
 8001020:	4618      	mov	r0, r3
 8001022:	4621      	mov	r1, r4
 8001024:	a30e      	add	r3, pc, #56	; (adr r3, 8001060 <main_ui+0x168>)
 8001026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800102a:	f7ff f955 	bl	80002d8 <__aeabi_dsub>
 800102e:	4603      	mov	r3, r0
 8001030:	460c      	mov	r4, r1
 8001032:	1d38      	adds	r0, r7, #4
 8001034:	461a      	mov	r2, r3
 8001036:	4623      	mov	r3, r4
 8001038:	4912      	ldr	r1, [pc, #72]	; (8001084 <main_ui+0x18c>)
 800103a:	f008 f945 	bl	80092c8 <siprintf>
    OLED_ShowString(64, 40, str, 8, 1);
 800103e:	1d3a      	adds	r2, r7, #4
 8001040:	2301      	movs	r3, #1
 8001042:	9300      	str	r3, [sp, #0]
 8001044:	2308      	movs	r3, #8
 8001046:	2128      	movs	r1, #40	; 0x28
 8001048:	2040      	movs	r0, #64	; 0x40
 800104a:	f007 fbe5 	bl	8008818 <OLED_ShowString>
    // OLED_ShowString(0, 56, str, 8, 1);

    // sprintf(str, "cnt2:%4d",cnt2);
    // OLED_ShowString(64, 56, str, 8, 1);

    OLED_Refresh();
 800104e:	f007 fa8b 	bl	8008568 <OLED_Refresh>
}
 8001052:	bf00      	nop
 8001054:	3724      	adds	r7, #36	; 0x24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd90      	pop	{r4, r7, pc}
 800105a:	bf00      	nop
 800105c:	f3af 8000 	nop.w
 8001060:	cccccccd 	.word	0xcccccccd
 8001064:	4033cccc 	.word	0x4033cccc
 8001068:	0800b3b8 	.word	0x0800b3b8
 800106c:	200002f4 	.word	0x200002f4
 8001070:	40590000 	.word	0x40590000
 8001074:	0800b3cc 	.word	0x0800b3cc
 8001078:	0800b3d8 	.word	0x0800b3d8
 800107c:	0800b3e4 	.word	0x0800b3e4
 8001080:	0800b3f0 	.word	0x0800b3f0
 8001084:	0800b3fc 	.word	0x0800b3fc

08001088 <MX_ADC2_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b088      	sub	sp, #32
 800108c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800108e:	463b      	mov	r3, r7
 8001090:	2220      	movs	r2, #32
 8001092:	2100      	movs	r1, #0
 8001094:	4618      	mov	r0, r3
 8001096:	f007 fc9b 	bl	80089d0 <memset>

  /** Common config
  */
  hadc2.Instance = ADC2;
 800109a:	4b48      	ldr	r3, [pc, #288]	; (80011bc <MX_ADC2_Init+0x134>)
 800109c:	4a48      	ldr	r2, [pc, #288]	; (80011c0 <MX_ADC2_Init+0x138>)
 800109e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010a0:	4b46      	ldr	r3, [pc, #280]	; (80011bc <MX_ADC2_Init+0x134>)
 80010a2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80010a6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80010a8:	4b44      	ldr	r3, [pc, #272]	; (80011bc <MX_ADC2_Init+0x134>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010ae:	4b43      	ldr	r3, [pc, #268]	; (80011bc <MX_ADC2_Init+0x134>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 80010b4:	4b41      	ldr	r3, [pc, #260]	; (80011bc <MX_ADC2_Init+0x134>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80010ba:	4b40      	ldr	r3, [pc, #256]	; (80011bc <MX_ADC2_Init+0x134>)
 80010bc:	2201      	movs	r2, #1
 80010be:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80010c0:	4b3e      	ldr	r3, [pc, #248]	; (80011bc <MX_ADC2_Init+0x134>)
 80010c2:	2208      	movs	r2, #8
 80010c4:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80010c6:	4b3d      	ldr	r3, [pc, #244]	; (80011bc <MX_ADC2_Init+0x134>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80010cc:	4b3b      	ldr	r3, [pc, #236]	; (80011bc <MX_ADC2_Init+0x134>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 80010d2:	4b3a      	ldr	r3, [pc, #232]	; (80011bc <MX_ADC2_Init+0x134>)
 80010d4:	2205      	movs	r2, #5
 80010d6:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80010d8:	4b38      	ldr	r3, [pc, #224]	; (80011bc <MX_ADC2_Init+0x134>)
 80010da:	2200      	movs	r2, #0
 80010dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80010e0:	4b36      	ldr	r3, [pc, #216]	; (80011bc <MX_ADC2_Init+0x134>)
 80010e2:	f44f 62ac 	mov.w	r2, #1376	; 0x560
 80010e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010e8:	4b34      	ldr	r3, [pc, #208]	; (80011bc <MX_ADC2_Init+0x134>)
 80010ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010ee:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80010f0:	4b32      	ldr	r3, [pc, #200]	; (80011bc <MX_ADC2_Init+0x134>)
 80010f2:	2201      	movs	r2, #1
 80010f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80010f8:	4b30      	ldr	r3, [pc, #192]	; (80011bc <MX_ADC2_Init+0x134>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80010fe:	4b2f      	ldr	r3, [pc, #188]	; (80011bc <MX_ADC2_Init+0x134>)
 8001100:	2200      	movs	r2, #0
 8001102:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001106:	482d      	ldr	r0, [pc, #180]	; (80011bc <MX_ADC2_Init+0x134>)
 8001108:	f001 fb90 	bl	800282c <HAL_ADC_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_ADC2_Init+0x8e>
  {
    Error_Handler();
 8001112:	f000 fb7b 	bl	800180c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001116:	4b2b      	ldr	r3, [pc, #172]	; (80011c4 <MX_ADC2_Init+0x13c>)
 8001118:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800111a:	2306      	movs	r3, #6
 800111c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 800111e:	2305      	movs	r3, #5
 8001120:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001122:	237f      	movs	r3, #127	; 0x7f
 8001124:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001126:	2304      	movs	r3, #4
 8001128:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800112e:	463b      	mov	r3, r7
 8001130:	4619      	mov	r1, r3
 8001132:	4822      	ldr	r0, [pc, #136]	; (80011bc <MX_ADC2_Init+0x134>)
 8001134:	f001 fdd4 	bl	8002ce0 <HAL_ADC_ConfigChannel>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 800113e:	f000 fb65 	bl	800180c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001142:	4b21      	ldr	r3, [pc, #132]	; (80011c8 <MX_ADC2_Init+0x140>)
 8001144:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001146:	230c      	movs	r3, #12
 8001148:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800114a:	463b      	mov	r3, r7
 800114c:	4619      	mov	r1, r3
 800114e:	481b      	ldr	r0, [pc, #108]	; (80011bc <MX_ADC2_Init+0x134>)
 8001150:	f001 fdc6 	bl	8002ce0 <HAL_ADC_ConfigChannel>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 800115a:	f000 fb57 	bl	800180c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800115e:	4b1b      	ldr	r3, [pc, #108]	; (80011cc <MX_ADC2_Init+0x144>)
 8001160:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001162:	2312      	movs	r3, #18
 8001164:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001166:	463b      	mov	r3, r7
 8001168:	4619      	mov	r1, r3
 800116a:	4814      	ldr	r0, [pc, #80]	; (80011bc <MX_ADC2_Init+0x134>)
 800116c:	f001 fdb8 	bl	8002ce0 <HAL_ADC_ConfigChannel>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d001      	beq.n	800117a <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 8001176:	f000 fb49 	bl	800180c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800117a:	4b15      	ldr	r3, [pc, #84]	; (80011d0 <MX_ADC2_Init+0x148>)
 800117c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800117e:	2318      	movs	r3, #24
 8001180:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001182:	463b      	mov	r3, r7
 8001184:	4619      	mov	r1, r3
 8001186:	480d      	ldr	r0, [pc, #52]	; (80011bc <MX_ADC2_Init+0x134>)
 8001188:	f001 fdaa 	bl	8002ce0 <HAL_ADC_ConfigChannel>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_ADC2_Init+0x10e>
  {
    Error_Handler();
 8001192:	f000 fb3b 	bl	800180c <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_ADC2_Init+0x14c>)
 8001198:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800119a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800119e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80011a0:	463b      	mov	r3, r7
 80011a2:	4619      	mov	r1, r3
 80011a4:	4805      	ldr	r0, [pc, #20]	; (80011bc <MX_ADC2_Init+0x134>)
 80011a6:	f001 fd9b 	bl	8002ce0 <HAL_ADC_ConfigChannel>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <MX_ADC2_Init+0x12c>
  {
    Error_Handler();
 80011b0:	f000 fb2c 	bl	800180c <Error_Handler>
  }

}
 80011b4:	bf00      	nop
 80011b6:	3720      	adds	r7, #32
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	20000214 	.word	0x20000214
 80011c0:	50000100 	.word	0x50000100
 80011c4:	04300002 	.word	0x04300002
 80011c8:	08600004 	.word	0x08600004
 80011cc:	0c900008 	.word	0x0c900008
 80011d0:	10c00010 	.word	0x10c00010
 80011d4:	14f00020 	.word	0x14f00020

080011d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	; 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC2)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a37      	ldr	r2, [pc, #220]	; (80012d4 <HAL_ADC_MspInit+0xfc>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d167      	bne.n	80012ca <HAL_ADC_MspInit+0xf2>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80011fa:	4b37      	ldr	r3, [pc, #220]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011fe:	4a36      	ldr	r2, [pc, #216]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 8001200:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001204:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001206:	4b34      	ldr	r3, [pc, #208]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800120e:	613b      	str	r3, [r7, #16]
 8001210:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001212:	4b31      	ldr	r3, [pc, #196]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001216:	4a30      	ldr	r2, [pc, #192]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 8001218:	f043 0301 	orr.w	r3, r3, #1
 800121c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800121e:	4b2e      	ldr	r3, [pc, #184]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001222:	f003 0301 	and.w	r3, r3, #1
 8001226:	60fb      	str	r3, [r7, #12]
 8001228:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800122a:	4b2b      	ldr	r3, [pc, #172]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122e:	4a2a      	ldr	r2, [pc, #168]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 8001230:	f043 0304 	orr.w	r3, r3, #4
 8001234:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001236:	4b28      	ldr	r3, [pc, #160]	; (80012d8 <HAL_ADC_MspInit+0x100>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800123a:	f003 0304 	and.w	r3, r3, #4
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC2_IN2
    PA6     ------> ADC2_IN3
    PA7     ------> ADC2_IN4
    PC4     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001242:	23c3      	movs	r3, #195	; 0xc3
 8001244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001246:	2303      	movs	r3, #3
 8001248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124a:	2300      	movs	r3, #0
 800124c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124e:	f107 0314 	add.w	r3, r7, #20
 8001252:	4619      	mov	r1, r3
 8001254:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001258:	f003 f852 	bl	8004300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800125c:	2310      	movs	r3, #16
 800125e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001260:	2303      	movs	r3, #3
 8001262:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	481b      	ldr	r0, [pc, #108]	; (80012dc <HAL_ADC_MspInit+0x104>)
 8001270:	f003 f846 	bl	8004300 <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel1;
 8001274:	4b1a      	ldr	r3, [pc, #104]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 8001276:	4a1b      	ldr	r2, [pc, #108]	; (80012e4 <HAL_ADC_MspInit+0x10c>)
 8001278:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 800127a:	4b19      	ldr	r3, [pc, #100]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 800127c:	2224      	movs	r2, #36	; 0x24
 800127e:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001280:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001286:	4b16      	ldr	r3, [pc, #88]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 8001288:	2200      	movs	r2, #0
 800128a:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800128c:	4b14      	ldr	r3, [pc, #80]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 800128e:	2280      	movs	r2, #128	; 0x80
 8001290:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001292:	4b13      	ldr	r3, [pc, #76]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 8001294:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001298:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 800129c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80012a0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80012a2:	4b0f      	ldr	r3, [pc, #60]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 80012a4:	2220      	movs	r2, #32
 80012a6:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80012a8:	4b0d      	ldr	r3, [pc, #52]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80012ae:	480c      	ldr	r0, [pc, #48]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 80012b0:	f002 fd4c 	bl	8003d4c <HAL_DMA_Init>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 80012ba:	f000 faa7 	bl	800180c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	4a07      	ldr	r2, [pc, #28]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 80012c2:	655a      	str	r2, [r3, #84]	; 0x54
 80012c4:	4a06      	ldr	r2, [pc, #24]	; (80012e0 <HAL_ADC_MspInit+0x108>)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80012ca:	bf00      	nop
 80012cc:	3728      	adds	r7, #40	; 0x28
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	50000100 	.word	0x50000100
 80012d8:	40021000 	.word	0x40021000
 80012dc:	48000800 	.word	0x48000800
 80012e0:	20000280 	.word	0x20000280
 80012e4:	40020008 	.word	0x40020008

080012e8 <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08c      	sub	sp, #48	; 0x30
 80012ec:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80012ee:	463b      	mov	r3, r7
 80012f0:	2230      	movs	r2, #48	; 0x30
 80012f2:	2100      	movs	r1, #0
 80012f4:	4618      	mov	r0, r3
 80012f6:	f007 fb6b 	bl	80089d0 <memset>

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80012fa:	4b1c      	ldr	r3, [pc, #112]	; (800136c <MX_DAC1_Init+0x84>)
 80012fc:	4a1c      	ldr	r2, [pc, #112]	; (8001370 <MX_DAC1_Init+0x88>)
 80012fe:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001300:	481a      	ldr	r0, [pc, #104]	; (800136c <MX_DAC1_Init+0x84>)
 8001302:	f002 fada 	bl	80038ba <HAL_DAC_Init>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800130c:	f000 fa7e 	bl	800180c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001310:	2302      	movs	r3, #2
 8001312:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800131c:	2300      	movs	r3, #0
 800131e:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001320:	2300      	movs	r3, #0
 8001322:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001324:	2300      	movs	r3, #0
 8001326:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001328:	2300      	movs	r3, #0
 800132a:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800132c:	2301      	movs	r3, #1
 800132e:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001330:	2300      	movs	r3, #0
 8001332:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001334:	463b      	mov	r3, r7
 8001336:	2200      	movs	r2, #0
 8001338:	4619      	mov	r1, r3
 800133a:	480c      	ldr	r0, [pc, #48]	; (800136c <MX_DAC1_Init+0x84>)
 800133c:	f002 fb5a 	bl	80039f4 <HAL_DAC_ConfigChannel>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001346:	f000 fa61 	bl	800180c <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 800134a:	2301      	movs	r3, #1
 800134c:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800134e:	463b      	mov	r3, r7
 8001350:	2210      	movs	r2, #16
 8001352:	4619      	mov	r1, r3
 8001354:	4805      	ldr	r0, [pc, #20]	; (800136c <MX_DAC1_Init+0x84>)
 8001356:	f002 fb4d 	bl	80039f4 <HAL_DAC_ConfigChannel>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_DAC1_Init+0x7c>
  {
    Error_Handler();
 8001360:	f000 fa54 	bl	800180c <Error_Handler>
  }

}
 8001364:	bf00      	nop
 8001366:	3730      	adds	r7, #48	; 0x30
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	200002e0 	.word	0x200002e0
 8001370:	50000800 	.word	0x50000800

08001374 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b08a      	sub	sp, #40	; 0x28
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a15      	ldr	r2, [pc, #84]	; (80013e8 <HAL_DAC_MspInit+0x74>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d124      	bne.n	80013e0 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001396:	4b15      	ldr	r3, [pc, #84]	; (80013ec <HAL_DAC_MspInit+0x78>)
 8001398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800139a:	4a14      	ldr	r2, [pc, #80]	; (80013ec <HAL_DAC_MspInit+0x78>)
 800139c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013a2:	4b12      	ldr	r3, [pc, #72]	; (80013ec <HAL_DAC_MspInit+0x78>)
 80013a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013aa:	613b      	str	r3, [r7, #16]
 80013ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ae:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <HAL_DAC_MspInit+0x78>)
 80013b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b2:	4a0e      	ldr	r2, [pc, #56]	; (80013ec <HAL_DAC_MspInit+0x78>)
 80013b4:	f043 0301 	orr.w	r3, r3, #1
 80013b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ba:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <HAL_DAC_MspInit+0x78>)
 80013bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013be:	f003 0301 	and.w	r3, r3, #1
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80013c6:	2330      	movs	r3, #48	; 0x30
 80013c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ca:	2303      	movs	r3, #3
 80013cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ce:	2300      	movs	r3, #0
 80013d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d2:	f107 0314 	add.w	r3, r7, #20
 80013d6:	4619      	mov	r1, r3
 80013d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013dc:	f002 ff90 	bl	8004300 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80013e0:	bf00      	nop
 80013e2:	3728      	adds	r7, #40	; 0x28
 80013e4:	46bd      	mov	sp, r7
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	50000800 	.word	0x50000800
 80013ec:	40021000 	.word	0x40021000

080013f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013f6:	4b12      	ldr	r3, [pc, #72]	; (8001440 <MX_DMA_Init+0x50>)
 80013f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013fa:	4a11      	ldr	r2, [pc, #68]	; (8001440 <MX_DMA_Init+0x50>)
 80013fc:	f043 0304 	orr.w	r3, r3, #4
 8001400:	6493      	str	r3, [r2, #72]	; 0x48
 8001402:	4b0f      	ldr	r3, [pc, #60]	; (8001440 <MX_DMA_Init+0x50>)
 8001404:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001406:	f003 0304 	and.w	r3, r3, #4
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800140e:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <MX_DMA_Init+0x50>)
 8001410:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001412:	4a0b      	ldr	r2, [pc, #44]	; (8001440 <MX_DMA_Init+0x50>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6493      	str	r3, [r2, #72]	; 0x48
 800141a:	4b09      	ldr	r3, [pc, #36]	; (8001440 <MX_DMA_Init+0x50>)
 800141c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	603b      	str	r3, [r7, #0]
 8001424:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	200b      	movs	r0, #11
 800142c:	f002 fa11 	bl	8003852 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001430:	200b      	movs	r0, #11
 8001432:	f002 fa28 	bl	8003886 <HAL_NVIC_EnableIRQ>

}
 8001436:	bf00      	nop
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40021000 	.word	0x40021000

08001444 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b08a      	sub	sp, #40	; 0x28
 8001448:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800144a:	f107 0314 	add.w	r3, r7, #20
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
 8001452:	605a      	str	r2, [r3, #4]
 8001454:	609a      	str	r2, [r3, #8]
 8001456:	60da      	str	r2, [r3, #12]
 8001458:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800145a:	4b4d      	ldr	r3, [pc, #308]	; (8001590 <MX_GPIO_Init+0x14c>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145e:	4a4c      	ldr	r2, [pc, #304]	; (8001590 <MX_GPIO_Init+0x14c>)
 8001460:	f043 0320 	orr.w	r3, r3, #32
 8001464:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001466:	4b4a      	ldr	r3, [pc, #296]	; (8001590 <MX_GPIO_Init+0x14c>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	f003 0320 	and.w	r3, r3, #32
 800146e:	613b      	str	r3, [r7, #16]
 8001470:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001472:	4b47      	ldr	r3, [pc, #284]	; (8001590 <MX_GPIO_Init+0x14c>)
 8001474:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001476:	4a46      	ldr	r2, [pc, #280]	; (8001590 <MX_GPIO_Init+0x14c>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800147e:	4b44      	ldr	r3, [pc, #272]	; (8001590 <MX_GPIO_Init+0x14c>)
 8001480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800148a:	4b41      	ldr	r3, [pc, #260]	; (8001590 <MX_GPIO_Init+0x14c>)
 800148c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148e:	4a40      	ldr	r2, [pc, #256]	; (8001590 <MX_GPIO_Init+0x14c>)
 8001490:	f043 0304 	orr.w	r3, r3, #4
 8001494:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001496:	4b3e      	ldr	r3, [pc, #248]	; (8001590 <MX_GPIO_Init+0x14c>)
 8001498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800149a:	f003 0304 	and.w	r3, r3, #4
 800149e:	60bb      	str	r3, [r7, #8]
 80014a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014a2:	4b3b      	ldr	r3, [pc, #236]	; (8001590 <MX_GPIO_Init+0x14c>)
 80014a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a6:	4a3a      	ldr	r2, [pc, #232]	; (8001590 <MX_GPIO_Init+0x14c>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014ae:	4b38      	ldr	r3, [pc, #224]	; (8001590 <MX_GPIO_Init+0x14c>)
 80014b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CV_Pin|CC_Pin|OLED_D1_Pin|OLED_D0_Pin
 80014ba:	2201      	movs	r2, #1
 80014bc:	f643 4123 	movw	r1, #15395	; 0x3c23
 80014c0:	4834      	ldr	r0, [pc, #208]	; (8001594 <MX_GPIO_Init+0x150>)
 80014c2:	f003 f8b7 	bl	8004634 <HAL_GPIO_WritePin>
                          |OLED_DC_Pin|OLED_RES_Pin|LED_HEART_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014cc:	4832      	ldr	r0, [pc, #200]	; (8001598 <MX_GPIO_Init+0x154>)
 80014ce:	f003 f8b1 	bl	8004634 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CV_Pin|CC_Pin|OLED_D1_Pin|OLED_D0_Pin
 80014d2:	f643 4323 	movw	r3, #15395	; 0x3c23
 80014d6:	617b      	str	r3, [r7, #20]
                          |OLED_DC_Pin|OLED_RES_Pin|LED_HEART_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014d8:	2301      	movs	r3, #1
 80014da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e0:	2300      	movs	r3, #0
 80014e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	4619      	mov	r1, r3
 80014ea:	482a      	ldr	r0, [pc, #168]	; (8001594 <MX_GPIO_Init+0x150>)
 80014ec:	f002 ff08 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80014f0:	2304      	movs	r3, #4
 80014f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014f4:	2300      	movs	r3, #0
 80014f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014f8:	2301      	movs	r3, #1
 80014fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4619      	mov	r1, r3
 8001502:	4824      	ldr	r0, [pc, #144]	; (8001594 <MX_GPIO_Init+0x150>)
 8001504:	f002 fefc 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001508:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800150c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800150e:	4b23      	ldr	r3, [pc, #140]	; (800159c <MX_GPIO_Init+0x158>)
 8001510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001512:	2301      	movs	r3, #1
 8001514:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	f107 0314 	add.w	r3, r7, #20
 800151a:	4619      	mov	r1, r3
 800151c:	481d      	ldr	r0, [pc, #116]	; (8001594 <MX_GPIO_Init+0x150>)
 800151e:	f002 feef 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_6|POWER_CTRL_Pin;
 8001522:	f44f 6304 	mov.w	r3, #2112	; 0x840
 8001526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001528:	2300      	movs	r3, #0
 800152a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800152c:	2301      	movs	r3, #1
 800152e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001530:	f107 0314 	add.w	r3, r7, #20
 8001534:	4619      	mov	r1, r3
 8001536:	4818      	ldr	r0, [pc, #96]	; (8001598 <MX_GPIO_Init+0x154>)
 8001538:	f002 fee2 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800153c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001540:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001542:	2300      	movs	r3, #0
 8001544:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001546:	2301      	movs	r3, #1
 8001548:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154a:	f107 0314 	add.w	r3, r7, #20
 800154e:	4619      	mov	r1, r3
 8001550:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001554:	f002 fed4 	bl	8004300 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8001558:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800155c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800155e:	2301      	movs	r3, #1
 8001560:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001566:	2300      	movs	r3, #0
 8001568:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 800156a:	f107 0314 	add.w	r3, r7, #20
 800156e:	4619      	mov	r1, r3
 8001570:	4809      	ldr	r0, [pc, #36]	; (8001598 <MX_GPIO_Init+0x154>)
 8001572:	f002 fec5 	bl	8004300 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001576:	2200      	movs	r2, #0
 8001578:	2100      	movs	r1, #0
 800157a:	2028      	movs	r0, #40	; 0x28
 800157c:	f002 f969 	bl	8003852 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001580:	2028      	movs	r0, #40	; 0x28
 8001582:	f002 f980 	bl	8003886 <HAL_NVIC_EnableIRQ>

}
 8001586:	bf00      	nop
 8001588:	3728      	adds	r7, #40	; 0x28
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	40021000 	.word	0x40021000
 8001594:	48000400 	.word	0x48000400
 8001598:	48000800 	.word	0x48000800
 800159c:	10310000 	.word	0x10310000

080015a0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015a0:	b590      	push	{r4, r7, lr}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	80fb      	strh	r3, [r7, #6]
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80015aa:	4b2b      	ldr	r3, [pc, #172]	; (8001658 <HAL_GPIO_EXTI_Callback+0xb8>)
 80015ac:	695a      	ldr	r2, [r3, #20]
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	4013      	ands	r3, r2
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d04c      	beq.n	8001650 <HAL_GPIO_EXTI_Callback+0xb0>
  {
	  if(GPIO_Pin == GPIO_PIN_14)
 80015b6:	88fb      	ldrh	r3, [r7, #6]
 80015b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015bc:	d11b      	bne.n	80015f6 <HAL_GPIO_EXTI_Callback+0x56>
	  {
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_14) == HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15))
 80015be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015c6:	f003 f81d 	bl	8004604 <HAL_GPIO_ReadPin>
 80015ca:	4603      	mov	r3, r0
 80015cc:	461c      	mov	r4, r3
 80015ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d6:	f003 f815 	bl	8004604 <HAL_GPIO_ReadPin>
 80015da:	4603      	mov	r3, r0
 80015dc:	429c      	cmp	r4, r3
 80015de:	d105      	bne.n	80015ec <HAL_GPIO_EXTI_Callback+0x4c>
		  {
			  cnt2++;
 80015e0:	4b1e      	ldr	r3, [pc, #120]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	3301      	adds	r3, #1
 80015e6:	4a1d      	ldr	r2, [pc, #116]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 80015e8:	6013      	str	r3, [r2, #0]
 80015ea:	e004      	b.n	80015f6 <HAL_GPIO_EXTI_Callback+0x56>
		  }
		  else
		  {
			  cnt2--;
 80015ec:	4b1b      	ldr	r3, [pc, #108]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	3b01      	subs	r3, #1
 80015f2:	4a1a      	ldr	r2, [pc, #104]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 80015f4:	6013      	str	r3, [r2, #0]
		  }
	  }
	  if(GPIO_Pin == GPIO_PIN_15)
 80015f6:	88fb      	ldrh	r3, [r7, #6]
 80015f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80015fc:	d11b      	bne.n	8001636 <HAL_GPIO_EXTI_Callback+0x96>
	  {
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_14) == HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_15))
 80015fe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001602:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001606:	f002 fffd 	bl	8004604 <HAL_GPIO_ReadPin>
 800160a:	4603      	mov	r3, r0
 800160c:	461c      	mov	r4, r3
 800160e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001612:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001616:	f002 fff5 	bl	8004604 <HAL_GPIO_ReadPin>
 800161a:	4603      	mov	r3, r0
 800161c:	429c      	cmp	r4, r3
 800161e:	d105      	bne.n	800162c <HAL_GPIO_EXTI_Callback+0x8c>
		  {
			  cnt2--;
 8001620:	4b0e      	ldr	r3, [pc, #56]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	3b01      	subs	r3, #1
 8001626:	4a0d      	ldr	r2, [pc, #52]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 8001628:	6013      	str	r3, [r2, #0]
 800162a:	e004      	b.n	8001636 <HAL_GPIO_EXTI_Callback+0x96>
		  }
		  else
		  {
			  cnt2++;
 800162c:	4b0b      	ldr	r3, [pc, #44]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3301      	adds	r3, #1
 8001632:	4a0a      	ldr	r2, [pc, #40]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 8001634:	6013      	str	r3, [r2, #0]
		  }
	  }
	  cnt2 = cnt2%60;
 8001636:	4b09      	ldr	r3, [pc, #36]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 8001638:	6819      	ldr	r1, [r3, #0]
 800163a:	4b09      	ldr	r3, [pc, #36]	; (8001660 <HAL_GPIO_EXTI_Callback+0xc0>)
 800163c:	fba3 2301 	umull	r2, r3, r3, r1
 8001640:	095a      	lsrs	r2, r3, #5
 8001642:	4613      	mov	r3, r2
 8001644:	011b      	lsls	r3, r3, #4
 8001646:	1a9b      	subs	r3, r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	1aca      	subs	r2, r1, r3
 800164c:	4b03      	ldr	r3, [pc, #12]	; (800165c <HAL_GPIO_EXTI_Callback+0xbc>)
 800164e:	601a      	str	r2, [r3, #0]
  }
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	bd90      	pop	{r4, r7, pc}
 8001658:	40010400 	.word	0x40010400
 800165c:	20000200 	.word	0x20000200
 8001660:	88888889 	.word	0x88888889

08001664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  unsigned int i = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800166e:	f000 fe2c 	bl	80022ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001672:	f000 f865 	bl	8001740 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001676:	f7ff fee5 	bl	8001444 <MX_GPIO_Init>
  MX_DMA_Init();
 800167a:	f7ff feb9 	bl	80013f0 <MX_DMA_Init>
  MX_ADC2_Init();
 800167e:	f7ff fd03 	bl	8001088 <MX_ADC2_Init>
  MX_DAC1_Init();
 8001682:	f7ff fe31 	bl	80012e8 <MX_DAC1_Init>
  MX_USART1_UART_Init();
 8001686:	f000 fd4b 	bl	8002120 <MX_USART1_UART_Init>
  MX_TIM16_Init();
 800168a:	f000 fb4d 	bl	8001d28 <MX_TIM16_Init>
  MX_TIM17_Init();
 800168e:	f000 fbc9 	bl	8001e24 <MX_TIM17_Init>
  MX_TIM4_Init();
 8001692:	f000 faf5 	bl	8001c80 <MX_TIM4_Init>
  MX_TIM2_Init();
 8001696:	f000 fa59 	bl	8001b4c <MX_TIM2_Init>
  MX_TIM3_Init();
 800169a:	f000 faa3 	bl	8001be4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);             //TIM2ADC
 800169e:	481e      	ldr	r0, [pc, #120]	; (8001718 <main+0xb4>)
 80016a0:	f004 f842 	bl	8005728 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc2, adc_buff, 5); //??????DMA
 80016a4:	2205      	movs	r2, #5
 80016a6:	491d      	ldr	r1, [pc, #116]	; (800171c <main+0xb8>)
 80016a8:	481d      	ldr	r0, [pc, #116]	; (8001720 <main+0xbc>)
 80016aa:	f001 fa47 	bl	8002b3c <HAL_ADC_Start_DMA>
//   HAL_TIMEx_PWMN_Start(&htim16, TIM_CHANNEL_1); //??????TIM16_CH1N L
//   HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);    //??????TIM16_CH1 H
//  HAL_TIMEx_PWMN_Start(&htim17, TIM_CHANNEL_1); //??????TIM17_CH1N H
//  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);    //??????TIM17_CH1 L

  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048); //DAC1_CH11.65V
 80016ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016b2:	2200      	movs	r2, #0
 80016b4:	2100      	movs	r1, #0
 80016b6:	481b      	ldr	r0, [pc, #108]	; (8001724 <main+0xc0>)
 80016b8:	f002 f974 	bl	80039a4 <HAL_DAC_SetValue>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, 2048); //DAC1_CH21.65V
 80016bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80016c0:	2200      	movs	r2, #0
 80016c2:	2110      	movs	r1, #16
 80016c4:	4817      	ldr	r0, [pc, #92]	; (8001724 <main+0xc0>)
 80016c6:	f002 f96d 	bl	80039a4 <HAL_DAC_SetValue>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);                           //??????DAC1_CH1
 80016ca:	2100      	movs	r1, #0
 80016cc:	4815      	ldr	r0, [pc, #84]	; (8001724 <main+0xc0>)
 80016ce:	f002 f916 	bl	80038fe <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);                           //??????DAC1_CH2
 80016d2:	2110      	movs	r1, #16
 80016d4:	4813      	ldr	r0, [pc, #76]	; (8001724 <main+0xc0>)
 80016d6:	f002 f912 	bl	80038fe <HAL_DAC_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);                 //??????TIM4??????
 80016da:	213c      	movs	r1, #60	; 0x3c
 80016dc:	4812      	ldr	r0, [pc, #72]	; (8001728 <main+0xc4>)
 80016de:	f004 fb8d 	bl	8005dfc <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim3);
 80016e2:	4812      	ldr	r0, [pc, #72]	; (800172c <main+0xc8>)
 80016e4:	f004 f882 	bl	80057ec <HAL_TIM_Base_Start_IT>
  OLED_Init();                                                    //OLED??????
 80016e8:	f007 f8c8 	bl	800887c <OLED_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HAL_GPIO_TogglePin(LED_HEART_GPIO_Port, LED_HEART_Pin);
 80016ec:	2120      	movs	r1, #32
 80016ee:	4810      	ldr	r0, [pc, #64]	; (8001730 <main+0xcc>)
 80016f0:	f002 ffb8 	bl	8004664 <HAL_GPIO_TogglePin>
    cnt1 = (uint32_t)(__HAL_TIM_GET_COUNTER(&htim4));
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <main+0xc4>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fa:	4a0e      	ldr	r2, [pc, #56]	; (8001734 <main+0xd0>)
 80016fc:	6013      	str	r3, [r2, #0]

    main_ui();
 80016fe:	f7ff fbfb 	bl	8000ef8 <main_ui>
    printf("now time is %5d ms\n", sys_time_ms);
 8001702:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <main+0xd4>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4619      	mov	r1, r3
 8001708:	480c      	ldr	r0, [pc, #48]	; (800173c <main+0xd8>)
 800170a:	f007 fdc5 	bl	8009298 <iprintf>
    HAL_Delay(100);
 800170e:	2064      	movs	r0, #100	; 0x64
 8001710:	f000 fe4c 	bl	80023ac <HAL_Delay>
    HAL_GPIO_TogglePin(LED_HEART_GPIO_Port, LED_HEART_Pin);
 8001714:	e7ea      	b.n	80016ec <main+0x88>
 8001716:	bf00      	nop
 8001718:	200003ec 	.word	0x200003ec
 800171c:	200002f4 	.word	0x200002f4
 8001720:	20000214 	.word	0x20000214
 8001724:	200002e0 	.word	0x200002e0
 8001728:	20000308 	.word	0x20000308
 800172c:	200003a0 	.word	0x200003a0
 8001730:	48000400 	.word	0x48000400
 8001734:	200001fc 	.word	0x200001fc
 8001738:	20000204 	.word	0x20000204
 800173c:	0800b408 	.word	0x0800b408

08001740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b0a4      	sub	sp, #144	; 0x90
 8001744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001746:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800174a:	2238      	movs	r2, #56	; 0x38
 800174c:	2100      	movs	r1, #0
 800174e:	4618      	mov	r0, r3
 8001750:	f007 f93e 	bl	80089d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001754:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001758:	2200      	movs	r2, #0
 800175a:	601a      	str	r2, [r3, #0]
 800175c:	605a      	str	r2, [r3, #4]
 800175e:	609a      	str	r2, [r3, #8]
 8001760:	60da      	str	r2, [r3, #12]
 8001762:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001764:	463b      	mov	r3, r7
 8001766:	2244      	movs	r2, #68	; 0x44
 8001768:	2100      	movs	r1, #0
 800176a:	4618      	mov	r0, r3
 800176c:	f007 f930 	bl	80089d0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001770:	2000      	movs	r0, #0
 8001772:	f002 ffa9 	bl	80046c8 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001776:	2301      	movs	r3, #1
 8001778:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800177a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800177e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001780:	2302      	movs	r3, #2
 8001782:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001784:	2303      	movs	r3, #3
 8001786:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001788:	2301      	movs	r3, #1
 800178a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 40;
 800178c:	2328      	movs	r3, #40	; 0x28
 800178e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001792:	2302      	movs	r3, #2
 8001794:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001798:	2302      	movs	r3, #2
 800179a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800179e:	2302      	movs	r3, #2
 80017a0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80017a8:	4618      	mov	r0, r3
 80017aa:	f003 f841 	bl	8004830 <HAL_RCC_OscConfig>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80017b4:	f000 f82a 	bl	800180c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017b8:	230f      	movs	r3, #15
 80017ba:	647b      	str	r3, [r7, #68]	; 0x44
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017bc:	2303      	movs	r3, #3
 80017be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017c0:	2300      	movs	r3, #0
 80017c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017c4:	2300      	movs	r3, #0
 80017c6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017c8:	2300      	movs	r3, #0
 80017ca:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80017cc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80017d0:	2104      	movs	r1, #4
 80017d2:	4618      	mov	r0, r3
 80017d4:	f003 fb44 	bl	8004e60 <HAL_RCC_ClockConfig>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80017de:	f000 f815 	bl	800180c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 80017e2:	f248 0301 	movw	r3, #32769	; 0x8001
 80017e6:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80017e8:	2300      	movs	r3, #0
 80017ea:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80017ec:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80017f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017f2:	463b      	mov	r3, r7
 80017f4:	4618      	mov	r0, r3
 80017f6:	f003 fd4f 	bl	8005298 <HAL_RCCEx_PeriphCLKConfig>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001800:	f000 f804 	bl	800180c <Error_Handler>
  }
}
 8001804:	bf00      	nop
 8001806:	3790      	adds	r7, #144	; 0x90
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}

0800180c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001810:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001812:	e7fe      	b.n	8001812 <Error_Handler+0x6>

08001814 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181a:	4b0f      	ldr	r3, [pc, #60]	; (8001858 <HAL_MspInit+0x44>)
 800181c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800181e:	4a0e      	ldr	r2, [pc, #56]	; (8001858 <HAL_MspInit+0x44>)
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6613      	str	r3, [r2, #96]	; 0x60
 8001826:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <HAL_MspInit+0x44>)
 8001828:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800182a:	f003 0301 	and.w	r3, r3, #1
 800182e:	607b      	str	r3, [r7, #4]
 8001830:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001832:	4b09      	ldr	r3, [pc, #36]	; (8001858 <HAL_MspInit+0x44>)
 8001834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001836:	4a08      	ldr	r2, [pc, #32]	; (8001858 <HAL_MspInit+0x44>)
 8001838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800183c:	6593      	str	r3, [r2, #88]	; 0x58
 800183e:	4b06      	ldr	r3, [pc, #24]	; (8001858 <HAL_MspInit+0x44>)
 8001840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800184a:	f002 ffe1 	bl	8004810 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800184e:	bf00      	nop
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40021000 	.word	0x40021000

0800185c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001860:	e7fe      	b.n	8001860 <NMI_Handler+0x4>

08001862 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001862:	b480      	push	{r7}
 8001864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001866:	e7fe      	b.n	8001866 <HardFault_Handler+0x4>

08001868 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800186c:	e7fe      	b.n	800186c <MemManage_Handler+0x4>

0800186e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800186e:	b480      	push	{r7}
 8001870:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001872:	e7fe      	b.n	8001872 <BusFault_Handler+0x4>

08001874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001878:	e7fe      	b.n	8001878 <UsageFault_Handler+0x4>

0800187a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800187a:	b480      	push	{r7}
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800187e:	bf00      	nop
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr

08001896 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001896:	b480      	push	{r7}
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800189a:	bf00      	nop
 800189c:	46bd      	mov	sp, r7
 800189e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a2:	4770      	bx	lr

080018a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018a8:	f000 fd62 	bl	8002370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80018ac:	bf00      	nop
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80018b4:	4802      	ldr	r0, [pc, #8]	; (80018c0 <DMA1_Channel1_IRQHandler+0x10>)
 80018b6:	f002 fbd3 	bl	8004060 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80018ba:	bf00      	nop
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20000280 	.word	0x20000280

080018c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  static uint16_t v_m_set=2000;
  static uint16_t v_out_set=1000;

  HAL_GPIO_TogglePin(CC_GPIO_Port, CC_Pin);
 80018c8:	2102      	movs	r1, #2
 80018ca:	482f      	ldr	r0, [pc, #188]	; (8001988 <TIM3_IRQHandler+0xc4>)
 80018cc:	f002 feca 	bl	8004664 <HAL_GPIO_TogglePin>

  sys_time_ms++;
 80018d0:	4b2e      	ldr	r3, [pc, #184]	; (800198c <TIM3_IRQHandler+0xc8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	3301      	adds	r3, #1
 80018d6:	4a2d      	ldr	r2, [pc, #180]	; (800198c <TIM3_IRQHandler+0xc8>)
 80018d8:	6013      	str	r3, [r2, #0]
  /**/
  if(adc_buff[2]<v_m_set)
 80018da:	4b2d      	ldr	r3, [pc, #180]	; (8001990 <TIM3_IRQHandler+0xcc>)
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	4a2d      	ldr	r2, [pc, #180]	; (8001994 <TIM3_IRQHandler+0xd0>)
 80018e0:	8812      	ldrh	r2, [r2, #0]
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d213      	bcs.n	800190e <TIM3_IRQHandler+0x4a>
  {
	  __HAL_TIM_SetCompare(&htim16, TIM_CHANNEL_1, 1000-(v_m_set-adc_buff[2])/10);
 80018e6:	4b2b      	ldr	r3, [pc, #172]	; (8001994 <TIM3_IRQHandler+0xd0>)
 80018e8:	881b      	ldrh	r3, [r3, #0]
 80018ea:	461a      	mov	r2, r3
 80018ec:	4b28      	ldr	r3, [pc, #160]	; (8001990 <TIM3_IRQHandler+0xcc>)
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	4a29      	ldr	r2, [pc, #164]	; (8001998 <TIM3_IRQHandler+0xd4>)
 80018f4:	fba2 2303 	umull	r2, r3, r2, r3
 80018f8:	08da      	lsrs	r2, r3, #3
 80018fa:	4b28      	ldr	r3, [pc, #160]	; (800199c <TIM3_IRQHandler+0xd8>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f5c2 727a 	rsb	r2, r2, #1000	; 0x3e8
 8001902:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_TIMEx_PWMN_Start(&htim16, TIM_CHANNEL_1); //TIM16_CH1N L
 8001904:	2100      	movs	r1, #0
 8001906:	4825      	ldr	r0, [pc, #148]	; (800199c <TIM3_IRQHandler+0xd8>)
 8001908:	f005 fae0 	bl	8006ecc <HAL_TIMEx_PWMN_Start>
 800190c:	e008      	b.n	8001920 <TIM3_IRQHandler+0x5c>
  }
  else
  {
	  __HAL_TIM_SetCompare(&htim16, TIM_CHANNEL_1, 1000);
 800190e:	4b23      	ldr	r3, [pc, #140]	; (800199c <TIM3_IRQHandler+0xd8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001916:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_TIMEx_PWMN_Stop(&htim16, TIM_CHANNEL_1); //TIM16_CH1N L
 8001918:	2100      	movs	r1, #0
 800191a:	4820      	ldr	r0, [pc, #128]	; (800199c <TIM3_IRQHandler+0xd8>)
 800191c:	f005 fb8a 	bl	8007034 <HAL_TIMEx_PWMN_Stop>
  }
  /**/
  if(adc_buff[3]<v_out_set)
 8001920:	4b1b      	ldr	r3, [pc, #108]	; (8001990 <TIM3_IRQHandler+0xcc>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	4a1e      	ldr	r2, [pc, #120]	; (80019a0 <TIM3_IRQHandler+0xdc>)
 8001926:	8812      	ldrh	r2, [r2, #0]
 8001928:	4293      	cmp	r3, r2
 800192a:	d217      	bcs.n	800195c <TIM3_IRQHandler+0x98>
  {
	  __HAL_TIM_SetCompare(&htim17, TIM_CHANNEL_1, 700+(v_out_set-adc_buff[3])/10);
 800192c:	4b1c      	ldr	r3, [pc, #112]	; (80019a0 <TIM3_IRQHandler+0xdc>)
 800192e:	881b      	ldrh	r3, [r3, #0]
 8001930:	461a      	mov	r2, r3
 8001932:	4b17      	ldr	r3, [pc, #92]	; (8001990 <TIM3_IRQHandler+0xcc>)
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	4a17      	ldr	r2, [pc, #92]	; (8001998 <TIM3_IRQHandler+0xd4>)
 800193a:	fba2 2303 	umull	r2, r3, r2, r3
 800193e:	08da      	lsrs	r2, r3, #3
 8001940:	4b18      	ldr	r3, [pc, #96]	; (80019a4 <TIM3_IRQHandler+0xe0>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f502 722f 	add.w	r2, r2, #700	; 0x2bc
 8001948:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1); //TIM17_CH1 L
 800194a:	2100      	movs	r1, #0
 800194c:	4815      	ldr	r0, [pc, #84]	; (80019a4 <TIM3_IRQHandler+0xe0>)
 800194e:	f004 f819 	bl	8005984 <HAL_TIM_PWM_Start>
	  HAL_TIMEx_PWMN_Start(&htim17, TIM_CHANNEL_1); //TIM17_CH1N H
 8001952:	2100      	movs	r1, #0
 8001954:	4813      	ldr	r0, [pc, #76]	; (80019a4 <TIM3_IRQHandler+0xe0>)
 8001956:	f005 fab9 	bl	8006ecc <HAL_TIMEx_PWMN_Start>
 800195a:	e00b      	b.n	8001974 <TIM3_IRQHandler+0xb0>
  }
  else
  {
	  __HAL_TIM_SetCompare(&htim17, TIM_CHANNEL_1, 0);
 800195c:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <TIM3_IRQHandler+0xe0>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	2200      	movs	r2, #0
 8001962:	635a      	str	r2, [r3, #52]	; 0x34
	  HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1); //TIM17_CH1 L
 8001964:	2100      	movs	r1, #0
 8001966:	480f      	ldr	r0, [pc, #60]	; (80019a4 <TIM3_IRQHandler+0xe0>)
 8001968:	f004 f90c 	bl	8005b84 <HAL_TIM_PWM_Stop>
	  HAL_TIMEx_PWMN_Stop(&htim17, TIM_CHANNEL_1); //TIM17_CH1N H
 800196c:	2100      	movs	r1, #0
 800196e:	480d      	ldr	r0, [pc, #52]	; (80019a4 <TIM3_IRQHandler+0xe0>)
 8001970:	f005 fb60 	bl	8007034 <HAL_TIMEx_PWMN_Stop>
  }

//  __HAL_TIM_SetCompare(&htim16, TIM_CHANNEL_1, 990);	//Vin/0.99
//  __HAL_TIM_SetCompare(&htim17, TIM_CHANNEL_1, 200);	//VH*0.2
  HAL_GPIO_TogglePin(CC_GPIO_Port, CC_Pin);
 8001974:	2102      	movs	r1, #2
 8001976:	4804      	ldr	r0, [pc, #16]	; (8001988 <TIM3_IRQHandler+0xc4>)
 8001978:	f002 fe74 	bl	8004664 <HAL_GPIO_TogglePin>

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800197c:	480a      	ldr	r0, [pc, #40]	; (80019a8 <TIM3_IRQHandler+0xe4>)
 800197e:	f004 faca 	bl	8005f16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	48000400 	.word	0x48000400
 800198c:	20000204 	.word	0x20000204
 8001990:	200002f4 	.word	0x200002f4
 8001994:	20000000 	.word	0x20000000
 8001998:	cccccccd 	.word	0xcccccccd
 800199c:	20000438 	.word	0x20000438
 80019a0:	20000002 	.word	0x20000002
 80019a4:	20000354 	.word	0x20000354
 80019a8:	200003a0 	.word	0x200003a0

080019ac <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019b0:	4802      	ldr	r0, [pc, #8]	; (80019bc <USART1_IRQHandler+0x10>)
 80019b2:	f005 fe3f 	bl	8007634 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019b6:	bf00      	nop
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000484 	.word	0x20000484

080019c0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80019c4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80019c8:	f002 fe66 	bl	8004698 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80019cc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80019d0:	f002 fe62 	bl	8004698 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	e00a      	b.n	8001a00 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80019ea:	f3af 8000 	nop.w
 80019ee:	4601      	mov	r1, r0
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	1c5a      	adds	r2, r3, #1
 80019f4:	60ba      	str	r2, [r7, #8]
 80019f6:	b2ca      	uxtb	r2, r1
 80019f8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	3301      	adds	r3, #1
 80019fe:	617b      	str	r3, [r7, #20]
 8001a00:	697a      	ldr	r2, [r7, #20]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	dbf0      	blt.n	80019ea <_read+0x12>
	}

return len;
 8001a08:	687b      	ldr	r3, [r7, #4]
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3718      	adds	r7, #24
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}

08001a12 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a12:	b580      	push	{r7, lr}
 8001a14:	b086      	sub	sp, #24
 8001a16:	af00      	add	r7, sp, #0
 8001a18:	60f8      	str	r0, [r7, #12]
 8001a1a:	60b9      	str	r1, [r7, #8]
 8001a1c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1e:	2300      	movs	r3, #0
 8001a20:	617b      	str	r3, [r7, #20]
 8001a22:	e009      	b.n	8001a38 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001a24:	68bb      	ldr	r3, [r7, #8]
 8001a26:	1c5a      	adds	r2, r3, #1
 8001a28:	60ba      	str	r2, [r7, #8]
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f000 fc11 	bl	8002254 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	3301      	adds	r3, #1
 8001a36:	617b      	str	r3, [r7, #20]
 8001a38:	697a      	ldr	r2, [r7, #20]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	dbf1      	blt.n	8001a24 <_write+0x12>
	}
	return len;
 8001a40:	687b      	ldr	r3, [r7, #4]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}

08001a4a <_close>:

int _close(int file)
{
 8001a4a:	b480      	push	{r7}
 8001a4c:	b083      	sub	sp, #12
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	6078      	str	r0, [r7, #4]
	return -1;
 8001a52:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	370c      	adds	r7, #12
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a60:	4770      	bx	lr

08001a62 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a62:	b480      	push	{r7}
 8001a64:	b083      	sub	sp, #12
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
 8001a6a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a72:	605a      	str	r2, [r3, #4]
	return 0;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a80:	4770      	bx	lr

08001a82 <_isatty>:

int _isatty(int file)
{
 8001a82:	b480      	push	{r7}
 8001a84:	b083      	sub	sp, #12
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	6078      	str	r0, [r7, #4]
	return 1;
 8001a8a:	2301      	movs	r3, #1
}
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	370c      	adds	r7, #12
 8001a90:	46bd      	mov	sp, r7
 8001a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a96:	4770      	bx	lr

08001a98 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b085      	sub	sp, #20
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
	return 0;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
	...

08001ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001abc:	4a14      	ldr	r2, [pc, #80]	; (8001b10 <_sbrk+0x5c>)
 8001abe:	4b15      	ldr	r3, [pc, #84]	; (8001b14 <_sbrk+0x60>)
 8001ac0:	1ad3      	subs	r3, r2, r3
 8001ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ac8:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <_sbrk+0x64>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d102      	bne.n	8001ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ad0:	4b11      	ldr	r3, [pc, #68]	; (8001b18 <_sbrk+0x64>)
 8001ad2:	4a12      	ldr	r2, [pc, #72]	; (8001b1c <_sbrk+0x68>)
 8001ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ad6:	4b10      	ldr	r3, [pc, #64]	; (8001b18 <_sbrk+0x64>)
 8001ad8:	681a      	ldr	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	4413      	add	r3, r2
 8001ade:	693a      	ldr	r2, [r7, #16]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d207      	bcs.n	8001af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ae4:	f006 ff4a 	bl	800897c <__errno>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	230c      	movs	r3, #12
 8001aec:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001aee:	f04f 33ff 	mov.w	r3, #4294967295
 8001af2:	e009      	b.n	8001b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001af4:	4b08      	ldr	r3, [pc, #32]	; (8001b18 <_sbrk+0x64>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001afa:	4b07      	ldr	r3, [pc, #28]	; (8001b18 <_sbrk+0x64>)
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4413      	add	r3, r2
 8001b02:	4a05      	ldr	r2, [pc, #20]	; (8001b18 <_sbrk+0x64>)
 8001b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b06:	68fb      	ldr	r3, [r7, #12]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3718      	adds	r7, #24
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20008000 	.word	0x20008000
 8001b14:	00000400 	.word	0x00000400
 8001b18:	20000208 	.word	0x20000208
 8001b1c:	20000998 	.word	0x20000998

08001b20 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b24:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <SystemInit+0x28>)
 8001b26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b2a:	4a07      	ldr	r2, [pc, #28]	; (8001b48 <SystemInit+0x28>)
 8001b2c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b30:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b34:	4b04      	ldr	r3, [pc, #16]	; (8001b48 <SystemInit+0x28>)
 8001b36:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001b3a:	609a      	str	r2, [r3, #8]
#endif
}
 8001b3c:	bf00      	nop
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000ed00 	.word	0xe000ed00

08001b4c <MX_TIM2_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b52:	f107 0310 	add.w	r3, r7, #16
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
 8001b5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8001b6a:	4b1d      	ldr	r3, [pc, #116]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001b6c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b70:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 159;
 8001b72:	4b1b      	ldr	r3, [pc, #108]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001b74:	229f      	movs	r2, #159	; 0x9f
 8001b76:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b78:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001b7e:	4b18      	ldr	r3, [pc, #96]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001b80:	2263      	movs	r2, #99	; 0x63
 8001b82:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b84:	4b16      	ldr	r3, [pc, #88]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b8a:	4b15      	ldr	r3, [pc, #84]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001b90:	4813      	ldr	r0, [pc, #76]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001b92:	f003 fd71 	bl	8005678 <HAL_TIM_Base_Init>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001b9c:	f7ff fe36 	bl	800180c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ba0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ba4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ba6:	f107 0310 	add.w	r3, r7, #16
 8001baa:	4619      	mov	r1, r3
 8001bac:	480c      	ldr	r0, [pc, #48]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001bae:	f004 fc41 	bl	8006434 <HAL_TIM_ConfigClockSource>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001bb8:	f7ff fe28 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001bbc:	2320      	movs	r3, #32
 8001bbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bc4:	1d3b      	adds	r3, r7, #4
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4805      	ldr	r0, [pc, #20]	; (8001be0 <MX_TIM2_Init+0x94>)
 8001bca:	f005 fa91 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001bd4:	f7ff fe1a 	bl	800180c <Error_Handler>
  }

}
 8001bd8:	bf00      	nop
 8001bda:	3720      	adds	r7, #32
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	200003ec 	.word	0x200003ec

08001be4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b088      	sub	sp, #32
 8001be8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bea:	f107 0310 	add.w	r3, r7, #16
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]
 8001bf4:	609a      	str	r2, [r3, #8]
 8001bf6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bf8:	1d3b      	adds	r3, r7, #4
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	605a      	str	r2, [r3, #4]
 8001c00:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8001c02:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c04:	4a1d      	ldr	r2, [pc, #116]	; (8001c7c <MX_TIM3_Init+0x98>)
 8001c06:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 159;
 8001c08:	4b1b      	ldr	r3, [pc, #108]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c0a:	229f      	movs	r2, #159	; 0x9f
 8001c0c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c10:	2200      	movs	r2, #0
 8001c12:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001c14:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c16:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c1a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1c:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c22:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c24:	2280      	movs	r2, #128	; 0x80
 8001c26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c28:	4813      	ldr	r0, [pc, #76]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c2a:	f003 fd25 	bl	8005678 <HAL_TIM_Base_Init>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d001      	beq.n	8001c38 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001c34:	f7ff fdea 	bl	800180c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c3c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c3e:	f107 0310 	add.w	r3, r7, #16
 8001c42:	4619      	mov	r1, r3
 8001c44:	480c      	ldr	r0, [pc, #48]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c46:	f004 fbf5 	bl	8006434 <HAL_TIM_ConfigClockSource>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d001      	beq.n	8001c54 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001c50:	f7ff fddc 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001c54:	2320      	movs	r3, #32
 8001c56:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c5c:	1d3b      	adds	r3, r7, #4
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4805      	ldr	r0, [pc, #20]	; (8001c78 <MX_TIM3_Init+0x94>)
 8001c62:	f005 fa45 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001c6c:	f7ff fdce 	bl	800180c <Error_Handler>
  }

}
 8001c70:	bf00      	nop
 8001c72:	3720      	adds	r7, #32
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	200003a0 	.word	0x200003a0
 8001c7c:	40000400 	.word	0x40000400

08001c80 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08c      	sub	sp, #48	; 0x30
 8001c84:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c86:	f107 030c 	add.w	r3, r7, #12
 8001c8a:	2224      	movs	r2, #36	; 0x24
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4618      	mov	r0, r3
 8001c90:	f006 fe9e 	bl	80089d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c94:	463b      	mov	r3, r7
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]
 8001c9a:	605a      	str	r2, [r3, #4]
 8001c9c:	609a      	str	r2, [r3, #8]

  htim4.Instance = TIM4;
 8001c9e:	4b20      	ldr	r3, [pc, #128]	; (8001d20 <MX_TIM4_Init+0xa0>)
 8001ca0:	4a20      	ldr	r2, [pc, #128]	; (8001d24 <MX_TIM4_Init+0xa4>)
 8001ca2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7;
 8001ca4:	4b1e      	ldr	r3, [pc, #120]	; (8001d20 <MX_TIM4_Init+0xa0>)
 8001ca6:	2207      	movs	r2, #7
 8001ca8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001caa:	4b1d      	ldr	r3, [pc, #116]	; (8001d20 <MX_TIM4_Init+0xa0>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60;
 8001cb0:	4b1b      	ldr	r3, [pc, #108]	; (8001d20 <MX_TIM4_Init+0xa0>)
 8001cb2:	223c      	movs	r2, #60	; 0x3c
 8001cb4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cb6:	4b1a      	ldr	r3, [pc, #104]	; (8001d20 <MX_TIM4_Init+0xa0>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cbc:	4b18      	ldr	r3, [pc, #96]	; (8001d20 <MX_TIM4_Init+0xa0>)
 8001cbe:	2280      	movs	r2, #128	; 0x80
 8001cc0:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001cd2:	230f      	movs	r3, #15
 8001cd4:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 15;
 8001ce2:	230f      	movs	r3, #15
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001ce6:	f107 030c 	add.w	r3, r7, #12
 8001cea:	4619      	mov	r1, r3
 8001cec:	480c      	ldr	r0, [pc, #48]	; (8001d20 <MX_TIM4_Init+0xa0>)
 8001cee:	f003 ffdf 	bl	8005cb0 <HAL_TIM_Encoder_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001cf8:	f7ff fd88 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d00:	2300      	movs	r3, #0
 8001d02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001d04:	463b      	mov	r3, r7
 8001d06:	4619      	mov	r1, r3
 8001d08:	4805      	ldr	r0, [pc, #20]	; (8001d20 <MX_TIM4_Init+0xa0>)
 8001d0a:	f005 f9f1 	bl	80070f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001d14:	f7ff fd7a 	bl	800180c <Error_Handler>
  }

}
 8001d18:	bf00      	nop
 8001d1a:	3730      	adds	r7, #48	; 0x30
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20000308 	.word	0x20000308
 8001d24:	40000800 	.word	0x40000800

08001d28 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b094      	sub	sp, #80	; 0x50
 8001d2c:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d2e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
 8001d3c:	611a      	str	r2, [r3, #16]
 8001d3e:	615a      	str	r2, [r3, #20]
 8001d40:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d42:	463b      	mov	r3, r7
 8001d44:	2234      	movs	r2, #52	; 0x34
 8001d46:	2100      	movs	r1, #0
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f006 fe41 	bl	80089d0 <memset>

  htim16.Instance = TIM16;
 8001d4e:	4b33      	ldr	r3, [pc, #204]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d50:	4a33      	ldr	r2, [pc, #204]	; (8001e20 <MX_TIM16_Init+0xf8>)
 8001d52:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 3;
 8001d54:	4b31      	ldr	r3, [pc, #196]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d56:	2203      	movs	r2, #3
 8001d58:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d5a:	4b30      	ldr	r3, [pc, #192]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 999;
 8001d60:	4b2e      	ldr	r3, [pc, #184]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d62:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d66:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d68:	4b2c      	ldr	r3, [pc, #176]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001d6e:	4b2b      	ldr	r3, [pc, #172]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d74:	4b29      	ldr	r3, [pc, #164]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001d7a:	4828      	ldr	r0, [pc, #160]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d7c:	f003 fc7c 	bl	8005678 <HAL_TIM_Base_Init>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d001      	beq.n	8001d8a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001d86:	f7ff fd41 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001d8a:	4824      	ldr	r0, [pc, #144]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001d8c:	f003 fd98 	bl	80058c0 <HAL_TIM_PWM_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001d96:	f7ff fd39 	bl	800180c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001d9a:	2370      	movs	r3, #112	; 0x70
 8001d9c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 500;
 8001d9e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001da2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001da4:	2300      	movs	r3, #0
 8001da6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001da8:	2300      	movs	r3, #0
 8001daa:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001db0:	2300      	movs	r3, #0
 8001db2:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001db4:	2300      	movs	r3, #0
 8001db6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001db8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4816      	ldr	r0, [pc, #88]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001dc2:	f004 fa27 	bl	8006214 <HAL_TIM_PWM_ConfigChannel>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <MX_TIM16_Init+0xa8>
  {
    Error_Handler();
 8001dcc:	f7ff fd1e 	bl	800180c <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim16);
 8001dd0:	4812      	ldr	r0, [pc, #72]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001dd2:	f005 faaf 	bl	8007334 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dde:	2300      	movs	r3, #0
 8001de0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 40;
 8001de2:	2328      	movs	r3, #40	; 0x28
 8001de4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dee:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001df4:	2300      	movs	r3, #0
 8001df6:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001df8:	463b      	mov	r3, r7
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	4807      	ldr	r0, [pc, #28]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001dfe:	f005 f9f9 	bl	80071f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d001      	beq.n	8001e0c <MX_TIM16_Init+0xe4>
  {
    Error_Handler();
 8001e08:	f7ff fd00 	bl	800180c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim16);
 8001e0c:	4803      	ldr	r0, [pc, #12]	; (8001e1c <MX_TIM16_Init+0xf4>)
 8001e0e:	f000 f92b 	bl	8002068 <HAL_TIM_MspPostInit>

}
 8001e12:	bf00      	nop
 8001e14:	3750      	adds	r7, #80	; 0x50
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000438 	.word	0x20000438
 8001e20:	40014400 	.word	0x40014400

08001e24 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b094      	sub	sp, #80	; 0x50
 8001e28:	af00      	add	r7, sp, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e2a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	605a      	str	r2, [r3, #4]
 8001e34:	609a      	str	r2, [r3, #8]
 8001e36:	60da      	str	r2, [r3, #12]
 8001e38:	611a      	str	r2, [r3, #16]
 8001e3a:	615a      	str	r2, [r3, #20]
 8001e3c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e3e:	463b      	mov	r3, r7
 8001e40:	2234      	movs	r2, #52	; 0x34
 8001e42:	2100      	movs	r1, #0
 8001e44:	4618      	mov	r0, r3
 8001e46:	f006 fdc3 	bl	80089d0 <memset>

  htim17.Instance = TIM17;
 8001e4a:	4b33      	ldr	r3, [pc, #204]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e4c:	4a33      	ldr	r2, [pc, #204]	; (8001f1c <MX_TIM17_Init+0xf8>)
 8001e4e:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 3;
 8001e50:	4b31      	ldr	r3, [pc, #196]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e52:	2203      	movs	r2, #3
 8001e54:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e56:	4b30      	ldr	r3, [pc, #192]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 999;
 8001e5c:	4b2e      	ldr	r3, [pc, #184]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001e62:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e64:	4b2c      	ldr	r3, [pc, #176]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001e6a:	4b2b      	ldr	r3, [pc, #172]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e70:	4b29      	ldr	r3, [pc, #164]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001e76:	4828      	ldr	r0, [pc, #160]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e78:	f003 fbfe 	bl	8005678 <HAL_TIM_Base_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8001e82:	f7ff fcc3 	bl	800180c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001e86:	4824      	ldr	r0, [pc, #144]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001e88:	f003 fd1a 	bl	80058c0 <HAL_TIM_PWM_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8001e92:	f7ff fcbb 	bl	800180c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001e96:	2370      	movs	r3, #112	; 0x70
 8001e98:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 500;
 8001e9a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e9e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001eac:	2300      	movs	r3, #0
 8001eae:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001eb4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001eb8:	2200      	movs	r2, #0
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4816      	ldr	r0, [pc, #88]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001ebe:	f004 f9a9 	bl	8006214 <HAL_TIM_PWM_ConfigChannel>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d001      	beq.n	8001ecc <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 8001ec8:	f7ff fca0 	bl	800180c <Error_Handler>
  }
  HAL_TIMEx_EnableDeadTimePreload(&htim17);
 8001ecc:	4812      	ldr	r0, [pc, #72]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001ece:	f005 fa31 	bl	8007334 <HAL_TIMEx_EnableDeadTimePreload>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001eda:	2300      	movs	r3, #0
 8001edc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 40;
 8001ede:	2328      	movs	r3, #40	; 0x28
 8001ee0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ee6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001eea:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001eec:	2300      	movs	r3, #0
 8001eee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001ef4:	463b      	mov	r3, r7
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4807      	ldr	r0, [pc, #28]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001efa:	f005 f97b 	bl	80071f4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM17_Init+0xe4>
  {
    Error_Handler();
 8001f04:	f7ff fc82 	bl	800180c <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim17);
 8001f08:	4803      	ldr	r0, [pc, #12]	; (8001f18 <MX_TIM17_Init+0xf4>)
 8001f0a:	f000 f8ad 	bl	8002068 <HAL_TIM_MspPostInit>

}
 8001f0e:	bf00      	nop
 8001f10:	3750      	adds	r7, #80	; 0x50
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	20000354 	.word	0x20000354
 8001f1c:	40014800 	.word	0x40014800

08001f20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f30:	d10c      	bne.n	8001f4c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f32:	4b27      	ldr	r3, [pc, #156]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f36:	4a26      	ldr	r2, [pc, #152]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f3e:	4b24      	ldr	r3, [pc, #144]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001f4a:	e03c      	b.n	8001fc6 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM3)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a20      	ldr	r2, [pc, #128]	; (8001fd4 <HAL_TIM_Base_MspInit+0xb4>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d114      	bne.n	8001f80 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f56:	4b1e      	ldr	r3, [pc, #120]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f5a:	4a1d      	ldr	r2, [pc, #116]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f5c:	f043 0302 	orr.w	r3, r3, #2
 8001f60:	6593      	str	r3, [r2, #88]	; 0x58
 8001f62:	4b1b      	ldr	r3, [pc, #108]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f66:	f003 0302 	and.w	r3, r3, #2
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2100      	movs	r1, #0
 8001f72:	201d      	movs	r0, #29
 8001f74:	f001 fc6d 	bl	8003852 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f78:	201d      	movs	r0, #29
 8001f7a:	f001 fc84 	bl	8003886 <HAL_NVIC_EnableIRQ>
}
 8001f7e:	e022      	b.n	8001fc6 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM16)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a14      	ldr	r2, [pc, #80]	; (8001fd8 <HAL_TIM_Base_MspInit+0xb8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d10c      	bne.n	8001fa4 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001f8a:	4b11      	ldr	r3, [pc, #68]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f8e:	4a10      	ldr	r2, [pc, #64]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f94:	6613      	str	r3, [r2, #96]	; 0x60
 8001f96:	4b0e      	ldr	r3, [pc, #56]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001f98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]
}
 8001fa2:	e010      	b.n	8001fc6 <HAL_TIM_Base_MspInit+0xa6>
  else if(tim_baseHandle->Instance==TIM17)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a0c      	ldr	r2, [pc, #48]	; (8001fdc <HAL_TIM_Base_MspInit+0xbc>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d10b      	bne.n	8001fc6 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001fae:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fb2:	4a07      	ldr	r2, [pc, #28]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001fb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fb8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fba:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <HAL_TIM_Base_MspInit+0xb0>)
 8001fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fc2:	60bb      	str	r3, [r7, #8]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
}
 8001fc6:	bf00      	nop
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	40021000 	.word	0x40021000
 8001fd4:	40000400 	.word	0x40000400
 8001fd8:	40014400 	.word	0x40014400
 8001fdc:	40014800 	.word	0x40014800

08001fe0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b08a      	sub	sp, #40	; 0x28
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	f107 0314 	add.w	r3, r7, #20
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a18      	ldr	r2, [pc, #96]	; (8002060 <HAL_TIM_Encoder_MspInit+0x80>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d129      	bne.n	8002056 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002002:	4b18      	ldr	r3, [pc, #96]	; (8002064 <HAL_TIM_Encoder_MspInit+0x84>)
 8002004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002006:	4a17      	ldr	r2, [pc, #92]	; (8002064 <HAL_TIM_Encoder_MspInit+0x84>)
 8002008:	f043 0304 	orr.w	r3, r3, #4
 800200c:	6593      	str	r3, [r2, #88]	; 0x58
 800200e:	4b15      	ldr	r3, [pc, #84]	; (8002064 <HAL_TIM_Encoder_MspInit+0x84>)
 8002010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002012:	f003 0304 	and.w	r3, r3, #4
 8002016:	613b      	str	r3, [r7, #16]
 8002018:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800201a:	4b12      	ldr	r3, [pc, #72]	; (8002064 <HAL_TIM_Encoder_MspInit+0x84>)
 800201c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201e:	4a11      	ldr	r2, [pc, #68]	; (8002064 <HAL_TIM_Encoder_MspInit+0x84>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002026:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <HAL_TIM_Encoder_MspInit+0x84>)
 8002028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    PA12     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002032:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002036:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002038:	2312      	movs	r3, #18
 800203a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800203c:	2301      	movs	r3, #1
 800203e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002040:	2302      	movs	r3, #2
 8002042:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8002044:	230a      	movs	r3, #10
 8002046:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002048:	f107 0314 	add.w	r3, r7, #20
 800204c:	4619      	mov	r1, r3
 800204e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002052:	f002 f955 	bl	8004300 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002056:	bf00      	nop
 8002058:	3728      	adds	r7, #40	; 0x28
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40000800 	.word	0x40000800
 8002064:	40021000 	.word	0x40021000

08002068 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b08a      	sub	sp, #40	; 0x28
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM16)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a22      	ldr	r2, [pc, #136]	; (8002110 <HAL_TIM_MspPostInit+0xa8>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d11c      	bne.n	80020c4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800208a:	4b22      	ldr	r3, [pc, #136]	; (8002114 <HAL_TIM_MspPostInit+0xac>)
 800208c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800208e:	4a21      	ldr	r2, [pc, #132]	; (8002114 <HAL_TIM_MspPostInit+0xac>)
 8002090:	f043 0302 	orr.w	r3, r3, #2
 8002094:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002096:	4b1f      	ldr	r3, [pc, #124]	; (8002114 <HAL_TIM_MspPostInit+0xac>)
 8002098:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800209a:	f003 0302 	and.w	r3, r3, #2
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	693b      	ldr	r3, [r7, #16]
    /**TIM16 GPIO Configuration
    PB4     ------> TIM16_CH1
    PB6     ------> TIM16_CH1N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80020a2:	2350      	movs	r3, #80	; 0x50
 80020a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a6:	2302      	movs	r3, #2
 80020a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020aa:	2302      	movs	r3, #2
 80020ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ae:	2303      	movs	r3, #3
 80020b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 80020b2:	2301      	movs	r3, #1
 80020b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b6:	f107 0314 	add.w	r3, r7, #20
 80020ba:	4619      	mov	r1, r3
 80020bc:	4816      	ldr	r0, [pc, #88]	; (8002118 <HAL_TIM_MspPostInit+0xb0>)
 80020be:	f002 f91f 	bl	8004300 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 80020c2:	e021      	b.n	8002108 <HAL_TIM_MspPostInit+0xa0>
  else if(timHandle->Instance==TIM17)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	4a14      	ldr	r2, [pc, #80]	; (800211c <HAL_TIM_MspPostInit+0xb4>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d11c      	bne.n	8002108 <HAL_TIM_MspPostInit+0xa0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ce:	4b11      	ldr	r3, [pc, #68]	; (8002114 <HAL_TIM_MspPostInit+0xac>)
 80020d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020d2:	4a10      	ldr	r2, [pc, #64]	; (8002114 <HAL_TIM_MspPostInit+0xac>)
 80020d4:	f043 0302 	orr.w	r3, r3, #2
 80020d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020da:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <HAL_TIM_MspPostInit+0xac>)
 80020dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80020e6:	f44f 7320 	mov.w	r3, #640	; 0x280
 80020ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ec:	2302      	movs	r3, #2
 80020ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80020f0:	2302      	movs	r3, #2
 80020f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f4:	2303      	movs	r3, #3
 80020f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 80020f8:	2301      	movs	r3, #1
 80020fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020fc:	f107 0314 	add.w	r3, r7, #20
 8002100:	4619      	mov	r1, r3
 8002102:	4805      	ldr	r0, [pc, #20]	; (8002118 <HAL_TIM_MspPostInit+0xb0>)
 8002104:	f002 f8fc 	bl	8004300 <HAL_GPIO_Init>
}
 8002108:	bf00      	nop
 800210a:	3728      	adds	r7, #40	; 0x28
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	40014400 	.word	0x40014400
 8002114:	40021000 	.word	0x40021000
 8002118:	48000400 	.word	0x48000400
 800211c:	40014800 	.word	0x40014800

08002120 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002124:	4b23      	ldr	r3, [pc, #140]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002126:	4a24      	ldr	r2, [pc, #144]	; (80021b8 <MX_USART1_UART_Init+0x98>)
 8002128:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800212a:	4b22      	ldr	r3, [pc, #136]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 800212c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002130:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002132:	4b20      	ldr	r3, [pc, #128]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002134:	2200      	movs	r2, #0
 8002136:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002138:	4b1e      	ldr	r3, [pc, #120]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 800213a:	2200      	movs	r2, #0
 800213c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800213e:	4b1d      	ldr	r3, [pc, #116]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002140:	2200      	movs	r2, #0
 8002142:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002144:	4b1b      	ldr	r3, [pc, #108]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002146:	220c      	movs	r2, #12
 8002148:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800214a:	4b1a      	ldr	r3, [pc, #104]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 800214c:	2200      	movs	r2, #0
 800214e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002150:	4b18      	ldr	r3, [pc, #96]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002152:	2200      	movs	r2, #0
 8002154:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002156:	4b17      	ldr	r3, [pc, #92]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002158:	2200      	movs	r2, #0
 800215a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800215c:	4b15      	ldr	r3, [pc, #84]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 800215e:	2200      	movs	r2, #0
 8002160:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002162:	4b14      	ldr	r3, [pc, #80]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002164:	2200      	movs	r2, #0
 8002166:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_MultiProcessor_Init(&huart1, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 8002168:	2200      	movs	r2, #0
 800216a:	2100      	movs	r1, #0
 800216c:	4811      	ldr	r0, [pc, #68]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 800216e:	f005 f95f 	bl	8007430 <HAL_MultiProcessor_Init>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
 8002178:	f7ff fb48 	bl	800180c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800217c:	2100      	movs	r1, #0
 800217e:	480d      	ldr	r0, [pc, #52]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002180:	f006 f8a8 	bl	80082d4 <HAL_UARTEx_SetTxFifoThreshold>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <MX_USART1_UART_Init+0x6e>
  {
    Error_Handler();
 800218a:	f7ff fb3f 	bl	800180c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800218e:	2100      	movs	r1, #0
 8002190:	4808      	ldr	r0, [pc, #32]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 8002192:	f006 f8dd 	bl	8008350 <HAL_UARTEx_SetRxFifoThreshold>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <MX_USART1_UART_Init+0x80>
  {
    Error_Handler();
 800219c:	f7ff fb36 	bl	800180c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80021a0:	4804      	ldr	r0, [pc, #16]	; (80021b4 <MX_USART1_UART_Init+0x94>)
 80021a2:	f006 f85e 	bl	8008262 <HAL_UARTEx_DisableFifoMode>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <MX_USART1_UART_Init+0x90>
  {
    Error_Handler();
 80021ac:	f7ff fb2e 	bl	800180c <Error_Handler>
  }

}
 80021b0:	bf00      	nop
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	20000484 	.word	0x20000484
 80021b8:	40013800 	.word	0x40013800

080021bc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b08a      	sub	sp, #40	; 0x28
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c4:	f107 0314 	add.w	r3, r7, #20
 80021c8:	2200      	movs	r2, #0
 80021ca:	601a      	str	r2, [r3, #0]
 80021cc:	605a      	str	r2, [r3, #4]
 80021ce:	609a      	str	r2, [r3, #8]
 80021d0:	60da      	str	r2, [r3, #12]
 80021d2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a1c      	ldr	r2, [pc, #112]	; (800224c <HAL_UART_MspInit+0x90>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d131      	bne.n	8002242 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021de:	4b1c      	ldr	r3, [pc, #112]	; (8002250 <HAL_UART_MspInit+0x94>)
 80021e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021e2:	4a1b      	ldr	r2, [pc, #108]	; (8002250 <HAL_UART_MspInit+0x94>)
 80021e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021e8:	6613      	str	r3, [r2, #96]	; 0x60
 80021ea:	4b19      	ldr	r3, [pc, #100]	; (8002250 <HAL_UART_MspInit+0x94>)
 80021ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021f2:	613b      	str	r3, [r7, #16]
 80021f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f6:	4b16      	ldr	r3, [pc, #88]	; (8002250 <HAL_UART_MspInit+0x94>)
 80021f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021fa:	4a15      	ldr	r2, [pc, #84]	; (8002250 <HAL_UART_MspInit+0x94>)
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002202:	4b13      	ldr	r3, [pc, #76]	; (8002250 <HAL_UART_MspInit+0x94>)
 8002204:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	60fb      	str	r3, [r7, #12]
 800220c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800220e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002214:	2312      	movs	r3, #18
 8002216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002218:	2300      	movs	r3, #0
 800221a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800221c:	2300      	movs	r3, #0
 800221e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002220:	2307      	movs	r3, #7
 8002222:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002224:	f107 0314 	add.w	r3, r7, #20
 8002228:	4619      	mov	r1, r3
 800222a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800222e:	f002 f867 	bl	8004300 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002232:	2200      	movs	r2, #0
 8002234:	2100      	movs	r1, #0
 8002236:	2025      	movs	r0, #37	; 0x25
 8002238:	f001 fb0b 	bl	8003852 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800223c:	2025      	movs	r0, #37	; 0x25
 800223e:	f001 fb22 	bl	8003886 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002242:	bf00      	nop
 8002244:	3728      	adds	r7, #40	; 0x28
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	40013800 	.word	0x40013800
 8002250:	40021000 	.word	0x40021000

08002254 <__io_putchar>:
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 800225c:	1d39      	adds	r1, r7, #4
 800225e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002262:	2201      	movs	r2, #1
 8002264:	4803      	ldr	r0, [pc, #12]	; (8002274 <__io_putchar+0x20>)
 8002266:	f005 f94f 	bl	8007508 <HAL_UART_Transmit>
 
	return ch;
 800226a:	687b      	ldr	r3, [r7, #4]
}
 800226c:	4618      	mov	r0, r3
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20000484 	.word	0x20000484

08002278 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002278:	480d      	ldr	r0, [pc, #52]	; (80022b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800227a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800227c:	480d      	ldr	r0, [pc, #52]	; (80022b4 <LoopForever+0x6>)
  ldr r1, =_edata
 800227e:	490e      	ldr	r1, [pc, #56]	; (80022b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002280:	4a0e      	ldr	r2, [pc, #56]	; (80022bc <LoopForever+0xe>)
  movs r3, #0
 8002282:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002284:	e002      	b.n	800228c <LoopCopyDataInit>

08002286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800228a:	3304      	adds	r3, #4

0800228c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800228c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002290:	d3f9      	bcc.n	8002286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002292:	4a0b      	ldr	r2, [pc, #44]	; (80022c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002294:	4c0b      	ldr	r4, [pc, #44]	; (80022c4 <LoopForever+0x16>)
  movs r3, #0
 8002296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002298:	e001      	b.n	800229e <LoopFillZerobss>

0800229a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800229a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800229c:	3204      	adds	r2, #4

0800229e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a0:	d3fb      	bcc.n	800229a <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022a2:	f7ff fc3d 	bl	8001b20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022a6:	f006 fb6f 	bl	8008988 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80022aa:	f7ff f9db 	bl	8001664 <main>

080022ae <LoopForever>:

LoopForever:
    b LoopForever
 80022ae:	e7fe      	b.n	80022ae <LoopForever>
  ldr   r0, =_estack
 80022b0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80022b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022b8:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 80022bc:	0800c3b8 	.word	0x0800c3b8
  ldr r2, =_sbss
 80022c0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80022c4:	20000998 	.word	0x20000998

080022c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80022c8:	e7fe      	b.n	80022c8 <ADC1_2_IRQHandler>

080022ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b082      	sub	sp, #8
 80022ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022d0:	2300      	movs	r3, #0
 80022d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022d4:	2003      	movs	r0, #3
 80022d6:	f001 fab1 	bl	800383c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022da:	2000      	movs	r0, #0
 80022dc:	f000 f80e 	bl	80022fc <HAL_InitTick>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d002      	beq.n	80022ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	71fb      	strb	r3, [r7, #7]
 80022ea:	e001      	b.n	80022f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022ec:	f7ff fa92 	bl	8001814 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022f0:	79fb      	ldrb	r3, [r7, #7]

}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
	...

080022fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002304:	2300      	movs	r3, #0
 8002306:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8002308:	4b16      	ldr	r3, [pc, #88]	; (8002364 <HAL_InitTick+0x68>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d022      	beq.n	8002356 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002310:	4b15      	ldr	r3, [pc, #84]	; (8002368 <HAL_InitTick+0x6c>)
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	4b13      	ldr	r3, [pc, #76]	; (8002364 <HAL_InitTick+0x68>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800231c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002320:	fbb2 f3f3 	udiv	r3, r2, r3
 8002324:	4618      	mov	r0, r3
 8002326:	f001 fabc 	bl	80038a2 <HAL_SYSTICK_Config>
 800232a:	4603      	mov	r3, r0
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10f      	bne.n	8002350 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2b0f      	cmp	r3, #15
 8002334:	d809      	bhi.n	800234a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002336:	2200      	movs	r2, #0
 8002338:	6879      	ldr	r1, [r7, #4]
 800233a:	f04f 30ff 	mov.w	r0, #4294967295
 800233e:	f001 fa88 	bl	8003852 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002342:	4a0a      	ldr	r2, [pc, #40]	; (800236c <HAL_InitTick+0x70>)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6013      	str	r3, [r2, #0]
 8002348:	e007      	b.n	800235a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	73fb      	strb	r3, [r7, #15]
 800234e:	e004      	b.n	800235a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	73fb      	strb	r3, [r7, #15]
 8002354:	e001      	b.n	800235a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800235a:	7bfb      	ldrb	r3, [r7, #15]
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	2000000c 	.word	0x2000000c
 8002368:	20000004 	.word	0x20000004
 800236c:	20000008 	.word	0x20000008

08002370 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <HAL_IncTick+0x1c>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b05      	ldr	r3, [pc, #20]	; (8002390 <HAL_IncTick+0x20>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4413      	add	r3, r2
 800237e:	4a03      	ldr	r2, [pc, #12]	; (800238c <HAL_IncTick+0x1c>)
 8002380:	6013      	str	r3, [r2, #0]
}
 8002382:	bf00      	nop
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	20000510 	.word	0x20000510
 8002390:	2000000c 	.word	0x2000000c

08002394 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  return uwTick;
 8002398:	4b03      	ldr	r3, [pc, #12]	; (80023a8 <HAL_GetTick+0x14>)
 800239a:	681b      	ldr	r3, [r3, #0]
}
 800239c:	4618      	mov	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	20000510 	.word	0x20000510

080023ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b084      	sub	sp, #16
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023b4:	f7ff ffee 	bl	8002394 <HAL_GetTick>
 80023b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c4:	d004      	beq.n	80023d0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80023c6:	4b09      	ldr	r3, [pc, #36]	; (80023ec <HAL_Delay+0x40>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	4413      	add	r3, r2
 80023ce:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023d0:	bf00      	nop
 80023d2:	f7ff ffdf 	bl	8002394 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	68bb      	ldr	r3, [r7, #8]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	429a      	cmp	r2, r3
 80023e0:	d8f7      	bhi.n	80023d2 <HAL_Delay+0x26>
  {
  }
}
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	2000000c 	.word	0x2000000c

080023f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	431a      	orrs	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	609a      	str	r2, [r3, #8]
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr

08002416 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002416:	b480      	push	{r7}
 8002418:	b083      	sub	sp, #12
 800241a:	af00      	add	r7, sp, #0
 800241c:	6078      	str	r0, [r7, #4]
 800241e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	431a      	orrs	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	609a      	str	r2, [r3, #8]
}
 8002430:	bf00      	nop
 8002432:	370c      	adds	r7, #12
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr

0800243c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800244c:	4618      	mov	r0, r3
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002458:	b480      	push	{r7}
 800245a:	b087      	sub	sp, #28
 800245c:	af00      	add	r7, sp, #0
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	60b9      	str	r1, [r7, #8]
 8002462:	607a      	str	r2, [r7, #4]
 8002464:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	3360      	adds	r3, #96	; 0x60
 800246a:	461a      	mov	r2, r3
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	4b08      	ldr	r3, [pc, #32]	; (800249c <LL_ADC_SetOffset+0x44>)
 800247a:	4013      	ands	r3, r2
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	430a      	orrs	r2, r1
 8002486:	4313      	orrs	r3, r2
 8002488:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800248c:	697b      	ldr	r3, [r7, #20]
 800248e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002490:	bf00      	nop
 8002492:	371c      	adds	r7, #28
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	03fff000 	.word	0x03fff000

080024a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	3360      	adds	r3, #96	; 0x60
 80024ae:	461a      	mov	r2, r3
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	4413      	add	r3, r2
 80024b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	3360      	adds	r3, #96	; 0x60
 80024dc:	461a      	mov	r2, r3
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	431a      	orrs	r2, r3
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80024f6:	bf00      	nop
 80024f8:	371c      	adds	r7, #28
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr

08002502 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002502:	b480      	push	{r7}
 8002504:	b087      	sub	sp, #28
 8002506:	af00      	add	r7, sp, #0
 8002508:	60f8      	str	r0, [r7, #12]
 800250a:	60b9      	str	r1, [r7, #8]
 800250c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	3360      	adds	r3, #96	; 0x60
 8002512:	461a      	mov	r2, r3
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	431a      	orrs	r2, r3
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800252c:	bf00      	nop
 800252e:	371c      	adds	r7, #28
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002538:	b480      	push	{r7}
 800253a:	b087      	sub	sp, #28
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	3360      	adds	r3, #96	; 0x60
 8002548:	461a      	mov	r2, r3
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	009b      	lsls	r3, r3, #2
 800254e:	4413      	add	r3, r2
 8002550:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	431a      	orrs	r2, r3
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002562:	bf00      	nop
 8002564:	371c      	adds	r7, #28
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	695b      	ldr	r3, [r3, #20]
 800257c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	431a      	orrs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	615a      	str	r2, [r3, #20]
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80025a8:	2301      	movs	r3, #1
 80025aa:	e000      	b.n	80025ae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr

080025ba <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80025ba:	b480      	push	{r7}
 80025bc:	b087      	sub	sp, #28
 80025be:	af00      	add	r7, sp, #0
 80025c0:	60f8      	str	r0, [r7, #12]
 80025c2:	60b9      	str	r1, [r7, #8]
 80025c4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	3330      	adds	r3, #48	; 0x30
 80025ca:	461a      	mov	r2, r3
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	0a1b      	lsrs	r3, r3, #8
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	f003 030c 	and.w	r3, r3, #12
 80025d6:	4413      	add	r3, r2
 80025d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025da:	697b      	ldr	r3, [r7, #20]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	f003 031f 	and.w	r3, r3, #31
 80025e4:	211f      	movs	r1, #31
 80025e6:	fa01 f303 	lsl.w	r3, r1, r3
 80025ea:	43db      	mvns	r3, r3
 80025ec:	401a      	ands	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	0e9b      	lsrs	r3, r3, #26
 80025f2:	f003 011f 	and.w	r1, r3, #31
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	f003 031f 	and.w	r3, r3, #31
 80025fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002600:	431a      	orrs	r2, r3
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002606:	bf00      	nop
 8002608:	371c      	adds	r7, #28
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002612:	b480      	push	{r7}
 8002614:	b087      	sub	sp, #28
 8002616:	af00      	add	r7, sp, #0
 8002618:	60f8      	str	r0, [r7, #12]
 800261a:	60b9      	str	r1, [r7, #8]
 800261c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	3314      	adds	r3, #20
 8002622:	461a      	mov	r2, r3
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	0e5b      	lsrs	r3, r3, #25
 8002628:	009b      	lsls	r3, r3, #2
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	4413      	add	r3, r2
 8002630:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002632:	697b      	ldr	r3, [r7, #20]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	0d1b      	lsrs	r3, r3, #20
 800263a:	f003 031f 	and.w	r3, r3, #31
 800263e:	2107      	movs	r1, #7
 8002640:	fa01 f303 	lsl.w	r3, r1, r3
 8002644:	43db      	mvns	r3, r3
 8002646:	401a      	ands	r2, r3
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	0d1b      	lsrs	r3, r3, #20
 800264c:	f003 031f 	and.w	r3, r3, #31
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	fa01 f303 	lsl.w	r3, r1, r3
 8002656:	431a      	orrs	r2, r3
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800265c:	bf00      	nop
 800265e:	371c      	adds	r7, #28
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	60b9      	str	r1, [r7, #8]
 8002672:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002680:	43db      	mvns	r3, r3
 8002682:	401a      	ands	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	f003 0318 	and.w	r3, r3, #24
 800268a:	4908      	ldr	r1, [pc, #32]	; (80026ac <LL_ADC_SetChannelSingleDiff+0x44>)
 800268c:	40d9      	lsrs	r1, r3
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	400b      	ands	r3, r1
 8002692:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002696:	431a      	orrs	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800269e:	bf00      	nop
 80026a0:	3714      	adds	r7, #20
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	0007ffff 	.word	0x0007ffff

080026b0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	f003 031f 	and.w	r3, r3, #31
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b083      	sub	sp, #12
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	689b      	ldr	r3, [r3, #8]
 80026d8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80026dc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6093      	str	r3, [r2, #8]
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002700:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002704:	d101      	bne.n	800270a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002706:	2301      	movs	r3, #1
 8002708:	e000      	b.n	800270c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800270a:	2300      	movs	r3, #0
}
 800270c:	4618      	mov	r0, r3
 800270e:	370c      	adds	r7, #12
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689b      	ldr	r3, [r3, #8]
 8002724:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002728:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800272c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	689b      	ldr	r3, [r3, #8]
 800274c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002750:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002754:	d101      	bne.n	800275a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002756:	2301      	movs	r3, #1
 8002758:	e000      	b.n	800275c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800275a:	2300      	movs	r3, #0
}
 800275c:	4618      	mov	r0, r3
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002778:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800277c:	f043 0201 	orr.w	r2, r3, #1
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 0301 	and.w	r3, r3, #1
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <LL_ADC_IsEnabled+0x18>
 80027a4:	2301      	movs	r3, #1
 80027a6:	e000      	b.n	80027aa <LL_ADC_IsEnabled+0x1a>
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	370c      	adds	r7, #12
 80027ae:	46bd      	mov	sp, r7
 80027b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b4:	4770      	bx	lr

080027b6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80027b6:	b480      	push	{r7}
 80027b8:	b083      	sub	sp, #12
 80027ba:	af00      	add	r7, sp, #0
 80027bc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80027c6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80027ca:	f043 0204 	orr.w	r2, r3, #4
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80027de:	b480      	push	{r7}
 80027e0:	b083      	sub	sp, #12
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	689b      	ldr	r3, [r3, #8]
 80027ea:	f003 0304 	and.w	r3, r3, #4
 80027ee:	2b04      	cmp	r3, #4
 80027f0:	d101      	bne.n	80027f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027f2:	2301      	movs	r3, #1
 80027f4:	e000      	b.n	80027f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027f6:	2300      	movs	r3, #0
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	370c      	adds	r7, #12
 80027fc:	46bd      	mov	sp, r7
 80027fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002802:	4770      	bx	lr

08002804 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	689b      	ldr	r3, [r3, #8]
 8002810:	f003 0308 	and.w	r3, r3, #8
 8002814:	2b08      	cmp	r3, #8
 8002816:	d101      	bne.n	800281c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002818:	2301      	movs	r3, #1
 800281a:	e000      	b.n	800281e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800282c:	b590      	push	{r4, r7, lr}
 800282e:	b089      	sub	sp, #36	; 0x24
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002834:	2300      	movs	r3, #0
 8002836:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002838:	2300      	movs	r3, #0
 800283a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d101      	bne.n	8002846 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002842:	2301      	movs	r3, #1
 8002844:	e16b      	b.n	8002b1e <HAL_ADC_Init+0x2f2>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002850:	2b00      	cmp	r3, #0
 8002852:	d109      	bne.n	8002868 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f7fe fcbf 	bl	80011d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2200      	movs	r2, #0
 800285e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff3f 	bl	80026f0 <LL_ADC_IsDeepPowerDownEnabled>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d004      	beq.n	8002882 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ff25 	bl	80026cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4618      	mov	r0, r3
 8002888:	f7ff ff5a 	bl	8002740 <LL_ADC_IsInternalRegulatorEnabled>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d113      	bne.n	80028ba <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4618      	mov	r0, r3
 8002898:	f7ff ff3e 	bl	8002718 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800289c:	4ba2      	ldr	r3, [pc, #648]	; (8002b28 <HAL_ADC_Init+0x2fc>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	099b      	lsrs	r3, r3, #6
 80028a2:	4aa2      	ldr	r2, [pc, #648]	; (8002b2c <HAL_ADC_Init+0x300>)
 80028a4:	fba2 2303 	umull	r2, r3, r2, r3
 80028a8:	099b      	lsrs	r3, r3, #6
 80028aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80028ac:	e002      	b.n	80028b4 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	3b01      	subs	r3, #1
 80028b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f9      	bne.n	80028ae <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7ff ff3e 	bl	8002740 <LL_ADC_IsInternalRegulatorEnabled>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d10d      	bne.n	80028e6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ce:	f043 0210 	orr.w	r2, r3, #16
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028da:	f043 0201 	orr.w	r2, r3, #1
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff ff77 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 80028f0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028f6:	f003 0310 	and.w	r3, r3, #16
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f040 8106 	bne.w	8002b0c <HAL_ADC_Init+0x2e0>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	2b00      	cmp	r3, #0
 8002904:	f040 8102 	bne.w	8002b0c <HAL_ADC_Init+0x2e0>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800290c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002910:	f043 0202 	orr.w	r2, r3, #2
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f7ff ff37 	bl	8002790 <LL_ADC_IsEnabled>
 8002922:	4603      	mov	r3, r0
 8002924:	2b00      	cmp	r3, #0
 8002926:	d111      	bne.n	800294c <HAL_ADC_Init+0x120>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002928:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800292c:	f7ff ff30 	bl	8002790 <LL_ADC_IsEnabled>
 8002930:	4604      	mov	r4, r0
 8002932:	487f      	ldr	r0, [pc, #508]	; (8002b30 <HAL_ADC_Init+0x304>)
 8002934:	f7ff ff2c 	bl	8002790 <LL_ADC_IsEnabled>
 8002938:	4603      	mov	r3, r0
 800293a:	4323      	orrs	r3, r4
 800293c:	2b00      	cmp	r3, #0
 800293e:	d105      	bne.n	800294c <HAL_ADC_Init+0x120>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	4619      	mov	r1, r3
 8002946:	487b      	ldr	r0, [pc, #492]	; (8002b34 <HAL_ADC_Init+0x308>)
 8002948:	f7ff fd52 	bl	80023f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	7f5b      	ldrb	r3, [r3, #29]
 8002950:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002956:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800295c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002962:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800296a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800296c:	4313      	orrs	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002976:	2b01      	cmp	r3, #1
 8002978:	d106      	bne.n	8002988 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297e:	3b01      	subs	r3, #1
 8002980:	045b      	lsls	r3, r3, #17
 8002982:	69ba      	ldr	r2, [r7, #24]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298c:	2b00      	cmp	r3, #0
 800298e:	d009      	beq.n	80029a4 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002994:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	68da      	ldr	r2, [r3, #12]
 80029aa:	4b63      	ldr	r3, [pc, #396]	; (8002b38 <HAL_ADC_Init+0x30c>)
 80029ac:	4013      	ands	r3, r2
 80029ae:	687a      	ldr	r2, [r7, #4]
 80029b0:	6812      	ldr	r2, [r2, #0]
 80029b2:	69b9      	ldr	r1, [r7, #24]
 80029b4:	430b      	orrs	r3, r1
 80029b6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	430a      	orrs	r2, r1
 80029cc:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7ff ff03 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 80029d8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4618      	mov	r0, r3
 80029e0:	f7ff ff10 	bl	8002804 <LL_ADC_INJ_IsConversionOngoing>
 80029e4:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d16d      	bne.n	8002ac8 <HAL_ADC_Init+0x29c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d16a      	bne.n	8002ac8 <HAL_ADC_Init+0x29c>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80029f6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80029fe:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a00:	4313      	orrs	r3, r2
 8002a02:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a0e:	f023 0302 	bic.w	r3, r3, #2
 8002a12:	687a      	ldr	r2, [r7, #4]
 8002a14:	6812      	ldr	r2, [r2, #0]
 8002a16:	69b9      	ldr	r1, [r7, #24]
 8002a18:	430b      	orrs	r3, r1
 8002a1a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	691b      	ldr	r3, [r3, #16]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d017      	beq.n	8002a54 <HAL_ADC_Init+0x228>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	691a      	ldr	r2, [r3, #16]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002a32:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a3c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002a40:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a44:	687a      	ldr	r2, [r7, #4]
 8002a46:	6911      	ldr	r1, [r2, #16]
 8002a48:	687a      	ldr	r2, [r7, #4]
 8002a4a:	6812      	ldr	r2, [r2, #0]
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002a52:	e013      	b.n	8002a7c <HAL_ADC_Init+0x250>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	691a      	ldr	r2, [r3, #16]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a62:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	6812      	ldr	r2, [r2, #0]
 8002a70:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002a74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a78:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d118      	bne.n	8002ab8 <HAL_ADC_Init+0x28c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002a90:	f023 0304 	bic.w	r3, r3, #4
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002a9c:	4311      	orrs	r1, r2
 8002a9e:	687a      	ldr	r2, [r7, #4]
 8002aa0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002aa2:	4311      	orrs	r1, r2
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	431a      	orrs	r2, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f042 0201 	orr.w	r2, r2, #1
 8002ab4:	611a      	str	r2, [r3, #16]
 8002ab6:	e007      	b.n	8002ac8 <HAL_ADC_Init+0x29c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	691a      	ldr	r2, [r3, #16]
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f022 0201 	bic.w	r2, r2, #1
 8002ac6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d10c      	bne.n	8002aea <HAL_ADC_Init+0x2be>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	f023 010f 	bic.w	r1, r3, #15
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a1b      	ldr	r3, [r3, #32]
 8002ade:	1e5a      	subs	r2, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	430a      	orrs	r2, r1
 8002ae6:	631a      	str	r2, [r3, #48]	; 0x30
 8002ae8:	e007      	b.n	8002afa <HAL_ADC_Init+0x2ce>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f022 020f 	bic.w	r2, r2, #15
 8002af8:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afe:	f023 0303 	bic.w	r3, r3, #3
 8002b02:	f043 0201 	orr.w	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	65da      	str	r2, [r3, #92]	; 0x5c
 8002b0a:	e007      	b.n	8002b1c <HAL_ADC_Init+0x2f0>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b10:	f043 0210 	orr.w	r2, r3, #16
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002b18:	2301      	movs	r3, #1
 8002b1a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002b1c:	7ffb      	ldrb	r3, [r7, #31]
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	3724      	adds	r7, #36	; 0x24
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd90      	pop	{r4, r7, pc}
 8002b26:	bf00      	nop
 8002b28:	20000004 	.word	0x20000004
 8002b2c:	053e2d63 	.word	0x053e2d63
 8002b30:	50000100 	.word	0x50000100
 8002b34:	50000300 	.word	0x50000300
 8002b38:	fff04007 	.word	0xfff04007

08002b3c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002b48:	4851      	ldr	r0, [pc, #324]	; (8002c90 <HAL_ADC_Start_DMA+0x154>)
 8002b4a:	f7ff fdb1 	bl	80026b0 <LL_ADC_GetMultimode>
 8002b4e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4618      	mov	r0, r3
 8002b56:	f7ff fe42 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 8002b5a:	4603      	mov	r3, r0
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f040 808f 	bne.w	8002c80 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d101      	bne.n	8002b70 <HAL_ADC_Start_DMA+0x34>
 8002b6c:	2302      	movs	r3, #2
 8002b6e:	e08a      	b.n	8002c86 <HAL_ADC_Start_DMA+0x14a>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d005      	beq.n	8002b8a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	2b05      	cmp	r3, #5
 8002b82:	d002      	beq.n	8002b8a <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	2b09      	cmp	r3, #9
 8002b88:	d173      	bne.n	8002c72 <HAL_ADC_Start_DMA+0x136>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002b8a:	68f8      	ldr	r0, [r7, #12]
 8002b8c:	f000 fc98 	bl	80034c0 <ADC_Enable>
 8002b90:	4603      	mov	r3, r0
 8002b92:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002b94:	7dfb      	ldrb	r3, [r7, #23]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d166      	bne.n	8002c68 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ba2:	f023 0301 	bic.w	r3, r3, #1
 8002ba6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	4a38      	ldr	r2, [pc, #224]	; (8002c94 <HAL_ADC_Start_DMA+0x158>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d002      	beq.n	8002bbe <HAL_ADC_Start_DMA+0x82>
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	e001      	b.n	8002bc2 <HAL_ADC_Start_DMA+0x86>
 8002bbe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002bc2:	68fa      	ldr	r2, [r7, #12]
 8002bc4:	6812      	ldr	r2, [r2, #0]
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d002      	beq.n	8002bd0 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d105      	bne.n	8002bdc <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002be0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d006      	beq.n	8002bf6 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bec:	f023 0206 	bic.w	r2, r3, #6
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	661a      	str	r2, [r3, #96]	; 0x60
 8002bf4:	e002      	b.n	8002bfc <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c00:	4a25      	ldr	r2, [pc, #148]	; (8002c98 <HAL_ADC_Start_DMA+0x15c>)
 8002c02:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c08:	4a24      	ldr	r2, [pc, #144]	; (8002c9c <HAL_ADC_Start_DMA+0x160>)
 8002c0a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c10:	4a23      	ldr	r2, [pc, #140]	; (8002ca0 <HAL_ADC_Start_DMA+0x164>)
 8002c12:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	221c      	movs	r2, #28
 8002c1a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f042 0210 	orr.w	r2, r2, #16
 8002c32:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	68da      	ldr	r2, [r3, #12]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f042 0201 	orr.w	r2, r2, #1
 8002c42:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	3340      	adds	r3, #64	; 0x40
 8002c4e:	4619      	mov	r1, r3
 8002c50:	68ba      	ldr	r2, [r7, #8]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f001 f922 	bl	8003e9c <HAL_DMA_Start_IT>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fda8 	bl	80027b6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002c66:	e00d      	b.n	8002c84 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002c70:	e008      	b.n	8002c84 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002c7e:	e001      	b.n	8002c84 <HAL_ADC_Start_DMA+0x148>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c80:	2302      	movs	r3, #2
 8002c82:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c84:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3718      	adds	r7, #24
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	50000300 	.word	0x50000300
 8002c94:	50000100 	.word	0x50000100
 8002c98:	08003575 	.word	0x08003575
 8002c9c:	0800364d 	.word	0x0800364d
 8002ca0:	08003669 	.word	0x08003669

08002ca4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b0b6      	sub	sp, #216	; 0xd8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cea:	2300      	movs	r3, #0
 8002cec:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d101      	bne.n	8002d02 <HAL_ADC_ConfigChannel+0x22>
 8002cfe:	2302      	movs	r3, #2
 8002d00:	e3c7      	b.n	8003492 <HAL_ADC_ConfigChannel+0x7b2>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2201      	movs	r2, #1
 8002d06:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff fd65 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	f040 83ac 	bne.w	8003474 <HAL_ADC_ConfigChannel+0x794>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6818      	ldr	r0, [r3, #0]
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	6859      	ldr	r1, [r3, #4]
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	f7ff fc46 	bl	80025ba <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff fd53 	bl	80027de <LL_ADC_REG_IsConversionOngoing>
 8002d38:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7ff fd5f 	bl	8002804 <LL_ADC_INJ_IsConversionOngoing>
 8002d46:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002d4a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	f040 81d9 	bne.w	8003106 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002d54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	f040 81d4 	bne.w	8003106 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d66:	d10f      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6818      	ldr	r0, [r3, #0]
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	2200      	movs	r2, #0
 8002d72:	4619      	mov	r1, r3
 8002d74:	f7ff fc4d 	bl	8002612 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002d80:	4618      	mov	r0, r3
 8002d82:	f7ff fbf4 	bl	800256e <LL_ADC_SetSamplingTimeCommonConfig>
 8002d86:	e00e      	b.n	8002da6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6818      	ldr	r0, [r3, #0]
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	6819      	ldr	r1, [r3, #0]
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	461a      	mov	r2, r3
 8002d96:	f7ff fc3c 	bl	8002612 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2100      	movs	r1, #0
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff fbe4 	bl	800256e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	695a      	ldr	r2, [r3, #20]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	08db      	lsrs	r3, r3, #3
 8002db2:	f003 0303 	and.w	r3, r3, #3
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	691b      	ldr	r3, [r3, #16]
 8002dc4:	2b04      	cmp	r3, #4
 8002dc6:	d022      	beq.n	8002e0e <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6818      	ldr	r0, [r3, #0]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	6919      	ldr	r1, [r3, #16]
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002dd8:	f7ff fb3e 	bl	8002458 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6818      	ldr	r0, [r3, #0]
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	6919      	ldr	r1, [r3, #16]
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	461a      	mov	r2, r3
 8002dea:	f7ff fb8a 	bl	8002502 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6818      	ldr	r0, [r3, #0]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6919      	ldr	r1, [r3, #16]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	7f1b      	ldrb	r3, [r3, #28]
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	d102      	bne.n	8002e04 <HAL_ADC_ConfigChannel+0x124>
 8002dfe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002e02:	e000      	b.n	8002e06 <HAL_ADC_ConfigChannel+0x126>
 8002e04:	2300      	movs	r3, #0
 8002e06:	461a      	mov	r2, r3
 8002e08:	f7ff fb96 	bl	8002538 <LL_ADC_SetOffsetSaturation>
 8002e0c:	e17b      	b.n	8003106 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	2100      	movs	r1, #0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff fb43 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10a      	bne.n	8002e3a <HAL_ADC_ConfigChannel+0x15a>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2100      	movs	r1, #0
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff fb38 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002e30:	4603      	mov	r3, r0
 8002e32:	0e9b      	lsrs	r3, r3, #26
 8002e34:	f003 021f 	and.w	r2, r3, #31
 8002e38:	e01e      	b.n	8002e78 <HAL_ADC_ConfigChannel+0x198>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	2100      	movs	r1, #0
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fb2d 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002e46:	4603      	mov	r3, r0
 8002e48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002e50:	fa93 f3a3 	rbit	r3, r3
 8002e54:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002e5c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d101      	bne.n	8002e6c <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002e68:	2320      	movs	r3, #32
 8002e6a:	e004      	b.n	8002e76 <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002e6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002e70:	fab3 f383 	clz	r3, r3
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	461a      	mov	r2, r3
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d105      	bne.n	8002e90 <HAL_ADC_ConfigChannel+0x1b0>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	0e9b      	lsrs	r3, r3, #26
 8002e8a:	f003 031f 	and.w	r3, r3, #31
 8002e8e:	e018      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x1e2>
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e98:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002e9c:	fa93 f3a3 	rbit	r3, r3
 8002ea0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002ea4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ea8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002eac:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d101      	bne.n	8002eb8 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002eb4:	2320      	movs	r3, #32
 8002eb6:	e004      	b.n	8002ec2 <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002eb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002ebc:	fab3 f383 	clz	r3, r3
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d106      	bne.n	8002ed4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7ff fafc 	bl	80024cc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2101      	movs	r1, #1
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff fae0 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d10a      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x220>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2101      	movs	r1, #1
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff fad5 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	0e9b      	lsrs	r3, r3, #26
 8002efa:	f003 021f 	and.w	r2, r3, #31
 8002efe:	e01e      	b.n	8002f3e <HAL_ADC_ConfigChannel+0x25e>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2101      	movs	r1, #1
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff faca 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002f16:	fa93 f3a3 	rbit	r3, r3
 8002f1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002f1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002f22:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002f26:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d101      	bne.n	8002f32 <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002f2e:	2320      	movs	r3, #32
 8002f30:	e004      	b.n	8002f3c <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002f32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002f36:	fab3 f383 	clz	r3, r3
 8002f3a:	b2db      	uxtb	r3, r3
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d105      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x276>
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	0e9b      	lsrs	r3, r3, #26
 8002f50:	f003 031f 	and.w	r3, r3, #31
 8002f54:	e018      	b.n	8002f88 <HAL_ADC_ConfigChannel+0x2a8>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002f62:	fa93 f3a3 	rbit	r3, r3
 8002f66:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002f6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002f6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d101      	bne.n	8002f7e <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8002f7a:	2320      	movs	r3, #32
 8002f7c:	e004      	b.n	8002f88 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8002f7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002f82:	fab3 f383 	clz	r3, r3
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	429a      	cmp	r2, r3
 8002f8a:	d106      	bne.n	8002f9a <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2200      	movs	r2, #0
 8002f92:	2101      	movs	r1, #1
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff fa99 	bl	80024cc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2102      	movs	r1, #2
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff fa7d 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d10a      	bne.n	8002fc6 <HAL_ADC_ConfigChannel+0x2e6>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7ff fa72 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	0e9b      	lsrs	r3, r3, #26
 8002fc0:	f003 021f 	and.w	r2, r3, #31
 8002fc4:	e01e      	b.n	8003004 <HAL_ADC_ConfigChannel+0x324>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	2102      	movs	r1, #2
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f7ff fa67 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002fdc:	fa93 f3a3 	rbit	r3, r3
 8002fe0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002fe4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002fe8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002fec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d101      	bne.n	8002ff8 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002ff4:	2320      	movs	r3, #32
 8002ff6:	e004      	b.n	8003002 <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002ff8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002ffc:	fab3 f383 	clz	r3, r3
 8003000:	b2db      	uxtb	r3, r3
 8003002:	461a      	mov	r2, r3
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800300c:	2b00      	cmp	r3, #0
 800300e:	d105      	bne.n	800301c <HAL_ADC_ConfigChannel+0x33c>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	0e9b      	lsrs	r3, r3, #26
 8003016:	f003 031f 	and.w	r3, r3, #31
 800301a:	e016      	b.n	800304a <HAL_ADC_ConfigChannel+0x36a>
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003024:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800302e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003030:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003034:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003038:	2b00      	cmp	r3, #0
 800303a:	d101      	bne.n	8003040 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 800303c:	2320      	movs	r3, #32
 800303e:	e004      	b.n	800304a <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8003040:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003044:	fab3 f383 	clz	r3, r3
 8003048:	b2db      	uxtb	r3, r3
 800304a:	429a      	cmp	r2, r3
 800304c:	d106      	bne.n	800305c <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	2200      	movs	r2, #0
 8003054:	2102      	movs	r1, #2
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff fa38 	bl	80024cc <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2103      	movs	r1, #3
 8003062:	4618      	mov	r0, r3
 8003064:	f7ff fa1c 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8003068:	4603      	mov	r3, r0
 800306a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800306e:	2b00      	cmp	r3, #0
 8003070:	d10a      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x3a8>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	2103      	movs	r1, #3
 8003078:	4618      	mov	r0, r3
 800307a:	f7ff fa11 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 800307e:	4603      	mov	r3, r0
 8003080:	0e9b      	lsrs	r3, r3, #26
 8003082:	f003 021f 	and.w	r2, r3, #31
 8003086:	e017      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x3d8>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2103      	movs	r1, #3
 800308e:	4618      	mov	r0, r3
 8003090:	f7ff fa06 	bl	80024a0 <LL_ADC_GetOffsetChannel>
 8003094:	4603      	mov	r3, r0
 8003096:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003098:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800309a:	fa93 f3a3 	rbit	r3, r3
 800309e:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80030a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80030a2:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80030a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 80030aa:	2320      	movs	r3, #32
 80030ac:	e003      	b.n	80030b6 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 80030ae:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030b0:	fab3 f383 	clz	r3, r3
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	461a      	mov	r2, r3
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d105      	bne.n	80030d0 <HAL_ADC_ConfigChannel+0x3f0>
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	0e9b      	lsrs	r3, r3, #26
 80030ca:	f003 031f 	and.w	r3, r3, #31
 80030ce:	e011      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x414>
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80030d8:	fa93 f3a3 	rbit	r3, r3
 80030dc:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80030de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80030e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80030e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 80030e8:	2320      	movs	r3, #32
 80030ea:	e003      	b.n	80030f4 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 80030ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80030ee:	fab3 f383 	clz	r3, r3
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	429a      	cmp	r2, r3
 80030f6:	d106      	bne.n	8003106 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2200      	movs	r2, #0
 80030fe:	2103      	movs	r1, #3
 8003100:	4618      	mov	r0, r3
 8003102:	f7ff f9e3 	bl	80024cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff fb40 	bl	8002790 <LL_ADC_IsEnabled>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	f040 8140 	bne.w	8003398 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6818      	ldr	r0, [r3, #0]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	6819      	ldr	r1, [r3, #0]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	461a      	mov	r2, r3
 8003126:	f7ff fa9f 	bl	8002668 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	4a8f      	ldr	r2, [pc, #572]	; (800336c <HAL_ADC_ConfigChannel+0x68c>)
 8003130:	4293      	cmp	r3, r2
 8003132:	f040 8131 	bne.w	8003398 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10b      	bne.n	800315e <HAL_ADC_ConfigChannel+0x47e>
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	0e9b      	lsrs	r3, r3, #26
 800314c:	3301      	adds	r3, #1
 800314e:	f003 031f 	and.w	r3, r3, #31
 8003152:	2b09      	cmp	r3, #9
 8003154:	bf94      	ite	ls
 8003156:	2301      	movls	r3, #1
 8003158:	2300      	movhi	r3, #0
 800315a:	b2db      	uxtb	r3, r3
 800315c:	e019      	b.n	8003192 <HAL_ADC_ConfigChannel+0x4b2>
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003164:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003166:	fa93 f3a3 	rbit	r3, r3
 800316a:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800316c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800316e:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003170:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003172:	2b00      	cmp	r3, #0
 8003174:	d101      	bne.n	800317a <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8003176:	2320      	movs	r3, #32
 8003178:	e003      	b.n	8003182 <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 800317a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800317c:	fab3 f383 	clz	r3, r3
 8003180:	b2db      	uxtb	r3, r3
 8003182:	3301      	adds	r3, #1
 8003184:	f003 031f 	and.w	r3, r3, #31
 8003188:	2b09      	cmp	r3, #9
 800318a:	bf94      	ite	ls
 800318c:	2301      	movls	r3, #1
 800318e:	2300      	movhi	r3, #0
 8003190:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003192:	2b00      	cmp	r3, #0
 8003194:	d079      	beq.n	800328a <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d107      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x4d2>
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	0e9b      	lsrs	r3, r3, #26
 80031a8:	3301      	adds	r3, #1
 80031aa:	069b      	lsls	r3, r3, #26
 80031ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031b0:	e015      	b.n	80031de <HAL_ADC_ConfigChannel+0x4fe>
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031ba:	fa93 f3a3 	rbit	r3, r3
 80031be:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80031c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80031c2:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80031c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80031ca:	2320      	movs	r3, #32
 80031cc:	e003      	b.n	80031d6 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80031ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80031d0:	fab3 f383 	clz	r3, r3
 80031d4:	b2db      	uxtb	r3, r3
 80031d6:	3301      	adds	r3, #1
 80031d8:	069b      	lsls	r3, r3, #26
 80031da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d109      	bne.n	80031fe <HAL_ADC_ConfigChannel+0x51e>
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	0e9b      	lsrs	r3, r3, #26
 80031f0:	3301      	adds	r3, #1
 80031f2:	f003 031f 	and.w	r3, r3, #31
 80031f6:	2101      	movs	r1, #1
 80031f8:	fa01 f303 	lsl.w	r3, r1, r3
 80031fc:	e017      	b.n	800322e <HAL_ADC_ConfigChannel+0x54e>
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003204:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003206:	fa93 f3a3 	rbit	r3, r3
 800320a:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800320c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800320e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003210:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003212:	2b00      	cmp	r3, #0
 8003214:	d101      	bne.n	800321a <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8003216:	2320      	movs	r3, #32
 8003218:	e003      	b.n	8003222 <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 800321a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800321c:	fab3 f383 	clz	r3, r3
 8003220:	b2db      	uxtb	r3, r3
 8003222:	3301      	adds	r3, #1
 8003224:	f003 031f 	and.w	r3, r3, #31
 8003228:	2101      	movs	r1, #1
 800322a:	fa01 f303 	lsl.w	r3, r1, r3
 800322e:	ea42 0103 	orr.w	r1, r2, r3
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800323a:	2b00      	cmp	r3, #0
 800323c:	d10a      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x574>
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	0e9b      	lsrs	r3, r3, #26
 8003244:	3301      	adds	r3, #1
 8003246:	f003 021f 	and.w	r2, r3, #31
 800324a:	4613      	mov	r3, r2
 800324c:	005b      	lsls	r3, r3, #1
 800324e:	4413      	add	r3, r2
 8003250:	051b      	lsls	r3, r3, #20
 8003252:	e018      	b.n	8003286 <HAL_ADC_ConfigChannel+0x5a6>
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800325a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800325c:	fa93 f3a3 	rbit	r3, r3
 8003260:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003264:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003266:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003268:	2b00      	cmp	r3, #0
 800326a:	d101      	bne.n	8003270 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 800326c:	2320      	movs	r3, #32
 800326e:	e003      	b.n	8003278 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003270:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003272:	fab3 f383 	clz	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	3301      	adds	r3, #1
 800327a:	f003 021f 	and.w	r2, r3, #31
 800327e:	4613      	mov	r3, r2
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	4413      	add	r3, r2
 8003284:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003286:	430b      	orrs	r3, r1
 8003288:	e081      	b.n	800338e <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003292:	2b00      	cmp	r3, #0
 8003294:	d107      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x5c6>
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	0e9b      	lsrs	r3, r3, #26
 800329c:	3301      	adds	r3, #1
 800329e:	069b      	lsls	r3, r3, #26
 80032a0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032a4:	e015      	b.n	80032d2 <HAL_ADC_ConfigChannel+0x5f2>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032ae:	fa93 f3a3 	rbit	r3, r3
 80032b2:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80032b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b6:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80032b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 80032be:	2320      	movs	r3, #32
 80032c0:	e003      	b.n	80032ca <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 80032c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c4:	fab3 f383 	clz	r3, r3
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	3301      	adds	r3, #1
 80032cc:	069b      	lsls	r3, r3, #26
 80032ce:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d109      	bne.n	80032f2 <HAL_ADC_ConfigChannel+0x612>
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	0e9b      	lsrs	r3, r3, #26
 80032e4:	3301      	adds	r3, #1
 80032e6:	f003 031f 	and.w	r3, r3, #31
 80032ea:	2101      	movs	r1, #1
 80032ec:	fa01 f303 	lsl.w	r3, r1, r3
 80032f0:	e017      	b.n	8003322 <HAL_ADC_ConfigChannel+0x642>
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	fa93 f3a3 	rbit	r3, r3
 80032fe:	61fb      	str	r3, [r7, #28]
  return result;
 8003300:	69fb      	ldr	r3, [r7, #28]
 8003302:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003306:	2b00      	cmp	r3, #0
 8003308:	d101      	bne.n	800330e <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 800330a:	2320      	movs	r3, #32
 800330c:	e003      	b.n	8003316 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800330e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003310:	fab3 f383 	clz	r3, r3
 8003314:	b2db      	uxtb	r3, r3
 8003316:	3301      	adds	r3, #1
 8003318:	f003 031f 	and.w	r3, r3, #31
 800331c:	2101      	movs	r1, #1
 800331e:	fa01 f303 	lsl.w	r3, r1, r3
 8003322:	ea42 0103 	orr.w	r1, r2, r3
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800332e:	2b00      	cmp	r3, #0
 8003330:	d10d      	bne.n	800334e <HAL_ADC_ConfigChannel+0x66e>
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	0e9b      	lsrs	r3, r3, #26
 8003338:	3301      	adds	r3, #1
 800333a:	f003 021f 	and.w	r2, r3, #31
 800333e:	4613      	mov	r3, r2
 8003340:	005b      	lsls	r3, r3, #1
 8003342:	4413      	add	r3, r2
 8003344:	3b1e      	subs	r3, #30
 8003346:	051b      	lsls	r3, r3, #20
 8003348:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800334c:	e01e      	b.n	800338c <HAL_ADC_ConfigChannel+0x6ac>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003354:	697b      	ldr	r3, [r7, #20]
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	613b      	str	r3, [r7, #16]
  return result;
 800335c:	693b      	ldr	r3, [r7, #16]
 800335e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d104      	bne.n	8003370 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8003366:	2320      	movs	r3, #32
 8003368:	e006      	b.n	8003378 <HAL_ADC_ConfigChannel+0x698>
 800336a:	bf00      	nop
 800336c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003370:	69bb      	ldr	r3, [r7, #24]
 8003372:	fab3 f383 	clz	r3, r3
 8003376:	b2db      	uxtb	r3, r3
 8003378:	3301      	adds	r3, #1
 800337a:	f003 021f 	and.w	r2, r3, #31
 800337e:	4613      	mov	r3, r2
 8003380:	005b      	lsls	r3, r3, #1
 8003382:	4413      	add	r3, r2
 8003384:	3b1e      	subs	r3, #30
 8003386:	051b      	lsls	r3, r3, #20
 8003388:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800338c:	430b      	orrs	r3, r1
 800338e:	683a      	ldr	r2, [r7, #0]
 8003390:	6892      	ldr	r2, [r2, #8]
 8003392:	4619      	mov	r1, r3
 8003394:	f7ff f93d 	bl	8002612 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	4b3f      	ldr	r3, [pc, #252]	; (800349c <HAL_ADC_ConfigChannel+0x7bc>)
 800339e:	4013      	ands	r3, r2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d070      	beq.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033a4:	483e      	ldr	r0, [pc, #248]	; (80034a0 <HAL_ADC_ConfigChannel+0x7c0>)
 80033a6:	f7ff f849 	bl	800243c <LL_ADC_GetCommonPathInternalCh>
 80033aa:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a3c      	ldr	r2, [pc, #240]	; (80034a4 <HAL_ADC_ConfigChannel+0x7c4>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d004      	beq.n	80033c2 <HAL_ADC_ConfigChannel+0x6e2>
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a3a      	ldr	r2, [pc, #232]	; (80034a8 <HAL_ADC_ConfigChannel+0x7c8>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d126      	bne.n	8003410 <HAL_ADC_ConfigChannel+0x730>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80033c2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80033c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d120      	bne.n	8003410 <HAL_ADC_ConfigChannel+0x730>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80033d6:	d156      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033d8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80033dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80033e0:	4619      	mov	r1, r3
 80033e2:	482f      	ldr	r0, [pc, #188]	; (80034a0 <HAL_ADC_ConfigChannel+0x7c0>)
 80033e4:	f7ff f817 	bl	8002416 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80033e8:	4b30      	ldr	r3, [pc, #192]	; (80034ac <HAL_ADC_ConfigChannel+0x7cc>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	099b      	lsrs	r3, r3, #6
 80033ee:	4a30      	ldr	r2, [pc, #192]	; (80034b0 <HAL_ADC_ConfigChannel+0x7d0>)
 80033f0:	fba2 2303 	umull	r2, r3, r2, r3
 80033f4:	099a      	lsrs	r2, r3, #6
 80033f6:	4613      	mov	r3, r2
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	4413      	add	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003400:	e002      	b.n	8003408 <HAL_ADC_ConfigChannel+0x728>
          {
            wait_loop_index--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	3b01      	subs	r3, #1
 8003406:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1f9      	bne.n	8003402 <HAL_ADC_ConfigChannel+0x722>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800340e:	e03a      	b.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a27      	ldr	r2, [pc, #156]	; (80034b4 <HAL_ADC_ConfigChannel+0x7d4>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d113      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x762>
 800341a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800341e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d10d      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x762>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a23      	ldr	r2, [pc, #140]	; (80034b8 <HAL_ADC_ConfigChannel+0x7d8>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d02a      	beq.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003430:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003434:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003438:	4619      	mov	r1, r3
 800343a:	4819      	ldr	r0, [pc, #100]	; (80034a0 <HAL_ADC_ConfigChannel+0x7c0>)
 800343c:	f7fe ffeb 	bl	8002416 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003440:	e021      	b.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a1d      	ldr	r2, [pc, #116]	; (80034bc <HAL_ADC_ConfigChannel+0x7dc>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d11c      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800344c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003450:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d116      	bne.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a16      	ldr	r2, [pc, #88]	; (80034b8 <HAL_ADC_ConfigChannel+0x7d8>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d011      	beq.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003462:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003466:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800346a:	4619      	mov	r1, r3
 800346c:	480c      	ldr	r0, [pc, #48]	; (80034a0 <HAL_ADC_ConfigChannel+0x7c0>)
 800346e:	f7fe ffd2 	bl	8002416 <LL_ADC_SetCommonPathInternalCh>
 8003472:	e008      	b.n	8003486 <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003478:	f043 0220 	orr.w	r2, r3, #32
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2200      	movs	r2, #0
 800348a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800348e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003492:	4618      	mov	r0, r3
 8003494:	37d8      	adds	r7, #216	; 0xd8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}
 800349a:	bf00      	nop
 800349c:	80080000 	.word	0x80080000
 80034a0:	50000300 	.word	0x50000300
 80034a4:	c3210000 	.word	0xc3210000
 80034a8:	90c00010 	.word	0x90c00010
 80034ac:	20000004 	.word	0x20000004
 80034b0:	053e2d63 	.word	0x053e2d63
 80034b4:	c7520000 	.word	0xc7520000
 80034b8:	50000100 	.word	0x50000100
 80034bc:	cb840000 	.word	0xcb840000

080034c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4618      	mov	r0, r3
 80034ce:	f7ff f95f 	bl	8002790 <LL_ADC_IsEnabled>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d146      	bne.n	8003566 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	689a      	ldr	r2, [r3, #8]
 80034de:	4b24      	ldr	r3, [pc, #144]	; (8003570 <ADC_Enable+0xb0>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00d      	beq.n	8003502 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034ea:	f043 0210 	orr.w	r2, r3, #16
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034f6:	f043 0201 	orr.w	r2, r3, #1
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e032      	b.n	8003568 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4618      	mov	r0, r3
 8003508:	f7ff f92e 	bl	8002768 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800350c:	f7fe ff42 	bl	8002394 <HAL_GetTick>
 8003510:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003512:	e021      	b.n	8003558 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4618      	mov	r0, r3
 800351a:	f7ff f939 	bl	8002790 <LL_ADC_IsEnabled>
 800351e:	4603      	mov	r3, r0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d104      	bne.n	800352e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4618      	mov	r0, r3
 800352a:	f7ff f91d 	bl	8002768 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800352e:	f7fe ff31 	bl	8002394 <HAL_GetTick>
 8003532:	4602      	mov	r2, r0
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d90d      	bls.n	8003558 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003540:	f043 0210 	orr.w	r2, r3, #16
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800354c:	f043 0201 	orr.w	r2, r3, #1
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e007      	b.n	8003568 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0301 	and.w	r3, r3, #1
 8003562:	2b01      	cmp	r3, #1
 8003564:	d1d6      	bne.n	8003514 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3710      	adds	r7, #16
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	8000003f 	.word	0x8000003f

08003574 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003580:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003586:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800358a:	2b00      	cmp	r3, #0
 800358c:	d14b      	bne.n	8003626 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003592:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0308 	and.w	r3, r3, #8
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d021      	beq.n	80035ec <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4618      	mov	r0, r3
 80035ae:	f7fe fff1 	bl	8002594 <LL_ADC_REG_IsTriggerSourceSWStart>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d032      	beq.n	800361e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d12b      	bne.n	800361e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d11f      	bne.n	800361e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e2:	f043 0201 	orr.w	r2, r3, #1
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	65da      	str	r2, [r3, #92]	; 0x5c
 80035ea:	e018      	b.n	800361e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d111      	bne.n	800361e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800360a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d105      	bne.n	800361e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003616:	f043 0201 	orr.w	r2, r3, #1
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f7ff fb40 	bl	8002ca4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003624:	e00e      	b.n	8003644 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800362a:	f003 0310 	and.w	r3, r3, #16
 800362e:	2b00      	cmp	r3, #0
 8003630:	d003      	beq.n	800363a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003632:	68f8      	ldr	r0, [r7, #12]
 8003634:	f7ff fb4a 	bl	8002ccc <HAL_ADC_ErrorCallback>
}
 8003638:	e004      	b.n	8003644 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	4798      	blx	r3
}
 8003644:	bf00      	nop
 8003646:	3710      	adds	r7, #16
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003658:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800365a:	68f8      	ldr	r0, [r7, #12]
 800365c:	f7ff fb2c 	bl	8002cb8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003660:	bf00      	nop
 8003662:	3710      	adds	r7, #16
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003674:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800367a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003686:	f043 0204 	orr.w	r2, r3, #4
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800368e:	68f8      	ldr	r0, [r7, #12]
 8003690:	f7ff fb1c 	bl	8002ccc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003694:	bf00      	nop
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}

0800369c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f003 0307 	and.w	r3, r3, #7
 80036aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036ac:	4b0c      	ldr	r3, [pc, #48]	; (80036e0 <__NVIC_SetPriorityGrouping+0x44>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036b8:	4013      	ands	r3, r2
 80036ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ce:	4a04      	ldr	r2, [pc, #16]	; (80036e0 <__NVIC_SetPriorityGrouping+0x44>)
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	60d3      	str	r3, [r2, #12]
}
 80036d4:	bf00      	nop
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr
 80036e0:	e000ed00 	.word	0xe000ed00

080036e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80036e4:	b480      	push	{r7}
 80036e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036e8:	4b04      	ldr	r3, [pc, #16]	; (80036fc <__NVIC_GetPriorityGrouping+0x18>)
 80036ea:	68db      	ldr	r3, [r3, #12]
 80036ec:	0a1b      	lsrs	r3, r3, #8
 80036ee:	f003 0307 	and.w	r3, r3, #7
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	e000ed00 	.word	0xe000ed00

08003700 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	4603      	mov	r3, r0
 8003708:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800370a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370e:	2b00      	cmp	r3, #0
 8003710:	db0b      	blt.n	800372a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003712:	79fb      	ldrb	r3, [r7, #7]
 8003714:	f003 021f 	and.w	r2, r3, #31
 8003718:	4907      	ldr	r1, [pc, #28]	; (8003738 <__NVIC_EnableIRQ+0x38>)
 800371a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800371e:	095b      	lsrs	r3, r3, #5
 8003720:	2001      	movs	r0, #1
 8003722:	fa00 f202 	lsl.w	r2, r0, r2
 8003726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	e000e100 	.word	0xe000e100

0800373c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	6039      	str	r1, [r7, #0]
 8003746:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003748:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800374c:	2b00      	cmp	r3, #0
 800374e:	db0a      	blt.n	8003766 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	b2da      	uxtb	r2, r3
 8003754:	490c      	ldr	r1, [pc, #48]	; (8003788 <__NVIC_SetPriority+0x4c>)
 8003756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800375a:	0112      	lsls	r2, r2, #4
 800375c:	b2d2      	uxtb	r2, r2
 800375e:	440b      	add	r3, r1
 8003760:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003764:	e00a      	b.n	800377c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	b2da      	uxtb	r2, r3
 800376a:	4908      	ldr	r1, [pc, #32]	; (800378c <__NVIC_SetPriority+0x50>)
 800376c:	79fb      	ldrb	r3, [r7, #7]
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	3b04      	subs	r3, #4
 8003774:	0112      	lsls	r2, r2, #4
 8003776:	b2d2      	uxtb	r2, r2
 8003778:	440b      	add	r3, r1
 800377a:	761a      	strb	r2, [r3, #24]
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr
 8003788:	e000e100 	.word	0xe000e100
 800378c:	e000ed00 	.word	0xe000ed00

08003790 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003790:	b480      	push	{r7}
 8003792:	b089      	sub	sp, #36	; 0x24
 8003794:	af00      	add	r7, sp, #0
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	60b9      	str	r1, [r7, #8]
 800379a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	f1c3 0307 	rsb	r3, r3, #7
 80037aa:	2b04      	cmp	r3, #4
 80037ac:	bf28      	it	cs
 80037ae:	2304      	movcs	r3, #4
 80037b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	3304      	adds	r3, #4
 80037b6:	2b06      	cmp	r3, #6
 80037b8:	d902      	bls.n	80037c0 <NVIC_EncodePriority+0x30>
 80037ba:	69fb      	ldr	r3, [r7, #28]
 80037bc:	3b03      	subs	r3, #3
 80037be:	e000      	b.n	80037c2 <NVIC_EncodePriority+0x32>
 80037c0:	2300      	movs	r3, #0
 80037c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037c4:	f04f 32ff 	mov.w	r2, #4294967295
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	fa02 f303 	lsl.w	r3, r2, r3
 80037ce:	43da      	mvns	r2, r3
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	401a      	ands	r2, r3
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037d8:	f04f 31ff 	mov.w	r1, #4294967295
 80037dc:	697b      	ldr	r3, [r7, #20]
 80037de:	fa01 f303 	lsl.w	r3, r1, r3
 80037e2:	43d9      	mvns	r1, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037e8:	4313      	orrs	r3, r2
         );
}
 80037ea:	4618      	mov	r0, r3
 80037ec:	3724      	adds	r7, #36	; 0x24
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
	...

080037f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	3b01      	subs	r3, #1
 8003804:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003808:	d301      	bcc.n	800380e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800380a:	2301      	movs	r3, #1
 800380c:	e00f      	b.n	800382e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800380e:	4a0a      	ldr	r2, [pc, #40]	; (8003838 <SysTick_Config+0x40>)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	3b01      	subs	r3, #1
 8003814:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003816:	210f      	movs	r1, #15
 8003818:	f04f 30ff 	mov.w	r0, #4294967295
 800381c:	f7ff ff8e 	bl	800373c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003820:	4b05      	ldr	r3, [pc, #20]	; (8003838 <SysTick_Config+0x40>)
 8003822:	2200      	movs	r2, #0
 8003824:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003826:	4b04      	ldr	r3, [pc, #16]	; (8003838 <SysTick_Config+0x40>)
 8003828:	2207      	movs	r2, #7
 800382a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
 8003836:	bf00      	nop
 8003838:	e000e010 	.word	0xe000e010

0800383c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003844:	6878      	ldr	r0, [r7, #4]
 8003846:	f7ff ff29 	bl	800369c <__NVIC_SetPriorityGrouping>
}
 800384a:	bf00      	nop
 800384c:	3708      	adds	r7, #8
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}

08003852 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003852:	b580      	push	{r7, lr}
 8003854:	b086      	sub	sp, #24
 8003856:	af00      	add	r7, sp, #0
 8003858:	4603      	mov	r3, r0
 800385a:	60b9      	str	r1, [r7, #8]
 800385c:	607a      	str	r2, [r7, #4]
 800385e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003860:	f7ff ff40 	bl	80036e4 <__NVIC_GetPriorityGrouping>
 8003864:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	68b9      	ldr	r1, [r7, #8]
 800386a:	6978      	ldr	r0, [r7, #20]
 800386c:	f7ff ff90 	bl	8003790 <NVIC_EncodePriority>
 8003870:	4602      	mov	r2, r0
 8003872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003876:	4611      	mov	r1, r2
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff ff5f 	bl	800373c <__NVIC_SetPriority>
}
 800387e:	bf00      	nop
 8003880:	3718      	adds	r7, #24
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b082      	sub	sp, #8
 800388a:	af00      	add	r7, sp, #0
 800388c:	4603      	mov	r3, r0
 800388e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff ff33 	bl	8003700 <__NVIC_EnableIRQ>
}
 800389a:	bf00      	nop
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b082      	sub	sp, #8
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7ff ffa4 	bl	80037f8 <SysTick_Config>
 80038b0:	4603      	mov	r3, r0
}
 80038b2:	4618      	mov	r0, r3
 80038b4:	3708      	adds	r7, #8
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b082      	sub	sp, #8
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e014      	b.n	80038f6 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	791b      	ldrb	r3, [r3, #4]
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d105      	bne.n	80038e2 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f7fd fd49 	bl	8001374 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2202      	movs	r2, #2
 80038e6:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2201      	movs	r2, #1
 80038f2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80038f4:	2300      	movs	r3, #0
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3708      	adds	r7, #8
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	6078      	str	r0, [r7, #4]
 8003906:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	795b      	ldrb	r3, [r3, #5]
 800390c:	2b01      	cmp	r3, #1
 800390e:	d101      	bne.n	8003914 <HAL_DAC_Start+0x16>
 8003910:	2302      	movs	r3, #2
 8003912:	e043      	b.n	800399c <HAL_DAC_Start+0x9e>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2202      	movs	r2, #2
 800391e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	6819      	ldr	r1, [r3, #0]
 8003926:	683b      	ldr	r3, [r7, #0]
 8003928:	f003 0310 	and.w	r3, r3, #16
 800392c:	2201      	movs	r2, #1
 800392e:	409a      	lsls	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	430a      	orrs	r2, r1
 8003936:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8003938:	2001      	movs	r0, #1
 800393a:	f7fe fd37 	bl	80023ac <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d10f      	bne.n	8003964 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800394e:	2b02      	cmp	r3, #2
 8003950:	d11d      	bne.n	800398e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	685a      	ldr	r2, [r3, #4]
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f042 0201 	orr.w	r2, r2, #1
 8003960:	605a      	str	r2, [r3, #4]
 8003962:	e014      	b.n	800398e <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	f003 0310 	and.w	r3, r3, #16
 8003974:	2102      	movs	r1, #2
 8003976:	fa01 f303 	lsl.w	r3, r1, r3
 800397a:	429a      	cmp	r2, r3
 800397c:	d107      	bne.n	800398e <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685a      	ldr	r2, [r3, #4]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f042 0202 	orr.w	r2, r2, #2
 800398c:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2201      	movs	r2, #1
 8003992:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3708      	adds	r7, #8
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b087      	sub	sp, #28
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 80039b2:	2300      	movs	r3, #0
 80039b4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d105      	bne.n	80039d4 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80039c8:	697a      	ldr	r2, [r7, #20]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4413      	add	r3, r2
 80039ce:	3308      	adds	r3, #8
 80039d0:	617b      	str	r3, [r7, #20]
 80039d2:	e004      	b.n	80039de <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80039d4:	697a      	ldr	r2, [r7, #20]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4413      	add	r3, r2
 80039da:	3314      	adds	r3, #20
 80039dc:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	461a      	mov	r2, r3
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	371c      	adds	r7, #28
 80039ec:	46bd      	mov	sp, r7
 80039ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f2:	4770      	bx	lr

080039f4 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b08a      	sub	sp, #40	; 0x28
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	60b9      	str	r1, [r7, #8]
 80039fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003a00:	2300      	movs	r3, #0
 8003a02:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	795b      	ldrb	r3, [r3, #5]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d101      	bne.n	8003a10 <HAL_DAC_ConfigChannel+0x1c>
 8003a0c:	2302      	movs	r3, #2
 8003a0e:	e194      	b.n	8003d3a <HAL_DAC_ConfigChannel+0x346>
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2201      	movs	r2, #1
 8003a14:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2202      	movs	r2, #2
 8003a1a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	2b04      	cmp	r3, #4
 8003a22:	d174      	bne.n	8003b0e <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d137      	bne.n	8003a9a <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8003a2a:	f7fe fcb3 	bl	8002394 <HAL_GetTick>
 8003a2e:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003a30:	e011      	b.n	8003a56 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003a32:	f7fe fcaf 	bl	8002394 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	69fb      	ldr	r3, [r7, #28]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d90a      	bls.n	8003a56 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	f043 0208 	orr.w	r2, r3, #8
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	2203      	movs	r2, #3
 8003a50:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e171      	b.n	8003d3a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d1e6      	bne.n	8003a32 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8003a64:	2001      	movs	r0, #1
 8003a66:	f7fe fca1 	bl	80023ac <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a72:	641a      	str	r2, [r3, #64]	; 0x40
 8003a74:	e01e      	b.n	8003ab4 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003a76:	f7fe fc8d 	bl	8002394 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d90a      	bls.n	8003a9a <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	f043 0208 	orr.w	r2, r3, #8
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2203      	movs	r2, #3
 8003a94:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e14f      	b.n	8003d3a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	dbe8      	blt.n	8003a76 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8003aa4:	2001      	movs	r0, #1
 8003aa6:	f7fe fc81 	bl	80023ac <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ab2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac8:	43db      	mvns	r3, r3
 8003aca:	ea02 0103 	and.w	r1, r2, r3
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	f003 0310 	and.w	r3, r3, #16
 8003ad8:	409a      	lsls	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f003 0310 	and.w	r3, r3, #16
 8003aee:	21ff      	movs	r1, #255	; 0xff
 8003af0:	fa01 f303 	lsl.w	r3, r1, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	ea02 0103 	and.w	r1, r2, r3
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f003 0310 	and.w	r3, r3, #16
 8003b04:	409a      	lsls	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	69db      	ldr	r3, [r3, #28]
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d11d      	bne.n	8003b52 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b1c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f003 0310 	and.w	r3, r3, #16
 8003b24:	221f      	movs	r2, #31
 8003b26:	fa02 f303 	lsl.w	r3, r2, r3
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b2e:	4013      	ands	r3, r2
 8003b30:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003b32:	68bb      	ldr	r3, [r7, #8]
 8003b34:	6a1b      	ldr	r3, [r3, #32]
 8003b36:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f003 0310 	and.w	r3, r3, #16
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	fa02 f303 	lsl.w	r3, r2, r3
 8003b44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b46:	4313      	orrs	r3, r2
 8003b48:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b50:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b58:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	f003 0310 	and.w	r3, r3, #16
 8003b60:	2207      	movs	r2, #7
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8003b6e:	68bb      	ldr	r3, [r7, #8]
 8003b70:	699b      	ldr	r3, [r3, #24]
 8003b72:	f003 0301 	and.w	r3, r3, #1
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d002      	beq.n	8003b80 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	623b      	str	r3, [r7, #32]
 8003b7e:	e011      	b.n	8003ba4 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d002      	beq.n	8003b92 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	623b      	str	r3, [r7, #32]
 8003b90:	e008      	b.n	8003ba4 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	695b      	ldr	r3, [r3, #20]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d102      	bne.n	8003ba0 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	623b      	str	r3, [r7, #32]
 8003b9e:	e001      	b.n	8003ba4 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	689a      	ldr	r2, [r3, #8]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	6a3a      	ldr	r2, [r7, #32]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f003 0310 	and.w	r3, r3, #16
 8003bba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc2:	43db      	mvns	r3, r3
 8003bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	791b      	ldrb	r3, [r3, #4]
 8003bce:	2b01      	cmp	r3, #1
 8003bd0:	d102      	bne.n	8003bd8 <HAL_DAC_ConfigChannel+0x1e4>
 8003bd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bd6:	e000      	b.n	8003bda <HAL_DAC_ConfigChannel+0x1e6>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	69ba      	ldr	r2, [r7, #24]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f003 0310 	and.w	r3, r3, #16
 8003be6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bea:	fa02 f303 	lsl.w	r3, r2, r3
 8003bee:	43db      	mvns	r3, r3
 8003bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	795b      	ldrb	r3, [r3, #5]
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d102      	bne.n	8003c04 <HAL_DAC_ConfigChannel+0x210>
 8003bfe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c02:	e000      	b.n	8003c06 <HAL_DAC_ConfigChannel+0x212>
 8003c04:	2300      	movs	r3, #0
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003c12:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003c14:	68bb      	ldr	r3, [r7, #8]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d114      	bne.n	8003c46 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003c1c:	f001 fabe 	bl	800519c <HAL_RCC_GetHCLKFreq>
 8003c20:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003c22:	697b      	ldr	r3, [r7, #20]
 8003c24:	4a47      	ldr	r2, [pc, #284]	; (8003d44 <HAL_DAC_ConfigChannel+0x350>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d904      	bls.n	8003c34 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c30:	627b      	str	r3, [r7, #36]	; 0x24
 8003c32:	e00d      	b.n	8003c50 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	4a44      	ldr	r2, [pc, #272]	; (8003d48 <HAL_DAC_ConfigChannel+0x354>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d909      	bls.n	8003c50 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003c42:	627b      	str	r3, [r7, #36]	; 0x24
 8003c44:	e004      	b.n	8003c50 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	f003 0310 	and.w	r3, r3, #16
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c68:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	6819      	ldr	r1, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f003 0310 	and.w	r3, r3, #16
 8003c76:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7e:	43da      	mvns	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	400a      	ands	r2, r1
 8003c86:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	f003 0310 	and.w	r3, r3, #16
 8003c96:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9e:	43db      	mvns	r3, r3
 8003ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f003 0310 	and.w	r3, r3, #16
 8003cb2:	69ba      	ldr	r2, [r7, #24]
 8003cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cba:	4313      	orrs	r3, r2
 8003cbc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	6819      	ldr	r1, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	f003 0310 	and.w	r3, r3, #16
 8003cd2:	22c0      	movs	r2, #192	; 0xc0
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	43da      	mvns	r2, r3
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	400a      	ands	r2, r1
 8003ce0:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	089b      	lsrs	r3, r3, #2
 8003ce8:	f003 030f 	and.w	r3, r3, #15
 8003cec:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003cee:	68bb      	ldr	r3, [r7, #8]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	089b      	lsrs	r3, r3, #2
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8003cfa:	69ba      	ldr	r2, [r7, #24]
 8003cfc:	4313      	orrs	r3, r2
 8003cfe:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	f003 0310 	and.w	r3, r3, #16
 8003d0c:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003d10:	fa01 f303 	lsl.w	r3, r1, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	ea02 0103 	and.w	r1, r2, r3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	f003 0310 	and.w	r3, r3, #16
 8003d20:	69ba      	ldr	r2, [r7, #24]
 8003d22:	409a      	lsls	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2201      	movs	r2, #1
 8003d30:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2200      	movs	r2, #0
 8003d36:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3728      	adds	r7, #40	; 0x28
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	09896800 	.word	0x09896800
 8003d48:	04c4b400 	.word	0x04c4b400

08003d4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b084      	sub	sp, #16
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e08d      	b.n	8003e7a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	461a      	mov	r2, r3
 8003d64:	4b47      	ldr	r3, [pc, #284]	; (8003e84 <HAL_DMA_Init+0x138>)
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d80f      	bhi.n	8003d8a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	461a      	mov	r2, r3
 8003d70:	4b45      	ldr	r3, [pc, #276]	; (8003e88 <HAL_DMA_Init+0x13c>)
 8003d72:	4413      	add	r3, r2
 8003d74:	4a45      	ldr	r2, [pc, #276]	; (8003e8c <HAL_DMA_Init+0x140>)
 8003d76:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7a:	091b      	lsrs	r3, r3, #4
 8003d7c:	009a      	lsls	r2, r3, #2
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a42      	ldr	r2, [pc, #264]	; (8003e90 <HAL_DMA_Init+0x144>)
 8003d86:	641a      	str	r2, [r3, #64]	; 0x40
 8003d88:	e00e      	b.n	8003da8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	461a      	mov	r2, r3
 8003d90:	4b40      	ldr	r3, [pc, #256]	; (8003e94 <HAL_DMA_Init+0x148>)
 8003d92:	4413      	add	r3, r2
 8003d94:	4a3d      	ldr	r2, [pc, #244]	; (8003e8c <HAL_DMA_Init+0x140>)
 8003d96:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9a:	091b      	lsrs	r3, r3, #4
 8003d9c:	009a      	lsls	r2, r3, #2
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4a3c      	ldr	r2, [pc, #240]	; (8003e98 <HAL_DMA_Init+0x14c>)
 8003da6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2202      	movs	r2, #2
 8003dac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003dbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003dc2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003dcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	691b      	ldr	r3, [r3, #16]
 8003dd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003dd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	699b      	ldr	r3, [r3, #24]
 8003dde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003de4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	6a1b      	ldr	r3, [r3, #32]
 8003dea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	4313      	orrs	r3, r2
 8003df0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68fa      	ldr	r2, [r7, #12]
 8003df8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 fa1e 	bl	800423c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e08:	d102      	bne.n	8003e10 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685a      	ldr	r2, [r3, #4]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e18:	b2d2      	uxtb	r2, r2
 8003e1a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003e24:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d010      	beq.n	8003e50 <HAL_DMA_Init+0x104>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2b04      	cmp	r3, #4
 8003e34:	d80c      	bhi.n	8003e50 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 fa3e 	bl	80042b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e40:	2200      	movs	r2, #0
 8003e42:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003e4c:	605a      	str	r2, [r3, #4]
 8003e4e:	e008      	b.n	8003e62 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	40020407 	.word	0x40020407
 8003e88:	bffdfff8 	.word	0xbffdfff8
 8003e8c:	cccccccd 	.word	0xcccccccd
 8003e90:	40020000 	.word	0x40020000
 8003e94:	bffdfbf8 	.word	0xbffdfbf8
 8003e98:	40020400 	.word	0x40020400

08003e9c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b086      	sub	sp, #24
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	60f8      	str	r0, [r7, #12]
 8003ea4:	60b9      	str	r1, [r7, #8]
 8003ea6:	607a      	str	r2, [r7, #4]
 8003ea8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d101      	bne.n	8003ebc <HAL_DMA_Start_IT+0x20>
 8003eb8:	2302      	movs	r3, #2
 8003eba:	e066      	b.n	8003f8a <HAL_DMA_Start_IT+0xee>
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003eca:	b2db      	uxtb	r3, r3
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d155      	bne.n	8003f7c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2202      	movs	r2, #2
 8003ed4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 0201 	bic.w	r2, r2, #1
 8003eec:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	687a      	ldr	r2, [r7, #4]
 8003ef2:	68b9      	ldr	r1, [r7, #8]
 8003ef4:	68f8      	ldr	r0, [r7, #12]
 8003ef6:	f000 f962 	bl	80041be <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d008      	beq.n	8003f14 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 020e 	orr.w	r2, r2, #14
 8003f10:	601a      	str	r2, [r3, #0]
 8003f12:	e00f      	b.n	8003f34 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0204 	bic.w	r2, r2, #4
 8003f22:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 020a 	orr.w	r2, r2, #10
 8003f32:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d007      	beq.n	8003f52 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f50:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d007      	beq.n	8003f6a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f64:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f68:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f042 0201 	orr.w	r2, r2, #1
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	e005      	b.n	8003f88 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003f84:	2302      	movs	r3, #2
 8003f86:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b084      	sub	sp, #16
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d00d      	beq.n	8003fc6 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2204      	movs	r2, #4
 8003fae:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	73fb      	strb	r3, [r7, #15]
 8003fc4:	e047      	b.n	8004056 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 020e 	bic.w	r2, r2, #14
 8003fd4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	681a      	ldr	r2, [r3, #0]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f022 0201 	bic.w	r2, r2, #1
 8003fe4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ff4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ffa:	f003 021f 	and.w	r2, r3, #31
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	2101      	movs	r1, #1
 8004004:	fa01 f202 	lsl.w	r2, r1, r2
 8004008:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800400e:	687a      	ldr	r2, [r7, #4]
 8004010:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004012:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004018:	2b00      	cmp	r3, #0
 800401a:	d00c      	beq.n	8004036 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004026:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800402a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004034:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800404a:	2b00      	cmp	r3, #0
 800404c:	d003      	beq.n	8004056 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	4798      	blx	r3
    }
  }
  return status;
 8004056:	7bfb      	ldrb	r3, [r7, #15]
}
 8004058:	4618      	mov	r0, r3
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800407c:	f003 031f 	and.w	r3, r3, #31
 8004080:	2204      	movs	r2, #4
 8004082:	409a      	lsls	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4013      	ands	r3, r2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d026      	beq.n	80040da <HAL_DMA_IRQHandler+0x7a>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f003 0304 	and.w	r3, r3, #4
 8004092:	2b00      	cmp	r3, #0
 8004094:	d021      	beq.n	80040da <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0320 	and.w	r3, r3, #32
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d107      	bne.n	80040b4 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0204 	bic.w	r2, r2, #4
 80040b2:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040b8:	f003 021f 	and.w	r2, r3, #31
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040c0:	2104      	movs	r1, #4
 80040c2:	fa01 f202 	lsl.w	r2, r1, r2
 80040c6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d071      	beq.n	80041b4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80040d8:	e06c      	b.n	80041b4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040de:	f003 031f 	and.w	r3, r3, #31
 80040e2:	2202      	movs	r2, #2
 80040e4:	409a      	lsls	r2, r3
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	4013      	ands	r3, r2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d02e      	beq.n	800414c <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80040ee:	68bb      	ldr	r3, [r7, #8]
 80040f0:	f003 0302 	and.w	r3, r3, #2
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d029      	beq.n	800414c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0320 	and.w	r3, r3, #32
 8004102:	2b00      	cmp	r3, #0
 8004104:	d10b      	bne.n	800411e <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681a      	ldr	r2, [r3, #0]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f022 020a 	bic.w	r2, r2, #10
 8004114:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2201      	movs	r2, #1
 800411a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004122:	f003 021f 	and.w	r2, r3, #31
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412a:	2102      	movs	r1, #2
 800412c:	fa01 f202 	lsl.w	r2, r1, r2
 8004130:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800413e:	2b00      	cmp	r3, #0
 8004140:	d038      	beq.n	80041b4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800414a:	e033      	b.n	80041b4 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004150:	f003 031f 	and.w	r3, r3, #31
 8004154:	2208      	movs	r2, #8
 8004156:	409a      	lsls	r2, r3
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	4013      	ands	r3, r2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d02a      	beq.n	80041b6 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	f003 0308 	and.w	r3, r3, #8
 8004166:	2b00      	cmp	r3, #0
 8004168:	d025      	beq.n	80041b6 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	681a      	ldr	r2, [r3, #0]
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f022 020e 	bic.w	r2, r2, #14
 8004178:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417e:	f003 021f 	and.w	r2, r3, #31
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004186:	2101      	movs	r1, #1
 8004188:	fa01 f202 	lsl.w	r2, r1, r2
 800418c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2201      	movs	r2, #1
 8004192:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2200      	movs	r2, #0
 80041a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d004      	beq.n	80041b6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80041b4:	bf00      	nop
 80041b6:	bf00      	nop
}
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041be:	b480      	push	{r7}
 80041c0:	b085      	sub	sp, #20
 80041c2:	af00      	add	r7, sp, #0
 80041c4:	60f8      	str	r0, [r7, #12]
 80041c6:	60b9      	str	r1, [r7, #8]
 80041c8:	607a      	str	r2, [r7, #4]
 80041ca:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041d0:	68fa      	ldr	r2, [r7, #12]
 80041d2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80041d4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d004      	beq.n	80041e8 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041e2:	68fa      	ldr	r2, [r7, #12]
 80041e4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80041e6:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ec:	f003 021f 	and.w	r2, r3, #31
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f4:	2101      	movs	r1, #1
 80041f6:	fa01 f202 	lsl.w	r2, r1, r2
 80041fa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	683a      	ldr	r2, [r7, #0]
 8004202:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	689b      	ldr	r3, [r3, #8]
 8004208:	2b10      	cmp	r3, #16
 800420a:	d108      	bne.n	800421e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68ba      	ldr	r2, [r7, #8]
 800421a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800421c:	e007      	b.n	800422e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68ba      	ldr	r2, [r7, #8]
 8004224:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	60da      	str	r2, [r3, #12]
}
 800422e:	bf00      	nop
 8004230:	3714      	adds	r7, #20
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr
	...

0800423c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800423c:	b480      	push	{r7}
 800423e:	b087      	sub	sp, #28
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	461a      	mov	r2, r3
 800424a:	4b16      	ldr	r3, [pc, #88]	; (80042a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800424c:	429a      	cmp	r2, r3
 800424e:	d802      	bhi.n	8004256 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004250:	4b15      	ldr	r3, [pc, #84]	; (80042a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004252:	617b      	str	r3, [r7, #20]
 8004254:	e001      	b.n	800425a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004256:	4b15      	ldr	r3, [pc, #84]	; (80042ac <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004258:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	b2db      	uxtb	r3, r3
 8004264:	3b08      	subs	r3, #8
 8004266:	4a12      	ldr	r2, [pc, #72]	; (80042b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004268:	fba2 2303 	umull	r2, r3, r2, r3
 800426c:	091b      	lsrs	r3, r3, #4
 800426e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004274:	089b      	lsrs	r3, r3, #2
 8004276:	009a      	lsls	r2, r3, #2
 8004278:	693b      	ldr	r3, [r7, #16]
 800427a:	4413      	add	r3, r2
 800427c:	461a      	mov	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a0b      	ldr	r2, [pc, #44]	; (80042b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004286:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	f003 031f 	and.w	r3, r3, #31
 800428e:	2201      	movs	r2, #1
 8004290:	409a      	lsls	r2, r3
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004296:	bf00      	nop
 8004298:	371c      	adds	r7, #28
 800429a:	46bd      	mov	sp, r7
 800429c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a0:	4770      	bx	lr
 80042a2:	bf00      	nop
 80042a4:	40020407 	.word	0x40020407
 80042a8:	40020800 	.word	0x40020800
 80042ac:	40020820 	.word	0x40020820
 80042b0:	cccccccd 	.word	0xcccccccd
 80042b4:	40020880 	.word	0x40020880

080042b8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b085      	sub	sp, #20
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80042c8:	68fa      	ldr	r2, [r7, #12]
 80042ca:	4b0b      	ldr	r3, [pc, #44]	; (80042f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80042cc:	4413      	add	r3, r2
 80042ce:	009b      	lsls	r3, r3, #2
 80042d0:	461a      	mov	r2, r3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	4a08      	ldr	r2, [pc, #32]	; (80042fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80042da:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	3b01      	subs	r3, #1
 80042e0:	f003 031f 	and.w	r3, r3, #31
 80042e4:	2201      	movs	r2, #1
 80042e6:	409a      	lsls	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80042ec:	bf00      	nop
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr
 80042f8:	1000823f 	.word	0x1000823f
 80042fc:	40020940 	.word	0x40020940

08004300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004300:	b480      	push	{r7}
 8004302:	b087      	sub	sp, #28
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800430a:	2300      	movs	r3, #0
 800430c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800430e:	e15a      	b.n	80045c6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	2101      	movs	r1, #1
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	fa01 f303 	lsl.w	r3, r1, r3
 800431c:	4013      	ands	r3, r2
 800431e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2b00      	cmp	r3, #0
 8004324:	f000 814c 	beq.w	80045c0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d00b      	beq.n	8004348 <HAL_GPIO_Init+0x48>
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	2b02      	cmp	r3, #2
 8004336:	d007      	beq.n	8004348 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800433c:	2b11      	cmp	r3, #17
 800433e:	d003      	beq.n	8004348 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	2b12      	cmp	r3, #18
 8004346:	d130      	bne.n	80043aa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	2203      	movs	r2, #3
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	43db      	mvns	r3, r3
 800435a:	693a      	ldr	r2, [r7, #16]
 800435c:	4013      	ands	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	68da      	ldr	r2, [r3, #12]
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	fa02 f303 	lsl.w	r3, r2, r3
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	4313      	orrs	r3, r2
 8004370:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800437e:	2201      	movs	r2, #1
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	fa02 f303 	lsl.w	r3, r2, r3
 8004386:	43db      	mvns	r3, r3
 8004388:	693a      	ldr	r2, [r7, #16]
 800438a:	4013      	ands	r3, r2
 800438c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	091b      	lsrs	r3, r3, #4
 8004394:	f003 0201 	and.w	r2, r3, #1
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	2203      	movs	r2, #3
 80043b6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ba:	43db      	mvns	r3, r3
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	4013      	ands	r3, r2
 80043c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	689a      	ldr	r2, [r3, #8]
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	005b      	lsls	r3, r3, #1
 80043ca:	fa02 f303 	lsl.w	r3, r2, r3
 80043ce:	693a      	ldr	r2, [r7, #16]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	693a      	ldr	r2, [r7, #16]
 80043d8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d003      	beq.n	80043ea <HAL_GPIO_Init+0xea>
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b12      	cmp	r3, #18
 80043e8:	d123      	bne.n	8004432 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	08da      	lsrs	r2, r3, #3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	3208      	adds	r2, #8
 80043f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043f6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80043f8:	697b      	ldr	r3, [r7, #20]
 80043fa:	f003 0307 	and.w	r3, r3, #7
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	220f      	movs	r2, #15
 8004402:	fa02 f303 	lsl.w	r3, r2, r3
 8004406:	43db      	mvns	r3, r3
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	4013      	ands	r3, r2
 800440c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	691a      	ldr	r2, [r3, #16]
 8004412:	697b      	ldr	r3, [r7, #20]
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	009b      	lsls	r3, r3, #2
 800441a:	fa02 f303 	lsl.w	r3, r2, r3
 800441e:	693a      	ldr	r2, [r7, #16]
 8004420:	4313      	orrs	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004424:	697b      	ldr	r3, [r7, #20]
 8004426:	08da      	lsrs	r2, r3, #3
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	3208      	adds	r2, #8
 800442c:	6939      	ldr	r1, [r7, #16]
 800442e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	2203      	movs	r2, #3
 800443e:	fa02 f303 	lsl.w	r3, r2, r3
 8004442:	43db      	mvns	r3, r3
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	4013      	ands	r3, r2
 8004448:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	f003 0203 	and.w	r2, r3, #3
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	fa02 f303 	lsl.w	r3, r2, r3
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	4313      	orrs	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800446e:	2b00      	cmp	r3, #0
 8004470:	f000 80a6 	beq.w	80045c0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004474:	4b5b      	ldr	r3, [pc, #364]	; (80045e4 <HAL_GPIO_Init+0x2e4>)
 8004476:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004478:	4a5a      	ldr	r2, [pc, #360]	; (80045e4 <HAL_GPIO_Init+0x2e4>)
 800447a:	f043 0301 	orr.w	r3, r3, #1
 800447e:	6613      	str	r3, [r2, #96]	; 0x60
 8004480:	4b58      	ldr	r3, [pc, #352]	; (80045e4 <HAL_GPIO_Init+0x2e4>)
 8004482:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	60bb      	str	r3, [r7, #8]
 800448a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800448c:	4a56      	ldr	r2, [pc, #344]	; (80045e8 <HAL_GPIO_Init+0x2e8>)
 800448e:	697b      	ldr	r3, [r7, #20]
 8004490:	089b      	lsrs	r3, r3, #2
 8004492:	3302      	adds	r3, #2
 8004494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004498:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f003 0303 	and.w	r3, r3, #3
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	220f      	movs	r2, #15
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	43db      	mvns	r3, r3
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	4013      	ands	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80044b6:	d01f      	beq.n	80044f8 <HAL_GPIO_Init+0x1f8>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a4c      	ldr	r2, [pc, #304]	; (80045ec <HAL_GPIO_Init+0x2ec>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d019      	beq.n	80044f4 <HAL_GPIO_Init+0x1f4>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a4b      	ldr	r2, [pc, #300]	; (80045f0 <HAL_GPIO_Init+0x2f0>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d013      	beq.n	80044f0 <HAL_GPIO_Init+0x1f0>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a4a      	ldr	r2, [pc, #296]	; (80045f4 <HAL_GPIO_Init+0x2f4>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d00d      	beq.n	80044ec <HAL_GPIO_Init+0x1ec>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a49      	ldr	r2, [pc, #292]	; (80045f8 <HAL_GPIO_Init+0x2f8>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d007      	beq.n	80044e8 <HAL_GPIO_Init+0x1e8>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a48      	ldr	r2, [pc, #288]	; (80045fc <HAL_GPIO_Init+0x2fc>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d101      	bne.n	80044e4 <HAL_GPIO_Init+0x1e4>
 80044e0:	2305      	movs	r3, #5
 80044e2:	e00a      	b.n	80044fa <HAL_GPIO_Init+0x1fa>
 80044e4:	2306      	movs	r3, #6
 80044e6:	e008      	b.n	80044fa <HAL_GPIO_Init+0x1fa>
 80044e8:	2304      	movs	r3, #4
 80044ea:	e006      	b.n	80044fa <HAL_GPIO_Init+0x1fa>
 80044ec:	2303      	movs	r3, #3
 80044ee:	e004      	b.n	80044fa <HAL_GPIO_Init+0x1fa>
 80044f0:	2302      	movs	r3, #2
 80044f2:	e002      	b.n	80044fa <HAL_GPIO_Init+0x1fa>
 80044f4:	2301      	movs	r3, #1
 80044f6:	e000      	b.n	80044fa <HAL_GPIO_Init+0x1fa>
 80044f8:	2300      	movs	r3, #0
 80044fa:	697a      	ldr	r2, [r7, #20]
 80044fc:	f002 0203 	and.w	r2, r2, #3
 8004500:	0092      	lsls	r2, r2, #2
 8004502:	4093      	lsls	r3, r2
 8004504:	693a      	ldr	r2, [r7, #16]
 8004506:	4313      	orrs	r3, r2
 8004508:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800450a:	4937      	ldr	r1, [pc, #220]	; (80045e8 <HAL_GPIO_Init+0x2e8>)
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	089b      	lsrs	r3, r3, #2
 8004510:	3302      	adds	r3, #2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004518:	4b39      	ldr	r3, [pc, #228]	; (8004600 <HAL_GPIO_Init+0x300>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	43db      	mvns	r3, r3
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4013      	ands	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685b      	ldr	r3, [r3, #4]
 800452c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d003      	beq.n	800453c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004534:	693a      	ldr	r2, [r7, #16]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	4313      	orrs	r3, r2
 800453a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800453c:	4a30      	ldr	r2, [pc, #192]	; (8004600 <HAL_GPIO_Init+0x300>)
 800453e:	693b      	ldr	r3, [r7, #16]
 8004540:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004542:	4b2f      	ldr	r3, [pc, #188]	; (8004600 <HAL_GPIO_Init+0x300>)
 8004544:	685b      	ldr	r3, [r3, #4]
 8004546:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	43db      	mvns	r3, r3
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	4013      	ands	r3, r2
 8004550:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	685b      	ldr	r3, [r3, #4]
 8004556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800455e:	693a      	ldr	r2, [r7, #16]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	4313      	orrs	r3, r2
 8004564:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004566:	4a26      	ldr	r2, [pc, #152]	; (8004600 <HAL_GPIO_Init+0x300>)
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800456c:	4b24      	ldr	r3, [pc, #144]	; (8004600 <HAL_GPIO_Init+0x300>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	43db      	mvns	r3, r3
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	4013      	ands	r3, r2
 800457a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d003      	beq.n	8004590 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4313      	orrs	r3, r2
 800458e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004590:	4a1b      	ldr	r2, [pc, #108]	; (8004600 <HAL_GPIO_Init+0x300>)
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004596:	4b1a      	ldr	r3, [pc, #104]	; (8004600 <HAL_GPIO_Init+0x300>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	43db      	mvns	r3, r3
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4013      	ands	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80045ba:	4a11      	ldr	r2, [pc, #68]	; (8004600 <HAL_GPIO_Init+0x300>)
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	3301      	adds	r3, #1
 80045c4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	fa22 f303 	lsr.w	r3, r2, r3
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	f47f ae9d 	bne.w	8004310 <HAL_GPIO_Init+0x10>
  }
}
 80045d6:	bf00      	nop
 80045d8:	371c      	adds	r7, #28
 80045da:	46bd      	mov	sp, r7
 80045dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e0:	4770      	bx	lr
 80045e2:	bf00      	nop
 80045e4:	40021000 	.word	0x40021000
 80045e8:	40010000 	.word	0x40010000
 80045ec:	48000400 	.word	0x48000400
 80045f0:	48000800 	.word	0x48000800
 80045f4:	48000c00 	.word	0x48000c00
 80045f8:	48001000 	.word	0x48001000
 80045fc:	48001400 	.word	0x48001400
 8004600:	40010400 	.word	0x40010400

08004604 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004604:	b480      	push	{r7}
 8004606:	b085      	sub	sp, #20
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	691a      	ldr	r2, [r3, #16]
 8004614:	887b      	ldrh	r3, [r7, #2]
 8004616:	4013      	ands	r3, r2
 8004618:	2b00      	cmp	r3, #0
 800461a:	d002      	beq.n	8004622 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800461c:	2301      	movs	r3, #1
 800461e:	73fb      	strb	r3, [r7, #15]
 8004620:	e001      	b.n	8004626 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004622:	2300      	movs	r3, #0
 8004624:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004626:	7bfb      	ldrb	r3, [r7, #15]
}
 8004628:	4618      	mov	r0, r3
 800462a:	3714      	adds	r7, #20
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
 800463c:	460b      	mov	r3, r1
 800463e:	807b      	strh	r3, [r7, #2]
 8004640:	4613      	mov	r3, r2
 8004642:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004644:	787b      	ldrb	r3, [r7, #1]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d003      	beq.n	8004652 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800464a:	887a      	ldrh	r2, [r7, #2]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004650:	e002      	b.n	8004658 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004652:	887a      	ldrh	r2, [r7, #2]
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004658:	bf00      	nop
 800465a:	370c      	adds	r7, #12
 800465c:	46bd      	mov	sp, r7
 800465e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004662:	4770      	bx	lr

08004664 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004664:	b480      	push	{r7}
 8004666:	b085      	sub	sp, #20
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	460b      	mov	r3, r1
 800466e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004676:	887a      	ldrh	r2, [r7, #2]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	4013      	ands	r3, r2
 800467c:	041a      	lsls	r2, r3, #16
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	43d9      	mvns	r1, r3
 8004682:	887b      	ldrh	r3, [r7, #2]
 8004684:	400b      	ands	r3, r1
 8004686:	431a      	orrs	r2, r3
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	619a      	str	r2, [r3, #24]
}
 800468c:	bf00      	nop
 800468e:	3714      	adds	r7, #20
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
 800469e:	4603      	mov	r3, r0
 80046a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80046a2:	4b08      	ldr	r3, [pc, #32]	; (80046c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046a4:	695a      	ldr	r2, [r3, #20]
 80046a6:	88fb      	ldrh	r3, [r7, #6]
 80046a8:	4013      	ands	r3, r2
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d006      	beq.n	80046bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046ae:	4a05      	ldr	r2, [pc, #20]	; (80046c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046b0:	88fb      	ldrh	r3, [r7, #6]
 80046b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046b4:	88fb      	ldrh	r3, [r7, #6]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f7fc ff72 	bl	80015a0 <HAL_GPIO_EXTI_Callback>
  }
}
 80046bc:	bf00      	nop
 80046be:	3708      	adds	r7, #8
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}
 80046c4:	40010400 	.word	0x40010400

080046c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b085      	sub	sp, #20
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d141      	bne.n	800475a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046d6:	4b4b      	ldr	r3, [pc, #300]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80046de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046e2:	d131      	bne.n	8004748 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046e4:	4b47      	ldr	r3, [pc, #284]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80046ea:	4a46      	ldr	r2, [pc, #280]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046f0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046f4:	4b43      	ldr	r3, [pc, #268]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80046fc:	4a41      	ldr	r2, [pc, #260]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046fe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004702:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004704:	4b40      	ldr	r3, [pc, #256]	; (8004808 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2232      	movs	r2, #50	; 0x32
 800470a:	fb02 f303 	mul.w	r3, r2, r3
 800470e:	4a3f      	ldr	r2, [pc, #252]	; (800480c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004710:	fba2 2303 	umull	r2, r3, r2, r3
 8004714:	0c9b      	lsrs	r3, r3, #18
 8004716:	3301      	adds	r3, #1
 8004718:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800471a:	e002      	b.n	8004722 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	3b01      	subs	r3, #1
 8004720:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004722:	4b38      	ldr	r3, [pc, #224]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004724:	695b      	ldr	r3, [r3, #20]
 8004726:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800472a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800472e:	d102      	bne.n	8004736 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1f2      	bne.n	800471c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004736:	4b33      	ldr	r3, [pc, #204]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800473e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004742:	d158      	bne.n	80047f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e057      	b.n	80047f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004748:	4b2e      	ldr	r3, [pc, #184]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800474e:	4a2d      	ldr	r2, [pc, #180]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004750:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004754:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8004758:	e04d      	b.n	80047f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004760:	d141      	bne.n	80047e6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004762:	4b28      	ldr	r3, [pc, #160]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800476a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800476e:	d131      	bne.n	80047d4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004770:	4b24      	ldr	r3, [pc, #144]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004772:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004776:	4a23      	ldr	r2, [pc, #140]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800477c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004780:	4b20      	ldr	r3, [pc, #128]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004788:	4a1e      	ldr	r2, [pc, #120]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800478a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800478e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004790:	4b1d      	ldr	r3, [pc, #116]	; (8004808 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2232      	movs	r2, #50	; 0x32
 8004796:	fb02 f303 	mul.w	r3, r2, r3
 800479a:	4a1c      	ldr	r2, [pc, #112]	; (800480c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800479c:	fba2 2303 	umull	r2, r3, r2, r3
 80047a0:	0c9b      	lsrs	r3, r3, #18
 80047a2:	3301      	adds	r3, #1
 80047a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047a6:	e002      	b.n	80047ae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80047ae:	4b15      	ldr	r3, [pc, #84]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ba:	d102      	bne.n	80047c2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d1f2      	bne.n	80047a8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80047c2:	4b10      	ldr	r3, [pc, #64]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047ce:	d112      	bne.n	80047f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e011      	b.n	80047f8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047d4:	4b0b      	ldr	r3, [pc, #44]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047da:	4a0a      	ldr	r2, [pc, #40]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80047e4:	e007      	b.n	80047f6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80047e6:	4b07      	ldr	r3, [pc, #28]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80047ee:	4a05      	ldr	r2, [pc, #20]	; (8004804 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047f4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80047f6:	2300      	movs	r3, #0
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr
 8004804:	40007000 	.word	0x40007000
 8004808:	20000004 	.word	0x20000004
 800480c:	431bde83 	.word	0x431bde83

08004810 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004810:	b480      	push	{r7}
 8004812:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8004814:	4b05      	ldr	r3, [pc, #20]	; (800482c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	4a04      	ldr	r2, [pc, #16]	; (800482c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800481a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800481e:	6093      	str	r3, [r2, #8]
}
 8004820:	bf00      	nop
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	40007000 	.word	0x40007000

08004830 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b088      	sub	sp, #32
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e308      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0301 	and.w	r3, r3, #1
 800484a:	2b00      	cmp	r3, #0
 800484c:	d075      	beq.n	800493a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800484e:	4ba3      	ldr	r3, [pc, #652]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f003 030c 	and.w	r3, r3, #12
 8004856:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004858:	4ba0      	ldr	r3, [pc, #640]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	f003 0303 	and.w	r3, r3, #3
 8004860:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8004862:	69bb      	ldr	r3, [r7, #24]
 8004864:	2b0c      	cmp	r3, #12
 8004866:	d102      	bne.n	800486e <HAL_RCC_OscConfig+0x3e>
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	2b03      	cmp	r3, #3
 800486c:	d002      	beq.n	8004874 <HAL_RCC_OscConfig+0x44>
 800486e:	69bb      	ldr	r3, [r7, #24]
 8004870:	2b08      	cmp	r3, #8
 8004872:	d10b      	bne.n	800488c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004874:	4b99      	ldr	r3, [pc, #612]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d05b      	beq.n	8004938 <HAL_RCC_OscConfig+0x108>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d157      	bne.n	8004938 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e2e3      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004894:	d106      	bne.n	80048a4 <HAL_RCC_OscConfig+0x74>
 8004896:	4b91      	ldr	r3, [pc, #580]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a90      	ldr	r2, [pc, #576]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 800489c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	e01d      	b.n	80048e0 <HAL_RCC_OscConfig+0xb0>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048ac:	d10c      	bne.n	80048c8 <HAL_RCC_OscConfig+0x98>
 80048ae:	4b8b      	ldr	r3, [pc, #556]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a8a      	ldr	r2, [pc, #552]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	4b88      	ldr	r3, [pc, #544]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a87      	ldr	r2, [pc, #540]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c4:	6013      	str	r3, [r2, #0]
 80048c6:	e00b      	b.n	80048e0 <HAL_RCC_OscConfig+0xb0>
 80048c8:	4b84      	ldr	r3, [pc, #528]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a83      	ldr	r2, [pc, #524]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d2:	6013      	str	r3, [r2, #0]
 80048d4:	4b81      	ldr	r3, [pc, #516]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a80      	ldr	r2, [pc, #512]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80048da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d013      	beq.n	8004910 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e8:	f7fd fd54 	bl	8002394 <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80048f0:	f7fd fd50 	bl	8002394 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b64      	cmp	r3, #100	; 0x64
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e2a8      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004902:	4b76      	ldr	r3, [pc, #472]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0f0      	beq.n	80048f0 <HAL_RCC_OscConfig+0xc0>
 800490e:	e014      	b.n	800493a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004910:	f7fd fd40 	bl	8002394 <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004918:	f7fd fd3c 	bl	8002394 <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b64      	cmp	r3, #100	; 0x64
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e294      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800492a:	4b6c      	ldr	r3, [pc, #432]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0xe8>
 8004936:	e000      	b.n	800493a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d075      	beq.n	8004a32 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004946:	4b65      	ldr	r3, [pc, #404]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f003 030c 	and.w	r3, r3, #12
 800494e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004950:	4b62      	ldr	r3, [pc, #392]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004952:	68db      	ldr	r3, [r3, #12]
 8004954:	f003 0303 	and.w	r3, r3, #3
 8004958:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	2b0c      	cmp	r3, #12
 800495e:	d102      	bne.n	8004966 <HAL_RCC_OscConfig+0x136>
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	2b02      	cmp	r3, #2
 8004964:	d002      	beq.n	800496c <HAL_RCC_OscConfig+0x13c>
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	2b04      	cmp	r3, #4
 800496a:	d11f      	bne.n	80049ac <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800496c:	4b5b      	ldr	r3, [pc, #364]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004974:	2b00      	cmp	r3, #0
 8004976:	d005      	beq.n	8004984 <HAL_RCC_OscConfig+0x154>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d101      	bne.n	8004984 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004980:	2301      	movs	r3, #1
 8004982:	e267      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004984:	4b55      	ldr	r3, [pc, #340]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	691b      	ldr	r3, [r3, #16]
 8004990:	061b      	lsls	r3, r3, #24
 8004992:	4952      	ldr	r1, [pc, #328]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004994:	4313      	orrs	r3, r2
 8004996:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004998:	4b51      	ldr	r3, [pc, #324]	; (8004ae0 <HAL_RCC_OscConfig+0x2b0>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	4618      	mov	r0, r3
 800499e:	f7fd fcad 	bl	80022fc <HAL_InitTick>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d043      	beq.n	8004a30 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e253      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	68db      	ldr	r3, [r3, #12]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d023      	beq.n	80049fc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049b4:	4b49      	ldr	r3, [pc, #292]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a48      	ldr	r2, [pc, #288]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c0:	f7fd fce8 	bl	8002394 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049c8:	f7fd fce4 	bl	8002394 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e23c      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80049da:	4b40      	ldr	r3, [pc, #256]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d0f0      	beq.n	80049c8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049e6:	4b3d      	ldr	r3, [pc, #244]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	061b      	lsls	r3, r3, #24
 80049f4:	4939      	ldr	r1, [pc, #228]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	604b      	str	r3, [r1, #4]
 80049fa:	e01a      	b.n	8004a32 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049fc:	4b37      	ldr	r3, [pc, #220]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a36      	ldr	r2, [pc, #216]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004a06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a08:	f7fd fcc4 	bl	8002394 <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a10:	f7fd fcc0 	bl	8002394 <HAL_GetTick>
 8004a14:	4602      	mov	r2, r0
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e218      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004a22:	4b2e      	ldr	r3, [pc, #184]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d1f0      	bne.n	8004a10 <HAL_RCC_OscConfig+0x1e0>
 8004a2e:	e000      	b.n	8004a32 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004a30:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d03c      	beq.n	8004ab8 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d01c      	beq.n	8004a80 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a46:	4b25      	ldr	r3, [pc, #148]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a4c:	4a23      	ldr	r2, [pc, #140]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a4e:	f043 0301 	orr.w	r3, r3, #1
 8004a52:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a56:	f7fd fc9d 	bl	8002394 <HAL_GetTick>
 8004a5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a5c:	e008      	b.n	8004a70 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a5e:	f7fd fc99 	bl	8002394 <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	2b02      	cmp	r3, #2
 8004a6a:	d901      	bls.n	8004a70 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e1f1      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004a70:	4b1a      	ldr	r3, [pc, #104]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a76:	f003 0302 	and.w	r3, r3, #2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d0ef      	beq.n	8004a5e <HAL_RCC_OscConfig+0x22e>
 8004a7e:	e01b      	b.n	8004ab8 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a80:	4b16      	ldr	r3, [pc, #88]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a86:	4a15      	ldr	r2, [pc, #84]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004a88:	f023 0301 	bic.w	r3, r3, #1
 8004a8c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a90:	f7fd fc80 	bl	8002394 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a98:	f7fd fc7c 	bl	8002394 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e1d4      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004aaa:	4b0c      	ldr	r3, [pc, #48]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004aac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ab0:	f003 0302 	and.w	r3, r3, #2
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d1ef      	bne.n	8004a98 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0304 	and.w	r3, r3, #4
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	f000 80ab 	beq.w	8004c1c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004aca:	4b04      	ldr	r3, [pc, #16]	; (8004adc <HAL_RCC_OscConfig+0x2ac>)
 8004acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ace:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d106      	bne.n	8004ae4 <HAL_RCC_OscConfig+0x2b4>
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e005      	b.n	8004ae6 <HAL_RCC_OscConfig+0x2b6>
 8004ada:	bf00      	nop
 8004adc:	40021000 	.word	0x40021000
 8004ae0:	20000008 	.word	0x20000008
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d00d      	beq.n	8004b06 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aea:	4baf      	ldr	r3, [pc, #700]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004aee:	4aae      	ldr	r2, [pc, #696]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004af0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004af4:	6593      	str	r3, [r2, #88]	; 0x58
 8004af6:	4bac      	ldr	r3, [pc, #688]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004af8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004b02:	2301      	movs	r3, #1
 8004b04:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b06:	4ba9      	ldr	r3, [pc, #676]	; (8004dac <HAL_RCC_OscConfig+0x57c>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d118      	bne.n	8004b44 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b12:	4ba6      	ldr	r3, [pc, #664]	; (8004dac <HAL_RCC_OscConfig+0x57c>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4aa5      	ldr	r2, [pc, #660]	; (8004dac <HAL_RCC_OscConfig+0x57c>)
 8004b18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b1e:	f7fd fc39 	bl	8002394 <HAL_GetTick>
 8004b22:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b24:	e008      	b.n	8004b38 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b26:	f7fd fc35 	bl	8002394 <HAL_GetTick>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	2b02      	cmp	r3, #2
 8004b32:	d901      	bls.n	8004b38 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004b34:	2303      	movs	r3, #3
 8004b36:	e18d      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b38:	4b9c      	ldr	r3, [pc, #624]	; (8004dac <HAL_RCC_OscConfig+0x57c>)
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d0f0      	beq.n	8004b26 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d108      	bne.n	8004b5e <HAL_RCC_OscConfig+0x32e>
 8004b4c:	4b96      	ldr	r3, [pc, #600]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b52:	4a95      	ldr	r2, [pc, #596]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b54:	f043 0301 	orr.w	r3, r3, #1
 8004b58:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b5c:	e024      	b.n	8004ba8 <HAL_RCC_OscConfig+0x378>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	2b05      	cmp	r3, #5
 8004b64:	d110      	bne.n	8004b88 <HAL_RCC_OscConfig+0x358>
 8004b66:	4b90      	ldr	r3, [pc, #576]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b6c:	4a8e      	ldr	r2, [pc, #568]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b6e:	f043 0304 	orr.w	r3, r3, #4
 8004b72:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b76:	4b8c      	ldr	r3, [pc, #560]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b7c:	4a8a      	ldr	r2, [pc, #552]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b7e:	f043 0301 	orr.w	r3, r3, #1
 8004b82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b86:	e00f      	b.n	8004ba8 <HAL_RCC_OscConfig+0x378>
 8004b88:	4b87      	ldr	r3, [pc, #540]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b8e:	4a86      	ldr	r2, [pc, #536]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b90:	f023 0301 	bic.w	r3, r3, #1
 8004b94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004b98:	4b83      	ldr	r3, [pc, #524]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b9e:	4a82      	ldr	r2, [pc, #520]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004ba0:	f023 0304 	bic.w	r3, r3, #4
 8004ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d016      	beq.n	8004bde <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bb0:	f7fd fbf0 	bl	8002394 <HAL_GetTick>
 8004bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bb6:	e00a      	b.n	8004bce <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bb8:	f7fd fbec 	bl	8002394 <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d901      	bls.n	8004bce <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e142      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004bce:	4b76      	ldr	r3, [pc, #472]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004bd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd4:	f003 0302 	and.w	r3, r3, #2
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d0ed      	beq.n	8004bb8 <HAL_RCC_OscConfig+0x388>
 8004bdc:	e015      	b.n	8004c0a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bde:	f7fd fbd9 	bl	8002394 <HAL_GetTick>
 8004be2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004be4:	e00a      	b.n	8004bfc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004be6:	f7fd fbd5 	bl	8002394 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d901      	bls.n	8004bfc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004bf8:	2303      	movs	r3, #3
 8004bfa:	e12b      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004bfc:	4b6a      	ldr	r3, [pc, #424]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c02:	f003 0302 	and.w	r3, r3, #2
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d1ed      	bne.n	8004be6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c0a:	7ffb      	ldrb	r3, [r7, #31]
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d105      	bne.n	8004c1c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c10:	4b65      	ldr	r3, [pc, #404]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c14:	4a64      	ldr	r2, [pc, #400]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c1a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 0320 	and.w	r3, r3, #32
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d03c      	beq.n	8004ca2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d01c      	beq.n	8004c6a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004c30:	4b5d      	ldr	r3, [pc, #372]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c32:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c36:	4a5c      	ldr	r2, [pc, #368]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c38:	f043 0301 	orr.w	r3, r3, #1
 8004c3c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c40:	f7fd fba8 	bl	8002394 <HAL_GetTick>
 8004c44:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c46:	e008      	b.n	8004c5a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c48:	f7fd fba4 	bl	8002394 <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	2b02      	cmp	r3, #2
 8004c54:	d901      	bls.n	8004c5a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e0fc      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004c5a:	4b53      	ldr	r3, [pc, #332]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c5c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0ef      	beq.n	8004c48 <HAL_RCC_OscConfig+0x418>
 8004c68:	e01b      	b.n	8004ca2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004c6a:	4b4f      	ldr	r3, [pc, #316]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c6c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c70:	4a4d      	ldr	r2, [pc, #308]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c72:	f023 0301 	bic.w	r3, r3, #1
 8004c76:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c7a:	f7fd fb8b 	bl	8002394 <HAL_GetTick>
 8004c7e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c80:	e008      	b.n	8004c94 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004c82:	f7fd fb87 	bl	8002394 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e0df      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004c94:	4b44      	ldr	r3, [pc, #272]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004c96:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c9a:	f003 0302 	and.w	r3, r3, #2
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1ef      	bne.n	8004c82 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 80d3 	beq.w	8004e52 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004cac:	4b3e      	ldr	r3, [pc, #248]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	f003 030c 	and.w	r3, r3, #12
 8004cb4:	2b0c      	cmp	r3, #12
 8004cb6:	f000 808d 	beq.w	8004dd4 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	69db      	ldr	r3, [r3, #28]
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d15a      	bne.n	8004d78 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cc2:	4b39      	ldr	r3, [pc, #228]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a38      	ldr	r2, [pc, #224]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004cc8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ccc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cce:	f7fd fb61 	bl	8002394 <HAL_GetTick>
 8004cd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004cd4:	e008      	b.n	8004ce8 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cd6:	f7fd fb5d 	bl	8002394 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d901      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e0b5      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ce8:	4b2f      	ldr	r3, [pc, #188]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1f0      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cf4:	4b2c      	ldr	r3, [pc, #176]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004cf6:	68da      	ldr	r2, [r3, #12]
 8004cf8:	4b2d      	ldr	r3, [pc, #180]	; (8004db0 <HAL_RCC_OscConfig+0x580>)
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	6a11      	ldr	r1, [r2, #32]
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d04:	3a01      	subs	r2, #1
 8004d06:	0112      	lsls	r2, r2, #4
 8004d08:	4311      	orrs	r1, r2
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004d0e:	0212      	lsls	r2, r2, #8
 8004d10:	4311      	orrs	r1, r2
 8004d12:	687a      	ldr	r2, [r7, #4]
 8004d14:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004d16:	0852      	lsrs	r2, r2, #1
 8004d18:	3a01      	subs	r2, #1
 8004d1a:	0552      	lsls	r2, r2, #21
 8004d1c:	4311      	orrs	r1, r2
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d22:	0852      	lsrs	r2, r2, #1
 8004d24:	3a01      	subs	r2, #1
 8004d26:	0652      	lsls	r2, r2, #25
 8004d28:	4311      	orrs	r1, r2
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004d2e:	06d2      	lsls	r2, r2, #27
 8004d30:	430a      	orrs	r2, r1
 8004d32:	491d      	ldr	r1, [pc, #116]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d38:	4b1b      	ldr	r3, [pc, #108]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a1a      	ldr	r2, [pc, #104]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d3e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d42:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004d44:	4b18      	ldr	r3, [pc, #96]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	4a17      	ldr	r2, [pc, #92]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d50:	f7fd fb20 	bl	8002394 <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d56:	e008      	b.n	8004d6a <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d58:	f7fd fb1c 	bl	8002394 <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e074      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d6a:	4b0f      	ldr	r3, [pc, #60]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0f0      	beq.n	8004d58 <HAL_RCC_OscConfig+0x528>
 8004d76:	e06c      	b.n	8004e52 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d78:	4b0b      	ldr	r3, [pc, #44]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a0a      	ldr	r2, [pc, #40]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004d82:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004d84:	4b08      	ldr	r3, [pc, #32]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	4a07      	ldr	r2, [pc, #28]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d8a:	f023 0303 	bic.w	r3, r3, #3
 8004d8e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004d90:	4b05      	ldr	r3, [pc, #20]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	4a04      	ldr	r2, [pc, #16]	; (8004da8 <HAL_RCC_OscConfig+0x578>)
 8004d96:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d9e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004da0:	f7fd faf8 	bl	8002394 <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004da6:	e00e      	b.n	8004dc6 <HAL_RCC_OscConfig+0x596>
 8004da8:	40021000 	.word	0x40021000
 8004dac:	40007000 	.word	0x40007000
 8004db0:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004db4:	f7fd faee 	bl	8002394 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e046      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004dc6:	4b25      	ldr	r3, [pc, #148]	; (8004e5c <HAL_RCC_OscConfig+0x62c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1f0      	bne.n	8004db4 <HAL_RCC_OscConfig+0x584>
 8004dd2:	e03e      	b.n	8004e52 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	69db      	ldr	r3, [r3, #28]
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d101      	bne.n	8004de0 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8004ddc:	2301      	movs	r3, #1
 8004dde:	e039      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004de0:	4b1e      	ldr	r3, [pc, #120]	; (8004e5c <HAL_RCC_OscConfig+0x62c>)
 8004de2:	68db      	ldr	r3, [r3, #12]
 8004de4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f003 0203 	and.w	r2, r3, #3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a1b      	ldr	r3, [r3, #32]
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d12c      	bne.n	8004e4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d123      	bne.n	8004e4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e10:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d11b      	bne.n	8004e4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e20:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e22:	429a      	cmp	r2, r3
 8004e24:	d113      	bne.n	8004e4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e26:	697b      	ldr	r3, [r7, #20]
 8004e28:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e30:	085b      	lsrs	r3, r3, #1
 8004e32:	3b01      	subs	r3, #1
 8004e34:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d109      	bne.n	8004e4e <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e44:	085b      	lsrs	r3, r3, #1
 8004e46:	3b01      	subs	r3, #1
 8004e48:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d001      	beq.n	8004e52 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e000      	b.n	8004e54 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8004e52:	2300      	movs	r3, #0
}
 8004e54:	4618      	mov	r0, r3
 8004e56:	3720      	adds	r7, #32
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	40021000 	.word	0x40021000

08004e60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d101      	bne.n	8004e78 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e11e      	b.n	80050b6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004e78:	4b91      	ldr	r3, [pc, #580]	; (80050c0 <HAL_RCC_ClockConfig+0x260>)
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 030f 	and.w	r3, r3, #15
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d910      	bls.n	8004ea8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e86:	4b8e      	ldr	r3, [pc, #568]	; (80050c0 <HAL_RCC_ClockConfig+0x260>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f023 020f 	bic.w	r2, r3, #15
 8004e8e:	498c      	ldr	r1, [pc, #560]	; (80050c0 <HAL_RCC_ClockConfig+0x260>)
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e96:	4b8a      	ldr	r3, [pc, #552]	; (80050c0 <HAL_RCC_ClockConfig+0x260>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 030f 	and.w	r3, r3, #15
 8004e9e:	683a      	ldr	r2, [r7, #0]
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d001      	beq.n	8004ea8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e106      	b.n	80050b6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f003 0301 	and.w	r3, r3, #1
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d073      	beq.n	8004f9c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	2b03      	cmp	r3, #3
 8004eba:	d129      	bne.n	8004f10 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ebc:	4b81      	ldr	r3, [pc, #516]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d101      	bne.n	8004ecc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e0f4      	b.n	80050b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004ecc:	f000 f99e 	bl	800520c <RCC_GetSysClockFreqFromPLLSource>
 8004ed0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	4a7c      	ldr	r2, [pc, #496]	; (80050c8 <HAL_RCC_ClockConfig+0x268>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d93f      	bls.n	8004f5a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004eda:	4b7a      	ldr	r3, [pc, #488]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004edc:	689b      	ldr	r3, [r3, #8]
 8004ede:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d009      	beq.n	8004efa <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d033      	beq.n	8004f5a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d12f      	bne.n	8004f5a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004efa:	4b72      	ldr	r3, [pc, #456]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004efc:	689b      	ldr	r3, [r3, #8]
 8004efe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f02:	4a70      	ldr	r2, [pc, #448]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004f04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f08:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004f0a:	2380      	movs	r3, #128	; 0x80
 8004f0c:	617b      	str	r3, [r7, #20]
 8004f0e:	e024      	b.n	8004f5a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d107      	bne.n	8004f28 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f18:	4b6a      	ldr	r3, [pc, #424]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d109      	bne.n	8004f38 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e0c6      	b.n	80050b6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004f28:	4b66      	ldr	r3, [pc, #408]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d101      	bne.n	8004f38 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e0be      	b.n	80050b6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004f38:	f000 f8ce 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8004f3c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	4a61      	ldr	r2, [pc, #388]	; (80050c8 <HAL_RCC_ClockConfig+0x268>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d909      	bls.n	8004f5a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004f46:	4b5f      	ldr	r3, [pc, #380]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004f4e:	4a5d      	ldr	r2, [pc, #372]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004f50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f54:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004f56:	2380      	movs	r3, #128	; 0x80
 8004f58:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004f5a:	4b5a      	ldr	r3, [pc, #360]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f023 0203 	bic.w	r2, r3, #3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	4957      	ldr	r1, [pc, #348]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f6c:	f7fd fa12 	bl	8002394 <HAL_GetTick>
 8004f70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f72:	e00a      	b.n	8004f8a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004f74:	f7fd fa0e 	bl	8002394 <HAL_GetTick>
 8004f78:	4602      	mov	r2, r0
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	1ad3      	subs	r3, r2, r3
 8004f7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d901      	bls.n	8004f8a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004f86:	2303      	movs	r3, #3
 8004f88:	e095      	b.n	80050b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004f8a:	4b4e      	ldr	r3, [pc, #312]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f003 020c 	and.w	r2, r3, #12
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	009b      	lsls	r3, r3, #2
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d1eb      	bne.n	8004f74 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0302 	and.w	r3, r3, #2
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d023      	beq.n	8004ff0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0304 	and.w	r3, r3, #4
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d005      	beq.n	8004fc0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fb4:	4b43      	ldr	r3, [pc, #268]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	4a42      	ldr	r2, [pc, #264]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004fba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004fbe:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d007      	beq.n	8004fdc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004fcc:	4b3d      	ldr	r3, [pc, #244]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004fd4:	4a3b      	ldr	r2, [pc, #236]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004fd6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004fda:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fdc:	4b39      	ldr	r3, [pc, #228]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	689b      	ldr	r3, [r3, #8]
 8004fe8:	4936      	ldr	r1, [pc, #216]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004fea:	4313      	orrs	r3, r2
 8004fec:	608b      	str	r3, [r1, #8]
 8004fee:	e008      	b.n	8005002 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	2b80      	cmp	r3, #128	; 0x80
 8004ff4:	d105      	bne.n	8005002 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004ff6:	4b33      	ldr	r3, [pc, #204]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	4a32      	ldr	r2, [pc, #200]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8004ffc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005000:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005002:	4b2f      	ldr	r3, [pc, #188]	; (80050c0 <HAL_RCC_ClockConfig+0x260>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 030f 	and.w	r3, r3, #15
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d21d      	bcs.n	800504c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005010:	4b2b      	ldr	r3, [pc, #172]	; (80050c0 <HAL_RCC_ClockConfig+0x260>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f023 020f 	bic.w	r2, r3, #15
 8005018:	4929      	ldr	r1, [pc, #164]	; (80050c0 <HAL_RCC_ClockConfig+0x260>)
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	4313      	orrs	r3, r2
 800501e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005020:	f7fd f9b8 	bl	8002394 <HAL_GetTick>
 8005024:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005026:	e00a      	b.n	800503e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005028:	f7fd f9b4 	bl	8002394 <HAL_GetTick>
 800502c:	4602      	mov	r2, r0
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	1ad3      	subs	r3, r2, r3
 8005032:	f241 3288 	movw	r2, #5000	; 0x1388
 8005036:	4293      	cmp	r3, r2
 8005038:	d901      	bls.n	800503e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e03b      	b.n	80050b6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800503e:	4b20      	ldr	r3, [pc, #128]	; (80050c0 <HAL_RCC_ClockConfig+0x260>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 030f 	and.w	r3, r3, #15
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d1ed      	bne.n	8005028 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0304 	and.w	r3, r3, #4
 8005054:	2b00      	cmp	r3, #0
 8005056:	d008      	beq.n	800506a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005058:	4b1a      	ldr	r3, [pc, #104]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	4917      	ldr	r1, [pc, #92]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8005066:	4313      	orrs	r3, r2
 8005068:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f003 0308 	and.w	r3, r3, #8
 8005072:	2b00      	cmp	r3, #0
 8005074:	d009      	beq.n	800508a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005076:	4b13      	ldr	r3, [pc, #76]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8005078:	689b      	ldr	r3, [r3, #8]
 800507a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	691b      	ldr	r3, [r3, #16]
 8005082:	00db      	lsls	r3, r3, #3
 8005084:	490f      	ldr	r1, [pc, #60]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8005086:	4313      	orrs	r3, r2
 8005088:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800508a:	f000 f825 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 800508e:	4601      	mov	r1, r0
 8005090:	4b0c      	ldr	r3, [pc, #48]	; (80050c4 <HAL_RCC_ClockConfig+0x264>)
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	091b      	lsrs	r3, r3, #4
 8005096:	f003 030f 	and.w	r3, r3, #15
 800509a:	4a0c      	ldr	r2, [pc, #48]	; (80050cc <HAL_RCC_ClockConfig+0x26c>)
 800509c:	5cd3      	ldrb	r3, [r2, r3]
 800509e:	f003 031f 	and.w	r3, r3, #31
 80050a2:	fa21 f303 	lsr.w	r3, r1, r3
 80050a6:	4a0a      	ldr	r2, [pc, #40]	; (80050d0 <HAL_RCC_ClockConfig+0x270>)
 80050a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80050aa:	4b0a      	ldr	r3, [pc, #40]	; (80050d4 <HAL_RCC_ClockConfig+0x274>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	4618      	mov	r0, r3
 80050b0:	f7fd f924 	bl	80022fc <HAL_InitTick>
 80050b4:	4603      	mov	r3, r0
}
 80050b6:	4618      	mov	r0, r3
 80050b8:	3718      	adds	r7, #24
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40022000 	.word	0x40022000
 80050c4:	40021000 	.word	0x40021000
 80050c8:	04c4b400 	.word	0x04c4b400
 80050cc:	0800b42c 	.word	0x0800b42c
 80050d0:	20000004 	.word	0x20000004
 80050d4:	20000008 	.word	0x20000008

080050d8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050d8:	b480      	push	{r7}
 80050da:	b087      	sub	sp, #28
 80050dc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80050de:	4b2c      	ldr	r3, [pc, #176]	; (8005190 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	f003 030c 	and.w	r3, r3, #12
 80050e6:	2b04      	cmp	r3, #4
 80050e8:	d102      	bne.n	80050f0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80050ea:	4b2a      	ldr	r3, [pc, #168]	; (8005194 <HAL_RCC_GetSysClockFreq+0xbc>)
 80050ec:	613b      	str	r3, [r7, #16]
 80050ee:	e047      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80050f0:	4b27      	ldr	r3, [pc, #156]	; (8005190 <HAL_RCC_GetSysClockFreq+0xb8>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 030c 	and.w	r3, r3, #12
 80050f8:	2b08      	cmp	r3, #8
 80050fa:	d102      	bne.n	8005102 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80050fc:	4b26      	ldr	r3, [pc, #152]	; (8005198 <HAL_RCC_GetSysClockFreq+0xc0>)
 80050fe:	613b      	str	r3, [r7, #16]
 8005100:	e03e      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005102:	4b23      	ldr	r3, [pc, #140]	; (8005190 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f003 030c 	and.w	r3, r3, #12
 800510a:	2b0c      	cmp	r3, #12
 800510c:	d136      	bne.n	800517c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800510e:	4b20      	ldr	r3, [pc, #128]	; (8005190 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	f003 0303 	and.w	r3, r3, #3
 8005116:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005118:	4b1d      	ldr	r3, [pc, #116]	; (8005190 <HAL_RCC_GetSysClockFreq+0xb8>)
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	091b      	lsrs	r3, r3, #4
 800511e:	f003 030f 	and.w	r3, r3, #15
 8005122:	3301      	adds	r3, #1
 8005124:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2b03      	cmp	r3, #3
 800512a:	d10c      	bne.n	8005146 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800512c:	4a1a      	ldr	r2, [pc, #104]	; (8005198 <HAL_RCC_GetSysClockFreq+0xc0>)
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	fbb2 f3f3 	udiv	r3, r2, r3
 8005134:	4a16      	ldr	r2, [pc, #88]	; (8005190 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005136:	68d2      	ldr	r2, [r2, #12]
 8005138:	0a12      	lsrs	r2, r2, #8
 800513a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800513e:	fb02 f303 	mul.w	r3, r2, r3
 8005142:	617b      	str	r3, [r7, #20]
      break;
 8005144:	e00c      	b.n	8005160 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005146:	4a13      	ldr	r2, [pc, #76]	; (8005194 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	fbb2 f3f3 	udiv	r3, r2, r3
 800514e:	4a10      	ldr	r2, [pc, #64]	; (8005190 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005150:	68d2      	ldr	r2, [r2, #12]
 8005152:	0a12      	lsrs	r2, r2, #8
 8005154:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005158:	fb02 f303 	mul.w	r3, r2, r3
 800515c:	617b      	str	r3, [r7, #20]
      break;
 800515e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005160:	4b0b      	ldr	r3, [pc, #44]	; (8005190 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005162:	68db      	ldr	r3, [r3, #12]
 8005164:	0e5b      	lsrs	r3, r3, #25
 8005166:	f003 0303 	and.w	r3, r3, #3
 800516a:	3301      	adds	r3, #1
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	fbb2 f3f3 	udiv	r3, r2, r3
 8005178:	613b      	str	r3, [r7, #16]
 800517a:	e001      	b.n	8005180 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800517c:	2300      	movs	r3, #0
 800517e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005180:	693b      	ldr	r3, [r7, #16]
}
 8005182:	4618      	mov	r0, r3
 8005184:	371c      	adds	r7, #28
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40021000 	.word	0x40021000
 8005194:	00f42400 	.word	0x00f42400
 8005198:	007a1200 	.word	0x007a1200

0800519c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800519c:	b480      	push	{r7}
 800519e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80051a0:	4b03      	ldr	r3, [pc, #12]	; (80051b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80051a2:	681b      	ldr	r3, [r3, #0]
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	46bd      	mov	sp, r7
 80051a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ac:	4770      	bx	lr
 80051ae:	bf00      	nop
 80051b0:	20000004 	.word	0x20000004

080051b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80051b8:	f7ff fff0 	bl	800519c <HAL_RCC_GetHCLKFreq>
 80051bc:	4601      	mov	r1, r0
 80051be:	4b06      	ldr	r3, [pc, #24]	; (80051d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	0a1b      	lsrs	r3, r3, #8
 80051c4:	f003 0307 	and.w	r3, r3, #7
 80051c8:	4a04      	ldr	r2, [pc, #16]	; (80051dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80051ca:	5cd3      	ldrb	r3, [r2, r3]
 80051cc:	f003 031f 	and.w	r3, r3, #31
 80051d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80051d4:	4618      	mov	r0, r3
 80051d6:	bd80      	pop	{r7, pc}
 80051d8:	40021000 	.word	0x40021000
 80051dc:	0800b43c 	.word	0x0800b43c

080051e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80051e4:	f7ff ffda 	bl	800519c <HAL_RCC_GetHCLKFreq>
 80051e8:	4601      	mov	r1, r0
 80051ea:	4b06      	ldr	r3, [pc, #24]	; (8005204 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	0adb      	lsrs	r3, r3, #11
 80051f0:	f003 0307 	and.w	r3, r3, #7
 80051f4:	4a04      	ldr	r2, [pc, #16]	; (8005208 <HAL_RCC_GetPCLK2Freq+0x28>)
 80051f6:	5cd3      	ldrb	r3, [r2, r3]
 80051f8:	f003 031f 	and.w	r3, r3, #31
 80051fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005200:	4618      	mov	r0, r3
 8005202:	bd80      	pop	{r7, pc}
 8005204:	40021000 	.word	0x40021000
 8005208:	0800b43c 	.word	0x0800b43c

0800520c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800520c:	b480      	push	{r7}
 800520e:	b087      	sub	sp, #28
 8005210:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005212:	4b1e      	ldr	r3, [pc, #120]	; (800528c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f003 0303 	and.w	r3, r3, #3
 800521a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800521c:	4b1b      	ldr	r3, [pc, #108]	; (800528c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	091b      	lsrs	r3, r3, #4
 8005222:	f003 030f 	and.w	r3, r3, #15
 8005226:	3301      	adds	r3, #1
 8005228:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	2b03      	cmp	r3, #3
 800522e:	d10c      	bne.n	800524a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005230:	4a17      	ldr	r2, [pc, #92]	; (8005290 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	fbb2 f3f3 	udiv	r3, r2, r3
 8005238:	4a14      	ldr	r2, [pc, #80]	; (800528c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800523a:	68d2      	ldr	r2, [r2, #12]
 800523c:	0a12      	lsrs	r2, r2, #8
 800523e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005242:	fb02 f303 	mul.w	r3, r2, r3
 8005246:	617b      	str	r3, [r7, #20]
    break;
 8005248:	e00c      	b.n	8005264 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800524a:	4a12      	ldr	r2, [pc, #72]	; (8005294 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005252:	4a0e      	ldr	r2, [pc, #56]	; (800528c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005254:	68d2      	ldr	r2, [r2, #12]
 8005256:	0a12      	lsrs	r2, r2, #8
 8005258:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800525c:	fb02 f303 	mul.w	r3, r2, r3
 8005260:	617b      	str	r3, [r7, #20]
    break;
 8005262:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005264:	4b09      	ldr	r3, [pc, #36]	; (800528c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	0e5b      	lsrs	r3, r3, #25
 800526a:	f003 0303 	and.w	r3, r3, #3
 800526e:	3301      	adds	r3, #1
 8005270:	005b      	lsls	r3, r3, #1
 8005272:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005274:	697a      	ldr	r2, [r7, #20]
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	fbb2 f3f3 	udiv	r3, r2, r3
 800527c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800527e:	687b      	ldr	r3, [r7, #4]
}
 8005280:	4618      	mov	r0, r3
 8005282:	371c      	adds	r7, #28
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	40021000 	.word	0x40021000
 8005290:	007a1200 	.word	0x007a1200
 8005294:	00f42400 	.word	0x00f42400

08005298 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b086      	sub	sp, #24
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80052a0:	2300      	movs	r3, #0
 80052a2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80052a4:	2300      	movs	r3, #0
 80052a6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	f000 8098 	beq.w	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052b6:	2300      	movs	r3, #0
 80052b8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80052ba:	4b43      	ldr	r3, [pc, #268]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d10d      	bne.n	80052e2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052c6:	4b40      	ldr	r3, [pc, #256]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052ca:	4a3f      	ldr	r2, [pc, #252]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052d0:	6593      	str	r3, [r2, #88]	; 0x58
 80052d2:	4b3d      	ldr	r3, [pc, #244]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80052d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80052d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052da:	60bb      	str	r3, [r7, #8]
 80052dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052de:	2301      	movs	r3, #1
 80052e0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052e2:	4b3a      	ldr	r3, [pc, #232]	; (80053cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a39      	ldr	r2, [pc, #228]	; (80053cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80052e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80052ec:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80052ee:	f7fd f851 	bl	8002394 <HAL_GetTick>
 80052f2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052f4:	e009      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052f6:	f7fd f84d 	bl	8002394 <HAL_GetTick>
 80052fa:	4602      	mov	r2, r0
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	2b02      	cmp	r3, #2
 8005302:	d902      	bls.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	74fb      	strb	r3, [r7, #19]
        break;
 8005308:	e005      	b.n	8005316 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800530a:	4b30      	ldr	r3, [pc, #192]	; (80053cc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0ef      	beq.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005316:	7cfb      	ldrb	r3, [r7, #19]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d159      	bne.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800531c:	4b2a      	ldr	r3, [pc, #168]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800531e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005326:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005328:	697b      	ldr	r3, [r7, #20]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d01e      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005332:	697a      	ldr	r2, [r7, #20]
 8005334:	429a      	cmp	r2, r3
 8005336:	d019      	beq.n	800536c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005338:	4b23      	ldr	r3, [pc, #140]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800533a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800533e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005342:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005344:	4b20      	ldr	r3, [pc, #128]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005346:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800534a:	4a1f      	ldr	r2, [pc, #124]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800534c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005350:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005354:	4b1c      	ldr	r3, [pc, #112]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800535a:	4a1b      	ldr	r2, [pc, #108]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800535c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005360:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005364:	4a18      	ldr	r2, [pc, #96]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800536c:	697b      	ldr	r3, [r7, #20]
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b00      	cmp	r3, #0
 8005374:	d016      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005376:	f7fd f80d 	bl	8002394 <HAL_GetTick>
 800537a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800537c:	e00b      	b.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800537e:	f7fd f809 	bl	8002394 <HAL_GetTick>
 8005382:	4602      	mov	r2, r0
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	1ad3      	subs	r3, r2, r3
 8005388:	f241 3288 	movw	r2, #5000	; 0x1388
 800538c:	4293      	cmp	r3, r2
 800538e:	d902      	bls.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	74fb      	strb	r3, [r7, #19]
            break;
 8005394:	e006      	b.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005396:	4b0c      	ldr	r3, [pc, #48]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0ec      	beq.n	800537e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80053a4:	7cfb      	ldrb	r3, [r7, #19]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10b      	bne.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80053aa:	4b07      	ldr	r3, [pc, #28]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053b8:	4903      	ldr	r1, [pc, #12]	; (80053c8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80053ba:	4313      	orrs	r3, r2
 80053bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80053c0:	e008      	b.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80053c2:	7cfb      	ldrb	r3, [r7, #19]
 80053c4:	74bb      	strb	r3, [r7, #18]
 80053c6:	e005      	b.n	80053d4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80053c8:	40021000 	.word	0x40021000
 80053cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053d0:	7cfb      	ldrb	r3, [r7, #19]
 80053d2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053d4:	7c7b      	ldrb	r3, [r7, #17]
 80053d6:	2b01      	cmp	r3, #1
 80053d8:	d105      	bne.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053da:	4ba6      	ldr	r3, [pc, #664]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053de:	4aa5      	ldr	r2, [pc, #660]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053e4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00a      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80053f2:	4ba0      	ldr	r3, [pc, #640]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80053f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053f8:	f023 0203 	bic.w	r2, r3, #3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	499c      	ldr	r1, [pc, #624]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00a      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005414:	4b97      	ldr	r3, [pc, #604]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005416:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800541a:	f023 020c 	bic.w	r2, r3, #12
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	4994      	ldr	r1, [pc, #592]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005424:	4313      	orrs	r3, r2
 8005426:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0304 	and.w	r3, r3, #4
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00a      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005436:	4b8f      	ldr	r3, [pc, #572]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800543c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	68db      	ldr	r3, [r3, #12]
 8005444:	498b      	ldr	r1, [pc, #556]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005446:	4313      	orrs	r3, r2
 8005448:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f003 0308 	and.w	r3, r3, #8
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00a      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005458:	4b86      	ldr	r3, [pc, #536]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800545a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800545e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	4983      	ldr	r1, [pc, #524]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005468:	4313      	orrs	r3, r2
 800546a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0320 	and.w	r3, r3, #32
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00a      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800547a:	4b7e      	ldr	r3, [pc, #504]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800547c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005480:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	695b      	ldr	r3, [r3, #20]
 8005488:	497a      	ldr	r1, [pc, #488]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800548a:	4313      	orrs	r3, r2
 800548c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00a      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800549c:	4b75      	ldr	r3, [pc, #468]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800549e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a2:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	4972      	ldr	r1, [pc, #456]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054be:	4b6d      	ldr	r3, [pc, #436]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054c4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	69db      	ldr	r3, [r3, #28]
 80054cc:	4969      	ldr	r1, [pc, #420]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054e0:	4b64      	ldr	r3, [pc, #400]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	4961      	ldr	r1, [pc, #388]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00a      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005502:	4b5c      	ldr	r3, [pc, #368]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005508:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005510:	4958      	ldr	r1, [pc, #352]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005520:	2b00      	cmp	r3, #0
 8005522:	d015      	beq.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005524:	4b53      	ldr	r3, [pc, #332]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005526:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800552a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005532:	4950      	ldr	r1, [pc, #320]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005534:	4313      	orrs	r3, r2
 8005536:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800553e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005542:	d105      	bne.n	8005550 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005544:	4b4b      	ldr	r3, [pc, #300]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	4a4a      	ldr	r2, [pc, #296]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800554a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800554e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005558:	2b00      	cmp	r3, #0
 800555a:	d015      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800555c:	4b45      	ldr	r3, [pc, #276]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800555e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005562:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800556a:	4942      	ldr	r1, [pc, #264]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800556c:	4313      	orrs	r3, r2
 800556e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005576:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800557a:	d105      	bne.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800557c:	4b3d      	ldr	r3, [pc, #244]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	4a3c      	ldr	r2, [pc, #240]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005582:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005586:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005590:	2b00      	cmp	r3, #0
 8005592:	d015      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005594:	4b37      	ldr	r3, [pc, #220]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800559a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055a2:	4934      	ldr	r1, [pc, #208]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80055b2:	d105      	bne.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055b4:	4b2f      	ldr	r3, [pc, #188]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055b6:	68db      	ldr	r3, [r3, #12]
 80055b8:	4a2e      	ldr	r2, [pc, #184]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ba:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055be:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d015      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80055cc:	4b29      	ldr	r3, [pc, #164]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055d2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055da:	4926      	ldr	r1, [pc, #152]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80055ea:	d105      	bne.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055ec:	4b21      	ldr	r3, [pc, #132]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	4a20      	ldr	r2, [pc, #128]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80055f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80055f6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d015      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005604:	4b1b      	ldr	r3, [pc, #108]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005612:	4918      	ldr	r1, [pc, #96]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005622:	d105      	bne.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005624:	4b13      	ldr	r3, [pc, #76]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	4a12      	ldr	r2, [pc, #72]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800562a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800562e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d015      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800563c:	4b0d      	ldr	r3, [pc, #52]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800563e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005642:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800564a:	490a      	ldr	r1, [pc, #40]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800564c:	4313      	orrs	r3, r2
 800564e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005656:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800565a:	d105      	bne.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800565c:	4b05      	ldr	r3, [pc, #20]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	4a04      	ldr	r2, [pc, #16]	; (8005674 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8005662:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005666:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005668:	7cbb      	ldrb	r3, [r7, #18]
}
 800566a:	4618      	mov	r0, r3
 800566c:	3718      	adds	r7, #24
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
 8005672:	bf00      	nop
 8005674:	40021000 	.word	0x40021000

08005678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d101      	bne.n	800568a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005686:	2301      	movs	r3, #1
 8005688:	e049      	b.n	800571e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d106      	bne.n	80056a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f7fc fc3e 	bl	8001f20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	3304      	adds	r3, #4
 80056b4:	4619      	mov	r1, r3
 80056b6:	4610      	mov	r0, r2
 80056b8:	f000 ffc0 	bl	800663c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800571c:	2300      	movs	r3, #0
}
 800571e:	4618      	mov	r0, r3
 8005720:	3708      	adds	r7, #8
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
	...

08005728 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b01      	cmp	r3, #1
 800573a:	d001      	beq.n	8005740 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e042      	b.n	80057c6 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2202      	movs	r2, #2
 8005744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a21      	ldr	r2, [pc, #132]	; (80057d4 <HAL_TIM_Base_Start+0xac>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d018      	beq.n	8005784 <HAL_TIM_Base_Start+0x5c>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800575a:	d013      	beq.n	8005784 <HAL_TIM_Base_Start+0x5c>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a1d      	ldr	r2, [pc, #116]	; (80057d8 <HAL_TIM_Base_Start+0xb0>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d00e      	beq.n	8005784 <HAL_TIM_Base_Start+0x5c>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a1c      	ldr	r2, [pc, #112]	; (80057dc <HAL_TIM_Base_Start+0xb4>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d009      	beq.n	8005784 <HAL_TIM_Base_Start+0x5c>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a1a      	ldr	r2, [pc, #104]	; (80057e0 <HAL_TIM_Base_Start+0xb8>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d004      	beq.n	8005784 <HAL_TIM_Base_Start+0x5c>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a19      	ldr	r2, [pc, #100]	; (80057e4 <HAL_TIM_Base_Start+0xbc>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d115      	bne.n	80057b0 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689a      	ldr	r2, [r3, #8]
 800578a:	4b17      	ldr	r3, [pc, #92]	; (80057e8 <HAL_TIM_Base_Start+0xc0>)
 800578c:	4013      	ands	r3, r2
 800578e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	2b06      	cmp	r3, #6
 8005794:	d015      	beq.n	80057c2 <HAL_TIM_Base_Start+0x9a>
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800579c:	d011      	beq.n	80057c2 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f042 0201 	orr.w	r2, r2, #1
 80057ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ae:	e008      	b.n	80057c2 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f042 0201 	orr.w	r2, r2, #1
 80057be:	601a      	str	r2, [r3, #0]
 80057c0:	e000      	b.n	80057c4 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop
 80057d4:	40012c00 	.word	0x40012c00
 80057d8:	40000400 	.word	0x40000400
 80057dc:	40000800 	.word	0x40000800
 80057e0:	40013400 	.word	0x40013400
 80057e4:	40014000 	.word	0x40014000
 80057e8:	00010007 	.word	0x00010007

080057ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b085      	sub	sp, #20
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057fa:	b2db      	uxtb	r3, r3
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d001      	beq.n	8005804 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005800:	2301      	movs	r3, #1
 8005802:	e04a      	b.n	800589a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2202      	movs	r2, #2
 8005808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68da      	ldr	r2, [r3, #12]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f042 0201 	orr.w	r2, r2, #1
 800581a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a21      	ldr	r2, [pc, #132]	; (80058a8 <HAL_TIM_Base_Start_IT+0xbc>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d018      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x6c>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800582e:	d013      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x6c>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a1d      	ldr	r2, [pc, #116]	; (80058ac <HAL_TIM_Base_Start_IT+0xc0>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d00e      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x6c>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a1c      	ldr	r2, [pc, #112]	; (80058b0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d009      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x6c>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a1a      	ldr	r2, [pc, #104]	; (80058b4 <HAL_TIM_Base_Start_IT+0xc8>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d004      	beq.n	8005858 <HAL_TIM_Base_Start_IT+0x6c>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a19      	ldr	r2, [pc, #100]	; (80058b8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d115      	bne.n	8005884 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689a      	ldr	r2, [r3, #8]
 800585e:	4b17      	ldr	r3, [pc, #92]	; (80058bc <HAL_TIM_Base_Start_IT+0xd0>)
 8005860:	4013      	ands	r3, r2
 8005862:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2b06      	cmp	r3, #6
 8005868:	d015      	beq.n	8005896 <HAL_TIM_Base_Start_IT+0xaa>
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005870:	d011      	beq.n	8005896 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f042 0201 	orr.w	r2, r2, #1
 8005880:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005882:	e008      	b.n	8005896 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0201 	orr.w	r2, r2, #1
 8005892:	601a      	str	r2, [r3, #0]
 8005894:	e000      	b.n	8005898 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005896:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	40012c00 	.word	0x40012c00
 80058ac:	40000400 	.word	0x40000400
 80058b0:	40000800 	.word	0x40000800
 80058b4:	40013400 	.word	0x40013400
 80058b8:	40014000 	.word	0x40014000
 80058bc:	00010007 	.word	0x00010007

080058c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d101      	bne.n	80058d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e049      	b.n	8005966 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058d8:	b2db      	uxtb	r3, r3
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d106      	bne.n	80058ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 f841 	bl	800596e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2202      	movs	r2, #2
 80058f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3304      	adds	r3, #4
 80058fc:	4619      	mov	r1, r3
 80058fe:	4610      	mov	r0, r2
 8005900:	f000 fe9c 	bl	800663c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	2201      	movs	r2, #1
 8005910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2201      	movs	r2, #1
 8005918:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	2201      	movs	r2, #1
 8005920:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2201      	movs	r2, #1
 8005928:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2201      	movs	r2, #1
 8005930:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2201      	movs	r2, #1
 8005938:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2201      	movs	r2, #1
 8005948:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2201      	movs	r2, #1
 8005958:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2201      	movs	r2, #1
 8005960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005964:	2300      	movs	r3, #0
}
 8005966:	4618      	mov	r0, r3
 8005968:	3708      	adds	r7, #8
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}

0800596e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005976:	bf00      	nop
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
	...

08005984 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b084      	sub	sp, #16
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
 800598c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d109      	bne.n	80059a8 <HAL_TIM_PWM_Start+0x24>
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800599a:	b2db      	uxtb	r3, r3
 800599c:	2b01      	cmp	r3, #1
 800599e:	bf14      	ite	ne
 80059a0:	2301      	movne	r3, #1
 80059a2:	2300      	moveq	r3, #0
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	e03c      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	2b04      	cmp	r3, #4
 80059ac:	d109      	bne.n	80059c2 <HAL_TIM_PWM_Start+0x3e>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80059b4:	b2db      	uxtb	r3, r3
 80059b6:	2b01      	cmp	r3, #1
 80059b8:	bf14      	ite	ne
 80059ba:	2301      	movne	r3, #1
 80059bc:	2300      	moveq	r3, #0
 80059be:	b2db      	uxtb	r3, r3
 80059c0:	e02f      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	d109      	bne.n	80059dc <HAL_TIM_PWM_Start+0x58>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	bf14      	ite	ne
 80059d4:	2301      	movne	r3, #1
 80059d6:	2300      	moveq	r3, #0
 80059d8:	b2db      	uxtb	r3, r3
 80059da:	e022      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	2b0c      	cmp	r3, #12
 80059e0:	d109      	bne.n	80059f6 <HAL_TIM_PWM_Start+0x72>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059e8:	b2db      	uxtb	r3, r3
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	bf14      	ite	ne
 80059ee:	2301      	movne	r3, #1
 80059f0:	2300      	moveq	r3, #0
 80059f2:	b2db      	uxtb	r3, r3
 80059f4:	e015      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	2b10      	cmp	r3, #16
 80059fa:	d109      	bne.n	8005a10 <HAL_TIM_PWM_Start+0x8c>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	bf14      	ite	ne
 8005a08:	2301      	movne	r3, #1
 8005a0a:	2300      	moveq	r3, #0
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	e008      	b.n	8005a22 <HAL_TIM_PWM_Start+0x9e>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	bf14      	ite	ne
 8005a1c:	2301      	movne	r3, #1
 8005a1e:	2300      	moveq	r3, #0
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d001      	beq.n	8005a2a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e097      	b.n	8005b5a <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d104      	bne.n	8005a3a <HAL_TIM_PWM_Start+0xb6>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2202      	movs	r2, #2
 8005a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005a38:	e023      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2b04      	cmp	r3, #4
 8005a3e:	d104      	bne.n	8005a4a <HAL_TIM_PWM_Start+0xc6>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2202      	movs	r2, #2
 8005a44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005a48:	e01b      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d104      	bne.n	8005a5a <HAL_TIM_PWM_Start+0xd6>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a58:	e013      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2b0c      	cmp	r3, #12
 8005a5e:	d104      	bne.n	8005a6a <HAL_TIM_PWM_Start+0xe6>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2202      	movs	r2, #2
 8005a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005a68:	e00b      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	2b10      	cmp	r3, #16
 8005a6e:	d104      	bne.n	8005a7a <HAL_TIM_PWM_Start+0xf6>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2202      	movs	r2, #2
 8005a74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a78:	e003      	b.n	8005a82 <HAL_TIM_PWM_Start+0xfe>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2202      	movs	r2, #2
 8005a7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	2201      	movs	r2, #1
 8005a88:	6839      	ldr	r1, [r7, #0]
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f001 f9f8 	bl	8006e80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a33      	ldr	r2, [pc, #204]	; (8005b64 <HAL_TIM_PWM_Start+0x1e0>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d013      	beq.n	8005ac2 <HAL_TIM_PWM_Start+0x13e>
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a32      	ldr	r2, [pc, #200]	; (8005b68 <HAL_TIM_PWM_Start+0x1e4>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d00e      	beq.n	8005ac2 <HAL_TIM_PWM_Start+0x13e>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a30      	ldr	r2, [pc, #192]	; (8005b6c <HAL_TIM_PWM_Start+0x1e8>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d009      	beq.n	8005ac2 <HAL_TIM_PWM_Start+0x13e>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a2f      	ldr	r2, [pc, #188]	; (8005b70 <HAL_TIM_PWM_Start+0x1ec>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d004      	beq.n	8005ac2 <HAL_TIM_PWM_Start+0x13e>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a2d      	ldr	r2, [pc, #180]	; (8005b74 <HAL_TIM_PWM_Start+0x1f0>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d101      	bne.n	8005ac6 <HAL_TIM_PWM_Start+0x142>
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e000      	b.n	8005ac8 <HAL_TIM_PWM_Start+0x144>
 8005ac6:	2300      	movs	r3, #0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d007      	beq.n	8005adc <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ada:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	4a20      	ldr	r2, [pc, #128]	; (8005b64 <HAL_TIM_PWM_Start+0x1e0>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d018      	beq.n	8005b18 <HAL_TIM_PWM_Start+0x194>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005aee:	d013      	beq.n	8005b18 <HAL_TIM_PWM_Start+0x194>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a20      	ldr	r2, [pc, #128]	; (8005b78 <HAL_TIM_PWM_Start+0x1f4>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d00e      	beq.n	8005b18 <HAL_TIM_PWM_Start+0x194>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a1f      	ldr	r2, [pc, #124]	; (8005b7c <HAL_TIM_PWM_Start+0x1f8>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d009      	beq.n	8005b18 <HAL_TIM_PWM_Start+0x194>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a17      	ldr	r2, [pc, #92]	; (8005b68 <HAL_TIM_PWM_Start+0x1e4>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d004      	beq.n	8005b18 <HAL_TIM_PWM_Start+0x194>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a16      	ldr	r2, [pc, #88]	; (8005b6c <HAL_TIM_PWM_Start+0x1e8>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d115      	bne.n	8005b44 <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	4b18      	ldr	r3, [pc, #96]	; (8005b80 <HAL_TIM_PWM_Start+0x1fc>)
 8005b20:	4013      	ands	r3, r2
 8005b22:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2b06      	cmp	r3, #6
 8005b28:	d015      	beq.n	8005b56 <HAL_TIM_PWM_Start+0x1d2>
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b30:	d011      	beq.n	8005b56 <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f042 0201 	orr.w	r2, r2, #1
 8005b40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b42:	e008      	b.n	8005b56 <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f042 0201 	orr.w	r2, r2, #1
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	e000      	b.n	8005b58 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b56:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	40012c00 	.word	0x40012c00
 8005b68:	40013400 	.word	0x40013400
 8005b6c:	40014000 	.word	0x40014000
 8005b70:	40014400 	.word	0x40014400
 8005b74:	40014800 	.word	0x40014800
 8005b78:	40000400 	.word	0x40000400
 8005b7c:	40000800 	.word	0x40000800
 8005b80:	00010007 	.word	0x00010007

08005b84 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2200      	movs	r2, #0
 8005b94:	6839      	ldr	r1, [r7, #0]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f001 f972 	bl	8006e80 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	4a3e      	ldr	r2, [pc, #248]	; (8005c9c <HAL_TIM_PWM_Stop+0x118>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d013      	beq.n	8005bce <HAL_TIM_PWM_Stop+0x4a>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a3d      	ldr	r2, [pc, #244]	; (8005ca0 <HAL_TIM_PWM_Stop+0x11c>)
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d00e      	beq.n	8005bce <HAL_TIM_PWM_Stop+0x4a>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	4a3b      	ldr	r2, [pc, #236]	; (8005ca4 <HAL_TIM_PWM_Stop+0x120>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d009      	beq.n	8005bce <HAL_TIM_PWM_Stop+0x4a>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4a3a      	ldr	r2, [pc, #232]	; (8005ca8 <HAL_TIM_PWM_Stop+0x124>)
 8005bc0:	4293      	cmp	r3, r2
 8005bc2:	d004      	beq.n	8005bce <HAL_TIM_PWM_Stop+0x4a>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	4a38      	ldr	r2, [pc, #224]	; (8005cac <HAL_TIM_PWM_Stop+0x128>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d101      	bne.n	8005bd2 <HAL_TIM_PWM_Stop+0x4e>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e000      	b.n	8005bd4 <HAL_TIM_PWM_Stop+0x50>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d017      	beq.n	8005c08 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	6a1a      	ldr	r2, [r3, #32]
 8005bde:	f241 1311 	movw	r3, #4369	; 0x1111
 8005be2:	4013      	ands	r3, r2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d10f      	bne.n	8005c08 <HAL_TIM_PWM_Stop+0x84>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	6a1a      	ldr	r2, [r3, #32]
 8005bee:	f244 4344 	movw	r3, #17476	; 0x4444
 8005bf2:	4013      	ands	r3, r2
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d107      	bne.n	8005c08 <HAL_TIM_PWM_Stop+0x84>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c06:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	6a1a      	ldr	r2, [r3, #32]
 8005c0e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005c12:	4013      	ands	r3, r2
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d10f      	bne.n	8005c38 <HAL_TIM_PWM_Stop+0xb4>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	6a1a      	ldr	r2, [r3, #32]
 8005c1e:	f244 4344 	movw	r3, #17476	; 0x4444
 8005c22:	4013      	ands	r3, r2
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d107      	bne.n	8005c38 <HAL_TIM_PWM_Stop+0xb4>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f022 0201 	bic.w	r2, r2, #1
 8005c36:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d104      	bne.n	8005c48 <HAL_TIM_PWM_Stop+0xc4>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2201      	movs	r2, #1
 8005c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005c46:	e023      	b.n	8005c90 <HAL_TIM_PWM_Stop+0x10c>
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	2b04      	cmp	r3, #4
 8005c4c:	d104      	bne.n	8005c58 <HAL_TIM_PWM_Stop+0xd4>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005c56:	e01b      	b.n	8005c90 <HAL_TIM_PWM_Stop+0x10c>
 8005c58:	683b      	ldr	r3, [r7, #0]
 8005c5a:	2b08      	cmp	r3, #8
 8005c5c:	d104      	bne.n	8005c68 <HAL_TIM_PWM_Stop+0xe4>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2201      	movs	r2, #1
 8005c62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005c66:	e013      	b.n	8005c90 <HAL_TIM_PWM_Stop+0x10c>
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	2b0c      	cmp	r3, #12
 8005c6c:	d104      	bne.n	8005c78 <HAL_TIM_PWM_Stop+0xf4>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2201      	movs	r2, #1
 8005c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005c76:	e00b      	b.n	8005c90 <HAL_TIM_PWM_Stop+0x10c>
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	2b10      	cmp	r3, #16
 8005c7c:	d104      	bne.n	8005c88 <HAL_TIM_PWM_Stop+0x104>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2201      	movs	r2, #1
 8005c82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c86:	e003      	b.n	8005c90 <HAL_TIM_PWM_Stop+0x10c>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	3708      	adds	r7, #8
 8005c96:	46bd      	mov	sp, r7
 8005c98:	bd80      	pop	{r7, pc}
 8005c9a:	bf00      	nop
 8005c9c:	40012c00 	.word	0x40012c00
 8005ca0:	40013400 	.word	0x40013400
 8005ca4:	40014000 	.word	0x40014000
 8005ca8:	40014400 	.word	0x40014400
 8005cac:	40014800 	.word	0x40014800

08005cb0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b086      	sub	sp, #24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d101      	bne.n	8005cc4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e097      	b.n	8005df4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d106      	bne.n	8005cde <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005cd8:	6878      	ldr	r0, [r7, #4]
 8005cda:	f7fc f981 	bl	8001fe0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2202      	movs	r2, #2
 8005ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	6812      	ldr	r2, [r2, #0]
 8005cf0:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8005cf4:	f023 0307 	bic.w	r3, r3, #7
 8005cf8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	3304      	adds	r3, #4
 8005d02:	4619      	mov	r1, r3
 8005d04:	4610      	mov	r0, r2
 8005d06:	f000 fc99 	bl	800663c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	699b      	ldr	r3, [r3, #24]
 8005d18:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	6a1b      	ldr	r3, [r3, #32]
 8005d20:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d32:	f023 0303 	bic.w	r3, r3, #3
 8005d36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	689a      	ldr	r2, [r3, #8]
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	699b      	ldr	r3, [r3, #24]
 8005d40:	021b      	lsls	r3, r3, #8
 8005d42:	4313      	orrs	r3, r2
 8005d44:	693a      	ldr	r2, [r7, #16]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005d4a:	693b      	ldr	r3, [r7, #16]
 8005d4c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005d50:	f023 030c 	bic.w	r3, r3, #12
 8005d54:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005d56:	693b      	ldr	r3, [r7, #16]
 8005d58:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d60:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	68da      	ldr	r2, [r3, #12]
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	69db      	ldr	r3, [r3, #28]
 8005d6a:	021b      	lsls	r3, r3, #8
 8005d6c:	4313      	orrs	r3, r2
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	4313      	orrs	r3, r2
 8005d72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	011a      	lsls	r2, r3, #4
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	031b      	lsls	r3, r3, #12
 8005d80:	4313      	orrs	r3, r2
 8005d82:	693a      	ldr	r2, [r7, #16]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005d8e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005d96:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	685a      	ldr	r2, [r3, #4]
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	695b      	ldr	r3, [r3, #20]
 8005da0:	011b      	lsls	r3, r3, #4
 8005da2:	4313      	orrs	r3, r2
 8005da4:	68fa      	ldr	r2, [r7, #12]
 8005da6:	4313      	orrs	r3, r2
 8005da8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68fa      	ldr	r2, [r7, #12]
 8005dc0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2201      	movs	r2, #1
 8005dce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2201      	movs	r2, #1
 8005dde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2201      	movs	r2, #1
 8005de6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2201      	movs	r2, #1
 8005dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3718      	adds	r7, #24
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}

08005dfc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e0c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005e14:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e1c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e24:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d110      	bne.n	8005e4e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d102      	bne.n	8005e38 <HAL_TIM_Encoder_Start+0x3c>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e32:	7b7b      	ldrb	r3, [r7, #13]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d001      	beq.n	8005e3c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e068      	b.n	8005f0e <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2202      	movs	r2, #2
 8005e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2202      	movs	r2, #2
 8005e48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e4c:	e031      	b.n	8005eb2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b04      	cmp	r3, #4
 8005e52:	d110      	bne.n	8005e76 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e54:	7bbb      	ldrb	r3, [r7, #14]
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d102      	bne.n	8005e60 <HAL_TIM_Encoder_Start+0x64>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e5a:	7b3b      	ldrb	r3, [r7, #12]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d001      	beq.n	8005e64 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e054      	b.n	8005f0e <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2202      	movs	r2, #2
 8005e68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e74:	e01d      	b.n	8005eb2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e76:	7bfb      	ldrb	r3, [r7, #15]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d108      	bne.n	8005e8e <HAL_TIM_Encoder_Start+0x92>
     || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e7c:	7bbb      	ldrb	r3, [r7, #14]
 8005e7e:	2b01      	cmp	r3, #1
 8005e80:	d105      	bne.n	8005e8e <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005e82:	7b7b      	ldrb	r3, [r7, #13]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d102      	bne.n	8005e8e <HAL_TIM_Encoder_Start+0x92>
     || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005e88:	7b3b      	ldrb	r3, [r7, #12]
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d001      	beq.n	8005e92 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005e8e:	2301      	movs	r3, #1
 8005e90:	e03d      	b.n	8005f0e <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	2202      	movs	r2, #2
 8005e96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2202      	movs	r2, #2
 8005e9e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2202      	movs	r2, #2
 8005ea6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2202      	movs	r2, #2
 8005eae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d002      	beq.n	8005ebe <HAL_TIM_Encoder_Start+0xc2>
 8005eb8:	2b04      	cmp	r3, #4
 8005eba:	d008      	beq.n	8005ece <HAL_TIM_Encoder_Start+0xd2>
 8005ebc:	e00f      	b.n	8005ede <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	2100      	movs	r1, #0
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 ffda 	bl	8006e80 <TIM_CCxChannelCmd>
      break;
 8005ecc:	e016      	b.n	8005efc <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	2104      	movs	r1, #4
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	f000 ffd2 	bl	8006e80 <TIM_CCxChannelCmd>
      break;
 8005edc:	e00e      	b.n	8005efc <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 ffca 	bl	8006e80 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2201      	movs	r2, #1
 8005ef2:	2104      	movs	r1, #4
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f000 ffc3 	bl	8006e80 <TIM_CCxChannelCmd>
      break;
 8005efa:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0201 	orr.w	r2, r2, #1
 8005f0a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3710      	adds	r7, #16
 8005f12:	46bd      	mov	sp, r7
 8005f14:	bd80      	pop	{r7, pc}

08005f16 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f16:	b580      	push	{r7, lr}
 8005f18:	b082      	sub	sp, #8
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	f003 0302 	and.w	r3, r3, #2
 8005f28:	2b02      	cmp	r3, #2
 8005f2a:	d122      	bne.n	8005f72 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	f003 0302 	and.w	r3, r3, #2
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d11b      	bne.n	8005f72 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f06f 0202 	mvn.w	r2, #2
 8005f42:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	699b      	ldr	r3, [r3, #24]
 8005f50:	f003 0303 	and.w	r3, r3, #3
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d003      	beq.n	8005f60 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f000 fb51 	bl	8006600 <HAL_TIM_IC_CaptureCallback>
 8005f5e:	e005      	b.n	8005f6c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f000 fb43 	bl	80065ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 fb54 	bl	8006614 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	691b      	ldr	r3, [r3, #16]
 8005f78:	f003 0304 	and.w	r3, r3, #4
 8005f7c:	2b04      	cmp	r3, #4
 8005f7e:	d122      	bne.n	8005fc6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	f003 0304 	and.w	r3, r3, #4
 8005f8a:	2b04      	cmp	r3, #4
 8005f8c:	d11b      	bne.n	8005fc6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f06f 0204 	mvn.w	r2, #4
 8005f96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2202      	movs	r2, #2
 8005f9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	699b      	ldr	r3, [r3, #24]
 8005fa4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d003      	beq.n	8005fb4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 fb27 	bl	8006600 <HAL_TIM_IC_CaptureCallback>
 8005fb2:	e005      	b.n	8005fc0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 fb19 	bl	80065ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 fb2a 	bl	8006614 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	2200      	movs	r2, #0
 8005fc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	691b      	ldr	r3, [r3, #16]
 8005fcc:	f003 0308 	and.w	r3, r3, #8
 8005fd0:	2b08      	cmp	r3, #8
 8005fd2:	d122      	bne.n	800601a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	68db      	ldr	r3, [r3, #12]
 8005fda:	f003 0308 	and.w	r3, r3, #8
 8005fde:	2b08      	cmp	r3, #8
 8005fe0:	d11b      	bne.n	800601a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f06f 0208 	mvn.w	r2, #8
 8005fea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2204      	movs	r2, #4
 8005ff0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	69db      	ldr	r3, [r3, #28]
 8005ff8:	f003 0303 	and.w	r3, r3, #3
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d003      	beq.n	8006008 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 fafd 	bl	8006600 <HAL_TIM_IC_CaptureCallback>
 8006006:	e005      	b.n	8006014 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 faef 	bl	80065ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 fb00 	bl	8006614 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	f003 0310 	and.w	r3, r3, #16
 8006024:	2b10      	cmp	r3, #16
 8006026:	d122      	bne.n	800606e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	f003 0310 	and.w	r3, r3, #16
 8006032:	2b10      	cmp	r3, #16
 8006034:	d11b      	bne.n	800606e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f06f 0210 	mvn.w	r2, #16
 800603e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2208      	movs	r2, #8
 8006044:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	69db      	ldr	r3, [r3, #28]
 800604c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006050:	2b00      	cmp	r3, #0
 8006052:	d003      	beq.n	800605c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f000 fad3 	bl	8006600 <HAL_TIM_IC_CaptureCallback>
 800605a:	e005      	b.n	8006068 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f000 fac5 	bl	80065ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f000 fad6 	bl	8006614 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	691b      	ldr	r3, [r3, #16]
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	2b01      	cmp	r3, #1
 800607a:	d10e      	bne.n	800609a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68db      	ldr	r3, [r3, #12]
 8006082:	f003 0301 	and.w	r3, r3, #1
 8006086:	2b01      	cmp	r3, #1
 8006088:	d107      	bne.n	800609a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f06f 0201 	mvn.w	r2, #1
 8006092:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006094:	6878      	ldr	r0, [r7, #4]
 8006096:	f000 fa9f 	bl	80065d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	691b      	ldr	r3, [r3, #16]
 80060a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060a4:	2b80      	cmp	r3, #128	; 0x80
 80060a6:	d10e      	bne.n	80060c6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060b2:	2b80      	cmp	r3, #128	; 0x80
 80060b4:	d107      	bne.n	80060c6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80060be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f001 f954 	bl	800736e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	691b      	ldr	r3, [r3, #16]
 80060cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060d4:	d10e      	bne.n	80060f4 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80060e0:	2b80      	cmp	r3, #128	; 0x80
 80060e2:	d107      	bne.n	80060f4 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80060ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f001 f947 	bl	8007382 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060fe:	2b40      	cmp	r3, #64	; 0x40
 8006100:	d10e      	bne.n	8006120 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800610c:	2b40      	cmp	r3, #64	; 0x40
 800610e:	d107      	bne.n	8006120 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f000 fa84 	bl	8006628 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	f003 0320 	and.w	r3, r3, #32
 800612a:	2b20      	cmp	r3, #32
 800612c:	d10e      	bne.n	800614c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	68db      	ldr	r3, [r3, #12]
 8006134:	f003 0320 	and.w	r3, r3, #32
 8006138:	2b20      	cmp	r3, #32
 800613a:	d107      	bne.n	800614c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f06f 0220 	mvn.w	r2, #32
 8006144:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f001 f907 	bl	800735a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006156:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800615a:	d10f      	bne.n	800617c <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	68db      	ldr	r3, [r3, #12]
 8006162:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006166:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800616a:	d107      	bne.n	800617c <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8006174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f001 f90d 	bl	8007396 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	691b      	ldr	r3, [r3, #16]
 8006182:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006186:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800618a:	d10f      	bne.n	80061ac <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006196:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800619a:	d107      	bne.n	80061ac <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80061a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80061a6:	6878      	ldr	r0, [r7, #4]
 80061a8:	f001 f8ff 	bl	80073aa <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	691b      	ldr	r3, [r3, #16]
 80061b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061ba:	d10f      	bne.n	80061dc <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061ca:	d107      	bne.n	80061dc <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80061d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f001 f8f1 	bl	80073be <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80061e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80061ea:	d10f      	bne.n	800620c <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80061f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80061fa:	d107      	bne.n	800620c <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8006204:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f001 f8e3 	bl	80073d2 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800620c:	bf00      	nop
 800620e:	3708      	adds	r7, #8
 8006210:	46bd      	mov	sp, r7
 8006212:	bd80      	pop	{r7, pc}

08006214 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	60b9      	str	r1, [r7, #8]
 800621e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006226:	2b01      	cmp	r3, #1
 8006228:	d101      	bne.n	800622e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800622a:	2302      	movs	r3, #2
 800622c:	e0fd      	b.n	800642a <HAL_TIM_PWM_ConfigChannel+0x216>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2b14      	cmp	r3, #20
 800623a:	f200 80f0 	bhi.w	800641e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800623e:	a201      	add	r2, pc, #4	; (adr r2, 8006244 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006244:	08006299 	.word	0x08006299
 8006248:	0800641f 	.word	0x0800641f
 800624c:	0800641f 	.word	0x0800641f
 8006250:	0800641f 	.word	0x0800641f
 8006254:	080062d9 	.word	0x080062d9
 8006258:	0800641f 	.word	0x0800641f
 800625c:	0800641f 	.word	0x0800641f
 8006260:	0800641f 	.word	0x0800641f
 8006264:	0800631b 	.word	0x0800631b
 8006268:	0800641f 	.word	0x0800641f
 800626c:	0800641f 	.word	0x0800641f
 8006270:	0800641f 	.word	0x0800641f
 8006274:	0800635b 	.word	0x0800635b
 8006278:	0800641f 	.word	0x0800641f
 800627c:	0800641f 	.word	0x0800641f
 8006280:	0800641f 	.word	0x0800641f
 8006284:	0800639d 	.word	0x0800639d
 8006288:	0800641f 	.word	0x0800641f
 800628c:	0800641f 	.word	0x0800641f
 8006290:	0800641f 	.word	0x0800641f
 8006294:	080063dd 	.word	0x080063dd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	68b9      	ldr	r1, [r7, #8]
 800629e:	4618      	mov	r0, r3
 80062a0:	f000 fa5c 	bl	800675c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	699a      	ldr	r2, [r3, #24]
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f042 0208 	orr.w	r2, r2, #8
 80062b2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	699a      	ldr	r2, [r3, #24]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 0204 	bic.w	r2, r2, #4
 80062c2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6999      	ldr	r1, [r3, #24]
 80062ca:	68bb      	ldr	r3, [r7, #8]
 80062cc:	691a      	ldr	r2, [r3, #16]
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	430a      	orrs	r2, r1
 80062d4:	619a      	str	r2, [r3, #24]
      break;
 80062d6:	e0a3      	b.n	8006420 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68b9      	ldr	r1, [r7, #8]
 80062de:	4618      	mov	r0, r3
 80062e0:	f000 facc 	bl	800687c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	699a      	ldr	r2, [r3, #24]
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80062f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	699a      	ldr	r2, [r3, #24]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006302:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	6999      	ldr	r1, [r3, #24]
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	021a      	lsls	r2, r3, #8
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	430a      	orrs	r2, r1
 8006316:	619a      	str	r2, [r3, #24]
      break;
 8006318:	e082      	b.n	8006420 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68b9      	ldr	r1, [r7, #8]
 8006320:	4618      	mov	r0, r3
 8006322:	f000 fb35 	bl	8006990 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	69da      	ldr	r2, [r3, #28]
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f042 0208 	orr.w	r2, r2, #8
 8006334:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	69da      	ldr	r2, [r3, #28]
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f022 0204 	bic.w	r2, r2, #4
 8006344:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	69d9      	ldr	r1, [r3, #28]
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	691a      	ldr	r2, [r3, #16]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	430a      	orrs	r2, r1
 8006356:	61da      	str	r2, [r3, #28]
      break;
 8006358:	e062      	b.n	8006420 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	68b9      	ldr	r1, [r7, #8]
 8006360:	4618      	mov	r0, r3
 8006362:	f000 fb9d 	bl	8006aa0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	69da      	ldr	r2, [r3, #28]
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006374:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	69da      	ldr	r2, [r3, #28]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006384:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	69d9      	ldr	r1, [r3, #28]
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	691b      	ldr	r3, [r3, #16]
 8006390:	021a      	lsls	r2, r3, #8
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	430a      	orrs	r2, r1
 8006398:	61da      	str	r2, [r3, #28]
      break;
 800639a:	e041      	b.n	8006420 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68b9      	ldr	r1, [r7, #8]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f000 fc06 	bl	8006bb4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f042 0208 	orr.w	r2, r2, #8
 80063b6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f022 0204 	bic.w	r2, r2, #4
 80063c6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	691a      	ldr	r2, [r3, #16]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	430a      	orrs	r2, r1
 80063d8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80063da:	e021      	b.n	8006420 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	68b9      	ldr	r1, [r7, #8]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f000 fc4a 	bl	8006c7c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063f6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006406:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	691b      	ldr	r3, [r3, #16]
 8006412:	021a      	lsls	r2, r3, #8
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	430a      	orrs	r2, r1
 800641a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800641c:	e000      	b.n	8006420 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800641e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006428:	2300      	movs	r3, #0
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}
 8006432:	bf00      	nop

08006434 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006434:	b580      	push	{r7, lr}
 8006436:	b084      	sub	sp, #16
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006444:	2b01      	cmp	r3, #1
 8006446:	d101      	bne.n	800644c <HAL_TIM_ConfigClockSource+0x18>
 8006448:	2302      	movs	r3, #2
 800644a:	e0b9      	b.n	80065c0 <HAL_TIM_ConfigClockSource+0x18c>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2202      	movs	r2, #2
 8006458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800646a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800646e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006476:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	2b70      	cmp	r3, #112	; 0x70
 8006486:	d02e      	beq.n	80064e6 <HAL_TIM_ConfigClockSource+0xb2>
 8006488:	2b70      	cmp	r3, #112	; 0x70
 800648a:	d812      	bhi.n	80064b2 <HAL_TIM_ConfigClockSource+0x7e>
 800648c:	2b30      	cmp	r3, #48	; 0x30
 800648e:	f000 8084 	beq.w	800659a <HAL_TIM_ConfigClockSource+0x166>
 8006492:	2b30      	cmp	r3, #48	; 0x30
 8006494:	d806      	bhi.n	80064a4 <HAL_TIM_ConfigClockSource+0x70>
 8006496:	2b10      	cmp	r3, #16
 8006498:	d07f      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x166>
 800649a:	2b20      	cmp	r3, #32
 800649c:	d07d      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x166>
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d07b      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x166>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80064a2:	e084      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 80064a4:	2b50      	cmp	r3, #80	; 0x50
 80064a6:	d048      	beq.n	800653a <HAL_TIM_ConfigClockSource+0x106>
 80064a8:	2b60      	cmp	r3, #96	; 0x60
 80064aa:	d056      	beq.n	800655a <HAL_TIM_ConfigClockSource+0x126>
 80064ac:	2b40      	cmp	r3, #64	; 0x40
 80064ae:	d064      	beq.n	800657a <HAL_TIM_ConfigClockSource+0x146>
      break;
 80064b0:	e07d      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 80064b2:	4a45      	ldr	r2, [pc, #276]	; (80065c8 <HAL_TIM_ConfigClockSource+0x194>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d070      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x166>
 80064b8:	4a43      	ldr	r2, [pc, #268]	; (80065c8 <HAL_TIM_ConfigClockSource+0x194>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d809      	bhi.n	80064d2 <HAL_TIM_ConfigClockSource+0x9e>
 80064be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80064c2:	d027      	beq.n	8006514 <HAL_TIM_ConfigClockSource+0xe0>
 80064c4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80064c8:	d067      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x166>
 80064ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064ce:	d06d      	beq.n	80065ac <HAL_TIM_ConfigClockSource+0x178>
      break;
 80064d0:	e06d      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
  switch (sClockSourceConfig->ClockSource)
 80064d2:	4a3e      	ldr	r2, [pc, #248]	; (80065cc <HAL_TIM_ConfigClockSource+0x198>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d060      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x166>
 80064d8:	4a3d      	ldr	r2, [pc, #244]	; (80065d0 <HAL_TIM_ConfigClockSource+0x19c>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d05d      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x166>
 80064de:	4a3d      	ldr	r2, [pc, #244]	; (80065d4 <HAL_TIM_ConfigClockSource+0x1a0>)
 80064e0:	4293      	cmp	r3, r2
 80064e2:	d05a      	beq.n	800659a <HAL_TIM_ConfigClockSource+0x166>
      break;
 80064e4:	e063      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6818      	ldr	r0, [r3, #0]
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	6899      	ldr	r1, [r3, #8]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	685a      	ldr	r2, [r3, #4]
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	68db      	ldr	r3, [r3, #12]
 80064f6:	f000 fca3 	bl	8006e40 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006508:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	609a      	str	r2, [r3, #8]
      break;
 8006512:	e04c      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
      TIM_ETR_SetConfig(htim->Instance,
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6818      	ldr	r0, [r3, #0]
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	6899      	ldr	r1, [r3, #8]
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	685a      	ldr	r2, [r3, #4]
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	68db      	ldr	r3, [r3, #12]
 8006524:	f000 fc8c 	bl	8006e40 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	689a      	ldr	r2, [r3, #8]
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006536:	609a      	str	r2, [r3, #8]
      break;
 8006538:	e039      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6818      	ldr	r0, [r3, #0]
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	6859      	ldr	r1, [r3, #4]
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	461a      	mov	r2, r3
 8006548:	f000 fbfe 	bl	8006d48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	2150      	movs	r1, #80	; 0x50
 8006552:	4618      	mov	r0, r3
 8006554:	f000 fc57 	bl	8006e06 <TIM_ITRx_SetConfig>
      break;
 8006558:	e029      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6818      	ldr	r0, [r3, #0]
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	6859      	ldr	r1, [r3, #4]
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	68db      	ldr	r3, [r3, #12]
 8006566:	461a      	mov	r2, r3
 8006568:	f000 fc1d 	bl	8006da6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	2160      	movs	r1, #96	; 0x60
 8006572:	4618      	mov	r0, r3
 8006574:	f000 fc47 	bl	8006e06 <TIM_ITRx_SetConfig>
      break;
 8006578:	e019      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6818      	ldr	r0, [r3, #0]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	6859      	ldr	r1, [r3, #4]
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	461a      	mov	r2, r3
 8006588:	f000 fbde 	bl	8006d48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2140      	movs	r1, #64	; 0x40
 8006592:	4618      	mov	r0, r3
 8006594:	f000 fc37 	bl	8006e06 <TIM_ITRx_SetConfig>
      break;
 8006598:	e009      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4619      	mov	r1, r3
 80065a4:	4610      	mov	r0, r2
 80065a6:	f000 fc2e 	bl	8006e06 <TIM_ITRx_SetConfig>
        break;
 80065aa:	e000      	b.n	80065ae <HAL_TIM_ConfigClockSource+0x17a>
      break;
 80065ac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2201      	movs	r2, #1
 80065b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}
 80065c8:	00100020 	.word	0x00100020
 80065cc:	00100040 	.word	0x00100040
 80065d0:	00100070 	.word	0x00100070
 80065d4:	00100030 	.word	0x00100030

080065d8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065d8:	b480      	push	{r7}
 80065da:	b083      	sub	sp, #12
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80065e0:	bf00      	nop
 80065e2:	370c      	adds	r7, #12
 80065e4:	46bd      	mov	sp, r7
 80065e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ea:	4770      	bx	lr

080065ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b083      	sub	sp, #12
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065f4:	bf00      	nop
 80065f6:	370c      	adds	r7, #12
 80065f8:	46bd      	mov	sp, r7
 80065fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fe:	4770      	bx	lr

08006600 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006600:	b480      	push	{r7}
 8006602:	b083      	sub	sp, #12
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006608:	bf00      	nop
 800660a:	370c      	adds	r7, #12
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006614:	b480      	push	{r7}
 8006616:	b083      	sub	sp, #12
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800661c:	bf00      	nop
 800661e:	370c      	adds	r7, #12
 8006620:	46bd      	mov	sp, r7
 8006622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006626:	4770      	bx	lr

08006628 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006630:	bf00      	nop
 8006632:	370c      	adds	r7, #12
 8006634:	46bd      	mov	sp, r7
 8006636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663a:	4770      	bx	lr

0800663c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800663c:	b480      	push	{r7}
 800663e:	b085      	sub	sp, #20
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a3c      	ldr	r2, [pc, #240]	; (8006740 <TIM_Base_SetConfig+0x104>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d00f      	beq.n	8006674 <TIM_Base_SetConfig+0x38>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800665a:	d00b      	beq.n	8006674 <TIM_Base_SetConfig+0x38>
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a39      	ldr	r2, [pc, #228]	; (8006744 <TIM_Base_SetConfig+0x108>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d007      	beq.n	8006674 <TIM_Base_SetConfig+0x38>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a38      	ldr	r2, [pc, #224]	; (8006748 <TIM_Base_SetConfig+0x10c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d003      	beq.n	8006674 <TIM_Base_SetConfig+0x38>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a37      	ldr	r2, [pc, #220]	; (800674c <TIM_Base_SetConfig+0x110>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d108      	bne.n	8006686 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800667a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	4313      	orrs	r3, r2
 8006684:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	4a2d      	ldr	r2, [pc, #180]	; (8006740 <TIM_Base_SetConfig+0x104>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d01b      	beq.n	80066c6 <TIM_Base_SetConfig+0x8a>
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006694:	d017      	beq.n	80066c6 <TIM_Base_SetConfig+0x8a>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4a2a      	ldr	r2, [pc, #168]	; (8006744 <TIM_Base_SetConfig+0x108>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d013      	beq.n	80066c6 <TIM_Base_SetConfig+0x8a>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	4a29      	ldr	r2, [pc, #164]	; (8006748 <TIM_Base_SetConfig+0x10c>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d00f      	beq.n	80066c6 <TIM_Base_SetConfig+0x8a>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	4a28      	ldr	r2, [pc, #160]	; (800674c <TIM_Base_SetConfig+0x110>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d00b      	beq.n	80066c6 <TIM_Base_SetConfig+0x8a>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	4a27      	ldr	r2, [pc, #156]	; (8006750 <TIM_Base_SetConfig+0x114>)
 80066b2:	4293      	cmp	r3, r2
 80066b4:	d007      	beq.n	80066c6 <TIM_Base_SetConfig+0x8a>
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	4a26      	ldr	r2, [pc, #152]	; (8006754 <TIM_Base_SetConfig+0x118>)
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d003      	beq.n	80066c6 <TIM_Base_SetConfig+0x8a>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	4a25      	ldr	r2, [pc, #148]	; (8006758 <TIM_Base_SetConfig+0x11c>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d108      	bne.n	80066d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	695b      	ldr	r3, [r3, #20]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	68fa      	ldr	r2, [r7, #12]
 80066ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	689a      	ldr	r2, [r3, #8]
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	4a10      	ldr	r2, [pc, #64]	; (8006740 <TIM_Base_SetConfig+0x104>)
 8006700:	4293      	cmp	r3, r2
 8006702:	d00f      	beq.n	8006724 <TIM_Base_SetConfig+0xe8>
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a11      	ldr	r2, [pc, #68]	; (800674c <TIM_Base_SetConfig+0x110>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d00b      	beq.n	8006724 <TIM_Base_SetConfig+0xe8>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	4a10      	ldr	r2, [pc, #64]	; (8006750 <TIM_Base_SetConfig+0x114>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d007      	beq.n	8006724 <TIM_Base_SetConfig+0xe8>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	4a0f      	ldr	r2, [pc, #60]	; (8006754 <TIM_Base_SetConfig+0x118>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d003      	beq.n	8006724 <TIM_Base_SetConfig+0xe8>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	4a0e      	ldr	r2, [pc, #56]	; (8006758 <TIM_Base_SetConfig+0x11c>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d103      	bne.n	800672c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	691a      	ldr	r2, [r3, #16]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	615a      	str	r2, [r3, #20]
}
 8006732:	bf00      	nop
 8006734:	3714      	adds	r7, #20
 8006736:	46bd      	mov	sp, r7
 8006738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673c:	4770      	bx	lr
 800673e:	bf00      	nop
 8006740:	40012c00 	.word	0x40012c00
 8006744:	40000400 	.word	0x40000400
 8006748:	40000800 	.word	0x40000800
 800674c:	40013400 	.word	0x40013400
 8006750:	40014000 	.word	0x40014000
 8006754:	40014400 	.word	0x40014400
 8006758:	40014800 	.word	0x40014800

0800675c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800675c:	b480      	push	{r7}
 800675e:	b087      	sub	sp, #28
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	f023 0201 	bic.w	r2, r3, #1
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6a1b      	ldr	r3, [r3, #32]
 8006776:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	699b      	ldr	r3, [r3, #24]
 8006782:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800678a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800678e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	f023 0303 	bic.w	r3, r3, #3
 8006796:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68fa      	ldr	r2, [r7, #12]
 800679e:	4313      	orrs	r3, r2
 80067a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	f023 0302 	bic.w	r3, r3, #2
 80067a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	689b      	ldr	r3, [r3, #8]
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	4a2c      	ldr	r2, [pc, #176]	; (8006868 <TIM_OC1_SetConfig+0x10c>)
 80067b8:	4293      	cmp	r3, r2
 80067ba:	d00f      	beq.n	80067dc <TIM_OC1_SetConfig+0x80>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a2b      	ldr	r2, [pc, #172]	; (800686c <TIM_OC1_SetConfig+0x110>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d00b      	beq.n	80067dc <TIM_OC1_SetConfig+0x80>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	4a2a      	ldr	r2, [pc, #168]	; (8006870 <TIM_OC1_SetConfig+0x114>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d007      	beq.n	80067dc <TIM_OC1_SetConfig+0x80>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4a29      	ldr	r2, [pc, #164]	; (8006874 <TIM_OC1_SetConfig+0x118>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d003      	beq.n	80067dc <TIM_OC1_SetConfig+0x80>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a28      	ldr	r2, [pc, #160]	; (8006878 <TIM_OC1_SetConfig+0x11c>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d10c      	bne.n	80067f6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	f023 0308 	bic.w	r3, r3, #8
 80067e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	68db      	ldr	r3, [r3, #12]
 80067e8:	697a      	ldr	r2, [r7, #20]
 80067ea:	4313      	orrs	r3, r2
 80067ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	f023 0304 	bic.w	r3, r3, #4
 80067f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a1b      	ldr	r2, [pc, #108]	; (8006868 <TIM_OC1_SetConfig+0x10c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d00f      	beq.n	800681e <TIM_OC1_SetConfig+0xc2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a1a      	ldr	r2, [pc, #104]	; (800686c <TIM_OC1_SetConfig+0x110>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d00b      	beq.n	800681e <TIM_OC1_SetConfig+0xc2>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a19      	ldr	r2, [pc, #100]	; (8006870 <TIM_OC1_SetConfig+0x114>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d007      	beq.n	800681e <TIM_OC1_SetConfig+0xc2>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a18      	ldr	r2, [pc, #96]	; (8006874 <TIM_OC1_SetConfig+0x118>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d003      	beq.n	800681e <TIM_OC1_SetConfig+0xc2>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a17      	ldr	r2, [pc, #92]	; (8006878 <TIM_OC1_SetConfig+0x11c>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d111      	bne.n	8006842 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006824:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800682c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800682e:	683b      	ldr	r3, [r7, #0]
 8006830:	695b      	ldr	r3, [r3, #20]
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	693a      	ldr	r2, [r7, #16]
 800683e:	4313      	orrs	r3, r2
 8006840:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	693a      	ldr	r2, [r7, #16]
 8006846:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	685a      	ldr	r2, [r3, #4]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	621a      	str	r2, [r3, #32]
}
 800685c:	bf00      	nop
 800685e:	371c      	adds	r7, #28
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr
 8006868:	40012c00 	.word	0x40012c00
 800686c:	40013400 	.word	0x40013400
 8006870:	40014000 	.word	0x40014000
 8006874:	40014400 	.word	0x40014400
 8006878:	40014800 	.word	0x40014800

0800687c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800687c:	b480      	push	{r7}
 800687e:	b087      	sub	sp, #28
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a1b      	ldr	r3, [r3, #32]
 800688a:	f023 0210 	bic.w	r2, r3, #16
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a1b      	ldr	r3, [r3, #32]
 8006896:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	685b      	ldr	r3, [r3, #4]
 800689c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	699b      	ldr	r3, [r3, #24]
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	021b      	lsls	r3, r3, #8
 80068be:	68fa      	ldr	r2, [r7, #12]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	f023 0320 	bic.w	r3, r3, #32
 80068ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	011b      	lsls	r3, r3, #4
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a28      	ldr	r2, [pc, #160]	; (800697c <TIM_OC2_SetConfig+0x100>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d003      	beq.n	80068e8 <TIM_OC2_SetConfig+0x6c>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a27      	ldr	r2, [pc, #156]	; (8006980 <TIM_OC2_SetConfig+0x104>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d10d      	bne.n	8006904 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80068ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80068f0:	683b      	ldr	r3, [r7, #0]
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	011b      	lsls	r3, r3, #4
 80068f6:	697a      	ldr	r2, [r7, #20]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006902:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	4a1d      	ldr	r2, [pc, #116]	; (800697c <TIM_OC2_SetConfig+0x100>)
 8006908:	4293      	cmp	r3, r2
 800690a:	d00f      	beq.n	800692c <TIM_OC2_SetConfig+0xb0>
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	4a1c      	ldr	r2, [pc, #112]	; (8006980 <TIM_OC2_SetConfig+0x104>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d00b      	beq.n	800692c <TIM_OC2_SetConfig+0xb0>
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	4a1b      	ldr	r2, [pc, #108]	; (8006984 <TIM_OC2_SetConfig+0x108>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d007      	beq.n	800692c <TIM_OC2_SetConfig+0xb0>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	4a1a      	ldr	r2, [pc, #104]	; (8006988 <TIM_OC2_SetConfig+0x10c>)
 8006920:	4293      	cmp	r3, r2
 8006922:	d003      	beq.n	800692c <TIM_OC2_SetConfig+0xb0>
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	4a19      	ldr	r2, [pc, #100]	; (800698c <TIM_OC2_SetConfig+0x110>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d113      	bne.n	8006954 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006932:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800693a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	695b      	ldr	r3, [r3, #20]
 8006940:	009b      	lsls	r3, r3, #2
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	4313      	orrs	r3, r2
 8006946:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	009b      	lsls	r3, r3, #2
 800694e:	693a      	ldr	r2, [r7, #16]
 8006950:	4313      	orrs	r3, r2
 8006952:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	693a      	ldr	r2, [r7, #16]
 8006958:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	68fa      	ldr	r2, [r7, #12]
 800695e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	685a      	ldr	r2, [r3, #4]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	621a      	str	r2, [r3, #32]
}
 800696e:	bf00      	nop
 8006970:	371c      	adds	r7, #28
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	40012c00 	.word	0x40012c00
 8006980:	40013400 	.word	0x40013400
 8006984:	40014000 	.word	0x40014000
 8006988:	40014400 	.word	0x40014400
 800698c:	40014800 	.word	0x40014800

08006990 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006990:	b480      	push	{r7}
 8006992:	b087      	sub	sp, #28
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f023 0303 	bic.w	r3, r3, #3
 80069ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68fa      	ldr	r2, [r7, #12]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80069dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	021b      	lsls	r3, r3, #8
 80069e4:	697a      	ldr	r2, [r7, #20]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	4a27      	ldr	r2, [pc, #156]	; (8006a8c <TIM_OC3_SetConfig+0xfc>)
 80069ee:	4293      	cmp	r3, r2
 80069f0:	d003      	beq.n	80069fa <TIM_OC3_SetConfig+0x6a>
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a26      	ldr	r2, [pc, #152]	; (8006a90 <TIM_OC3_SetConfig+0x100>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d10d      	bne.n	8006a16 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006a00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	021b      	lsls	r3, r3, #8
 8006a08:	697a      	ldr	r2, [r7, #20]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006a14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	4a1c      	ldr	r2, [pc, #112]	; (8006a8c <TIM_OC3_SetConfig+0xfc>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d00f      	beq.n	8006a3e <TIM_OC3_SetConfig+0xae>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	4a1b      	ldr	r2, [pc, #108]	; (8006a90 <TIM_OC3_SetConfig+0x100>)
 8006a22:	4293      	cmp	r3, r2
 8006a24:	d00b      	beq.n	8006a3e <TIM_OC3_SetConfig+0xae>
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	4a1a      	ldr	r2, [pc, #104]	; (8006a94 <TIM_OC3_SetConfig+0x104>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d007      	beq.n	8006a3e <TIM_OC3_SetConfig+0xae>
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a19      	ldr	r2, [pc, #100]	; (8006a98 <TIM_OC3_SetConfig+0x108>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d003      	beq.n	8006a3e <TIM_OC3_SetConfig+0xae>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	4a18      	ldr	r2, [pc, #96]	; (8006a9c <TIM_OC3_SetConfig+0x10c>)
 8006a3a:	4293      	cmp	r3, r2
 8006a3c:	d113      	bne.n	8006a66 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a44:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006a4c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	011b      	lsls	r3, r3, #4
 8006a54:	693a      	ldr	r2, [r7, #16]
 8006a56:	4313      	orrs	r3, r2
 8006a58:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	699b      	ldr	r3, [r3, #24]
 8006a5e:	011b      	lsls	r3, r3, #4
 8006a60:	693a      	ldr	r2, [r7, #16]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	693a      	ldr	r2, [r7, #16]
 8006a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	68fa      	ldr	r2, [r7, #12]
 8006a70:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	685a      	ldr	r2, [r3, #4]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	697a      	ldr	r2, [r7, #20]
 8006a7e:	621a      	str	r2, [r3, #32]
}
 8006a80:	bf00      	nop
 8006a82:	371c      	adds	r7, #28
 8006a84:	46bd      	mov	sp, r7
 8006a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8a:	4770      	bx	lr
 8006a8c:	40012c00 	.word	0x40012c00
 8006a90:	40013400 	.word	0x40013400
 8006a94:	40014000 	.word	0x40014000
 8006a98:	40014400 	.word	0x40014400
 8006a9c:	40014800 	.word	0x40014800

08006aa0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b087      	sub	sp, #28
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6a1b      	ldr	r3, [r3, #32]
 8006aae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6a1b      	ldr	r3, [r3, #32]
 8006aba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	69db      	ldr	r3, [r3, #28]
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	021b      	lsls	r3, r3, #8
 8006ae2:	68fa      	ldr	r2, [r7, #12]
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006aee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	031b      	lsls	r3, r3, #12
 8006af6:	697a      	ldr	r2, [r7, #20]
 8006af8:	4313      	orrs	r3, r2
 8006afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	4a28      	ldr	r2, [pc, #160]	; (8006ba0 <TIM_OC4_SetConfig+0x100>)
 8006b00:	4293      	cmp	r3, r2
 8006b02:	d003      	beq.n	8006b0c <TIM_OC4_SetConfig+0x6c>
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a27      	ldr	r2, [pc, #156]	; (8006ba4 <TIM_OC4_SetConfig+0x104>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d10d      	bne.n	8006b28 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	68db      	ldr	r3, [r3, #12]
 8006b18:	031b      	lsls	r3, r3, #12
 8006b1a:	697a      	ldr	r2, [r7, #20]
 8006b1c:	4313      	orrs	r3, r2
 8006b1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	4a1d      	ldr	r2, [pc, #116]	; (8006ba0 <TIM_OC4_SetConfig+0x100>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d00f      	beq.n	8006b50 <TIM_OC4_SetConfig+0xb0>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	4a1c      	ldr	r2, [pc, #112]	; (8006ba4 <TIM_OC4_SetConfig+0x104>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d00b      	beq.n	8006b50 <TIM_OC4_SetConfig+0xb0>
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a1b      	ldr	r2, [pc, #108]	; (8006ba8 <TIM_OC4_SetConfig+0x108>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d007      	beq.n	8006b50 <TIM_OC4_SetConfig+0xb0>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a1a      	ldr	r2, [pc, #104]	; (8006bac <TIM_OC4_SetConfig+0x10c>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d003      	beq.n	8006b50 <TIM_OC4_SetConfig+0xb0>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a19      	ldr	r2, [pc, #100]	; (8006bb0 <TIM_OC4_SetConfig+0x110>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d113      	bne.n	8006b78 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b56:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006b5e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	019b      	lsls	r3, r3, #6
 8006b66:	693a      	ldr	r2, [r7, #16]
 8006b68:	4313      	orrs	r3, r2
 8006b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	019b      	lsls	r3, r3, #6
 8006b72:	693a      	ldr	r2, [r7, #16]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	693a      	ldr	r2, [r7, #16]
 8006b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	685a      	ldr	r2, [r3, #4]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	697a      	ldr	r2, [r7, #20]
 8006b90:	621a      	str	r2, [r3, #32]
}
 8006b92:	bf00      	nop
 8006b94:	371c      	adds	r7, #28
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	40012c00 	.word	0x40012c00
 8006ba4:	40013400 	.word	0x40013400
 8006ba8:	40014000 	.word	0x40014000
 8006bac:	40014400 	.word	0x40014400
 8006bb0:	40014800 	.word	0x40014800

08006bb4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b087      	sub	sp, #28
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	685b      	ldr	r3, [r3, #4]
 8006bd4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006be6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006bf2:	693b      	ldr	r3, [r7, #16]
 8006bf4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006bf8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	041b      	lsls	r3, r3, #16
 8006c00:	693a      	ldr	r2, [r7, #16]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a17      	ldr	r2, [pc, #92]	; (8006c68 <TIM_OC5_SetConfig+0xb4>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d00f      	beq.n	8006c2e <TIM_OC5_SetConfig+0x7a>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a16      	ldr	r2, [pc, #88]	; (8006c6c <TIM_OC5_SetConfig+0xb8>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d00b      	beq.n	8006c2e <TIM_OC5_SetConfig+0x7a>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a15      	ldr	r2, [pc, #84]	; (8006c70 <TIM_OC5_SetConfig+0xbc>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d007      	beq.n	8006c2e <TIM_OC5_SetConfig+0x7a>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	4a14      	ldr	r2, [pc, #80]	; (8006c74 <TIM_OC5_SetConfig+0xc0>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d003      	beq.n	8006c2e <TIM_OC5_SetConfig+0x7a>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	4a13      	ldr	r2, [pc, #76]	; (8006c78 <TIM_OC5_SetConfig+0xc4>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d109      	bne.n	8006c42 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c34:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006c36:	683b      	ldr	r3, [r7, #0]
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	021b      	lsls	r3, r3, #8
 8006c3c:	697a      	ldr	r2, [r7, #20]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	697a      	ldr	r2, [r7, #20]
 8006c46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	685a      	ldr	r2, [r3, #4]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	693a      	ldr	r2, [r7, #16]
 8006c5a:	621a      	str	r2, [r3, #32]
}
 8006c5c:	bf00      	nop
 8006c5e:	371c      	adds	r7, #28
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr
 8006c68:	40012c00 	.word	0x40012c00
 8006c6c:	40013400 	.word	0x40013400
 8006c70:	40014000 	.word	0x40014000
 8006c74:	40014400 	.word	0x40014400
 8006c78:	40014800 	.word	0x40014800

08006c7c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b087      	sub	sp, #28
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	6a1b      	ldr	r3, [r3, #32]
 8006c8a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006cae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	021b      	lsls	r3, r3, #8
 8006cb6:	68fa      	ldr	r2, [r7, #12]
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006cc2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	051b      	lsls	r3, r3, #20
 8006cca:	693a      	ldr	r2, [r7, #16]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a18      	ldr	r2, [pc, #96]	; (8006d34 <TIM_OC6_SetConfig+0xb8>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d00f      	beq.n	8006cf8 <TIM_OC6_SetConfig+0x7c>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	4a17      	ldr	r2, [pc, #92]	; (8006d38 <TIM_OC6_SetConfig+0xbc>)
 8006cdc:	4293      	cmp	r3, r2
 8006cde:	d00b      	beq.n	8006cf8 <TIM_OC6_SetConfig+0x7c>
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	4a16      	ldr	r2, [pc, #88]	; (8006d3c <TIM_OC6_SetConfig+0xc0>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d007      	beq.n	8006cf8 <TIM_OC6_SetConfig+0x7c>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a15      	ldr	r2, [pc, #84]	; (8006d40 <TIM_OC6_SetConfig+0xc4>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d003      	beq.n	8006cf8 <TIM_OC6_SetConfig+0x7c>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	4a14      	ldr	r2, [pc, #80]	; (8006d44 <TIM_OC6_SetConfig+0xc8>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d109      	bne.n	8006d0c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006cf8:	697b      	ldr	r3, [r7, #20]
 8006cfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006cfe:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	029b      	lsls	r3, r3, #10
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	697a      	ldr	r2, [r7, #20]
 8006d10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	68fa      	ldr	r2, [r7, #12]
 8006d16:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	685a      	ldr	r2, [r3, #4]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	693a      	ldr	r2, [r7, #16]
 8006d24:	621a      	str	r2, [r3, #32]
}
 8006d26:	bf00      	nop
 8006d28:	371c      	adds	r7, #28
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	40012c00 	.word	0x40012c00
 8006d38:	40013400 	.word	0x40013400
 8006d3c:	40014000 	.word	0x40014000
 8006d40:	40014400 	.word	0x40014400
 8006d44:	40014800 	.word	0x40014800

08006d48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b087      	sub	sp, #28
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	60f8      	str	r0, [r7, #12]
 8006d50:	60b9      	str	r1, [r7, #8]
 8006d52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	6a1b      	ldr	r3, [r3, #32]
 8006d58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	6a1b      	ldr	r3, [r3, #32]
 8006d5e:	f023 0201 	bic.w	r2, r3, #1
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	699b      	ldr	r3, [r3, #24]
 8006d6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d6c:	693b      	ldr	r3, [r7, #16]
 8006d6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006d72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	011b      	lsls	r3, r3, #4
 8006d78:	693a      	ldr	r2, [r7, #16]
 8006d7a:	4313      	orrs	r3, r2
 8006d7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f023 030a 	bic.w	r3, r3, #10
 8006d84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006d86:	697a      	ldr	r2, [r7, #20]
 8006d88:	68bb      	ldr	r3, [r7, #8]
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	693a      	ldr	r2, [r7, #16]
 8006d92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	697a      	ldr	r2, [r7, #20]
 8006d98:	621a      	str	r2, [r3, #32]
}
 8006d9a:	bf00      	nop
 8006d9c:	371c      	adds	r7, #28
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr

08006da6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006da6:	b480      	push	{r7}
 8006da8:	b087      	sub	sp, #28
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	60f8      	str	r0, [r7, #12]
 8006dae:	60b9      	str	r1, [r7, #8]
 8006db0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	6a1b      	ldr	r3, [r3, #32]
 8006db6:	f023 0210 	bic.w	r2, r3, #16
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	6a1b      	ldr	r3, [r3, #32]
 8006dc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006dca:	697b      	ldr	r3, [r7, #20]
 8006dcc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006dd0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	031b      	lsls	r3, r3, #12
 8006dd6:	697a      	ldr	r2, [r7, #20]
 8006dd8:	4313      	orrs	r3, r2
 8006dda:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ddc:	693b      	ldr	r3, [r7, #16]
 8006dde:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006de2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	011b      	lsls	r3, r3, #4
 8006de8:	693a      	ldr	r2, [r7, #16]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	697a      	ldr	r2, [r7, #20]
 8006df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	621a      	str	r2, [r3, #32]
}
 8006dfa:	bf00      	nop
 8006dfc:	371c      	adds	r7, #28
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e04:	4770      	bx	lr

08006e06 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006e06:	b480      	push	{r7}
 8006e08:	b085      	sub	sp, #20
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	6078      	str	r0, [r7, #4]
 8006e0e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	689b      	ldr	r3, [r3, #8]
 8006e14:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006e22:	683a      	ldr	r2, [r7, #0]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	4313      	orrs	r3, r2
 8006e28:	f043 0307 	orr.w	r3, r3, #7
 8006e2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	609a      	str	r2, [r3, #8]
}
 8006e34:	bf00      	nop
 8006e36:	3714      	adds	r7, #20
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e3e:	4770      	bx	lr

08006e40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b087      	sub	sp, #28
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
 8006e4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006e5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	021a      	lsls	r2, r3, #8
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	431a      	orrs	r2, r3
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	697a      	ldr	r2, [r7, #20]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	697a      	ldr	r2, [r7, #20]
 8006e72:	609a      	str	r2, [r3, #8]
}
 8006e74:	bf00      	nop
 8006e76:	371c      	adds	r7, #28
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e7e:	4770      	bx	lr

08006e80 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b087      	sub	sp, #28
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	60f8      	str	r0, [r7, #12]
 8006e88:	60b9      	str	r1, [r7, #8]
 8006e8a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	f003 031f 	and.w	r3, r3, #31
 8006e92:	2201      	movs	r2, #1
 8006e94:	fa02 f303 	lsl.w	r3, r2, r3
 8006e98:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	6a1a      	ldr	r2, [r3, #32]
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	43db      	mvns	r3, r3
 8006ea2:	401a      	ands	r2, r3
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6a1a      	ldr	r2, [r3, #32]
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	f003 031f 	and.w	r3, r3, #31
 8006eb2:	6879      	ldr	r1, [r7, #4]
 8006eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8006eb8:	431a      	orrs	r2, r3
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	621a      	str	r2, [r3, #32]
}
 8006ebe:	bf00      	nop
 8006ec0:	371c      	adds	r7, #28
 8006ec2:	46bd      	mov	sp, r7
 8006ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec8:	4770      	bx	lr
	...

08006ecc <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
 8006ed4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d109      	bne.n	8006ef0 <HAL_TIMEx_PWMN_Start+0x24>
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	bf14      	ite	ne
 8006ee8:	2301      	movne	r3, #1
 8006eea:	2300      	moveq	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	e022      	b.n	8006f36 <HAL_TIMEx_PWMN_Start+0x6a>
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	2b04      	cmp	r3, #4
 8006ef4:	d109      	bne.n	8006f0a <HAL_TIMEx_PWMN_Start+0x3e>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	2b01      	cmp	r3, #1
 8006f00:	bf14      	ite	ne
 8006f02:	2301      	movne	r3, #1
 8006f04:	2300      	moveq	r3, #0
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	e015      	b.n	8006f36 <HAL_TIMEx_PWMN_Start+0x6a>
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	2b08      	cmp	r3, #8
 8006f0e:	d109      	bne.n	8006f24 <HAL_TIMEx_PWMN_Start+0x58>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	bf14      	ite	ne
 8006f1c:	2301      	movne	r3, #1
 8006f1e:	2300      	moveq	r3, #0
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	e008      	b.n	8006f36 <HAL_TIMEx_PWMN_Start+0x6a>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	bf14      	ite	ne
 8006f30:	2301      	movne	r3, #1
 8006f32:	2300      	moveq	r3, #0
 8006f34:	b2db      	uxtb	r3, r3
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d001      	beq.n	8006f3e <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e069      	b.n	8007012 <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d104      	bne.n	8006f4e <HAL_TIMEx_PWMN_Start+0x82>
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2202      	movs	r2, #2
 8006f48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f4c:	e013      	b.n	8006f76 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b04      	cmp	r3, #4
 8006f52:	d104      	bne.n	8006f5e <HAL_TIMEx_PWMN_Start+0x92>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2202      	movs	r2, #2
 8006f58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f5c:	e00b      	b.n	8006f76 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b08      	cmp	r3, #8
 8006f62:	d104      	bne.n	8006f6e <HAL_TIMEx_PWMN_Start+0xa2>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2202      	movs	r2, #2
 8006f68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006f6c:	e003      	b.n	8006f76 <HAL_TIMEx_PWMN_Start+0xaa>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2202      	movs	r2, #2
 8006f72:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	2204      	movs	r2, #4
 8006f7c:	6839      	ldr	r1, [r7, #0]
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f000 fa31 	bl	80073e6 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f92:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a20      	ldr	r2, [pc, #128]	; (800701c <HAL_TIMEx_PWMN_Start+0x150>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d018      	beq.n	8006fd0 <HAL_TIMEx_PWMN_Start+0x104>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fa6:	d013      	beq.n	8006fd0 <HAL_TIMEx_PWMN_Start+0x104>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a1c      	ldr	r2, [pc, #112]	; (8007020 <HAL_TIMEx_PWMN_Start+0x154>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d00e      	beq.n	8006fd0 <HAL_TIMEx_PWMN_Start+0x104>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a1b      	ldr	r2, [pc, #108]	; (8007024 <HAL_TIMEx_PWMN_Start+0x158>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d009      	beq.n	8006fd0 <HAL_TIMEx_PWMN_Start+0x104>
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a19      	ldr	r2, [pc, #100]	; (8007028 <HAL_TIMEx_PWMN_Start+0x15c>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d004      	beq.n	8006fd0 <HAL_TIMEx_PWMN_Start+0x104>
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a18      	ldr	r2, [pc, #96]	; (800702c <HAL_TIMEx_PWMN_Start+0x160>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d115      	bne.n	8006ffc <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	689a      	ldr	r2, [r3, #8]
 8006fd6:	4b16      	ldr	r3, [pc, #88]	; (8007030 <HAL_TIMEx_PWMN_Start+0x164>)
 8006fd8:	4013      	ands	r3, r2
 8006fda:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2b06      	cmp	r3, #6
 8006fe0:	d015      	beq.n	800700e <HAL_TIMEx_PWMN_Start+0x142>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fe8:	d011      	beq.n	800700e <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f042 0201 	orr.w	r2, r2, #1
 8006ff8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ffa:	e008      	b.n	800700e <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f042 0201 	orr.w	r2, r2, #1
 800700a:	601a      	str	r2, [r3, #0]
 800700c:	e000      	b.n	8007010 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800700e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	3710      	adds	r7, #16
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	40012c00 	.word	0x40012c00
 8007020:	40000400 	.word	0x40000400
 8007024:	40000800 	.word	0x40000800
 8007028:	40013400 	.word	0x40013400
 800702c:	40014000 	.word	0x40014000
 8007030:	00010007 	.word	0x00010007

08007034 <HAL_TIMEx_PWMN_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b082      	sub	sp, #8
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
 800703c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	2200      	movs	r2, #0
 8007044:	6839      	ldr	r1, [r7, #0]
 8007046:	4618      	mov	r0, r3
 8007048:	f000 f9cd 	bl	80073e6 <TIM_CCxNChannelCmd>

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	6a1a      	ldr	r2, [r3, #32]
 8007052:	f241 1311 	movw	r3, #4369	; 0x1111
 8007056:	4013      	ands	r3, r2
 8007058:	2b00      	cmp	r3, #0
 800705a:	d10f      	bne.n	800707c <HAL_TIMEx_PWMN_Stop+0x48>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	6a1a      	ldr	r2, [r3, #32]
 8007062:	f244 4344 	movw	r3, #17476	; 0x4444
 8007066:	4013      	ands	r3, r2
 8007068:	2b00      	cmp	r3, #0
 800706a:	d107      	bne.n	800707c <HAL_TIMEx_PWMN_Stop+0x48>
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800707a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	6a1a      	ldr	r2, [r3, #32]
 8007082:	f241 1311 	movw	r3, #4369	; 0x1111
 8007086:	4013      	ands	r3, r2
 8007088:	2b00      	cmp	r3, #0
 800708a:	d10f      	bne.n	80070ac <HAL_TIMEx_PWMN_Stop+0x78>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	6a1a      	ldr	r2, [r3, #32]
 8007092:	f244 4344 	movw	r3, #17476	; 0x4444
 8007096:	4013      	ands	r3, r2
 8007098:	2b00      	cmp	r3, #0
 800709a:	d107      	bne.n	80070ac <HAL_TIMEx_PWMN_Stop+0x78>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	681a      	ldr	r2, [r3, #0]
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f022 0201 	bic.w	r2, r2, #1
 80070aa:	601a      	str	r2, [r3, #0]

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d104      	bne.n	80070bc <HAL_TIMEx_PWMN_Stop+0x88>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070ba:	e013      	b.n	80070e4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	2b04      	cmp	r3, #4
 80070c0:	d104      	bne.n	80070cc <HAL_TIMEx_PWMN_Stop+0x98>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2201      	movs	r2, #1
 80070c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80070ca:	e00b      	b.n	80070e4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	2b08      	cmp	r3, #8
 80070d0:	d104      	bne.n	80070dc <HAL_TIMEx_PWMN_Stop+0xa8>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2201      	movs	r2, #1
 80070d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80070da:	e003      	b.n	80070e4 <HAL_TIMEx_PWMN_Stop+0xb0>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2201      	movs	r2, #1
 80070e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Return function status */
  return HAL_OK;
 80070e4:	2300      	movs	r3, #0
}
 80070e6:	4618      	mov	r0, r3
 80070e8:	3708      	adds	r7, #8
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}
	...

080070f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80070f0:	b480      	push	{r7}
 80070f2:	b085      	sub	sp, #20
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	6078      	str	r0, [r7, #4]
 80070f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007100:	2b01      	cmp	r3, #1
 8007102:	d101      	bne.n	8007108 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007104:	2302      	movs	r3, #2
 8007106:	e065      	b.n	80071d4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2202      	movs	r2, #2
 8007114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	685b      	ldr	r3, [r3, #4]
 800711e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a2c      	ldr	r2, [pc, #176]	; (80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800712e:	4293      	cmp	r3, r2
 8007130:	d004      	beq.n	800713c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	4a2b      	ldr	r2, [pc, #172]	; (80071e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d108      	bne.n	800714e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007142:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	4313      	orrs	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007154:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007158:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68fa      	ldr	r2, [r7, #12]
 8007160:	4313      	orrs	r3, r2
 8007162:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	68fa      	ldr	r2, [r7, #12]
 800716a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	4a1b      	ldr	r2, [pc, #108]	; (80071e0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007172:	4293      	cmp	r3, r2
 8007174:	d018      	beq.n	80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800717e:	d013      	beq.n	80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	4a18      	ldr	r2, [pc, #96]	; (80071e8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007186:	4293      	cmp	r3, r2
 8007188:	d00e      	beq.n	80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	4a17      	ldr	r2, [pc, #92]	; (80071ec <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d009      	beq.n	80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a12      	ldr	r2, [pc, #72]	; (80071e4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d004      	beq.n	80071a8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a13      	ldr	r2, [pc, #76]	; (80071f0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80071a4:	4293      	cmp	r3, r2
 80071a6:	d10c      	bne.n	80071c2 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	68ba      	ldr	r2, [r7, #8]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68ba      	ldr	r2, [r7, #8]
 80071c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2201      	movs	r2, #1
 80071c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	2200      	movs	r2, #0
 80071ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	3714      	adds	r7, #20
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr
 80071e0:	40012c00 	.word	0x40012c00
 80071e4:	40013400 	.word	0x40013400
 80071e8:	40000400 	.word	0x40000400
 80071ec:	40000800 	.word	0x40000800
 80071f0:	40014000 	.word	0x40014000

080071f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80071fe:	2300      	movs	r3, #0
 8007200:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007208:	2b01      	cmp	r3, #1
 800720a:	d101      	bne.n	8007210 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800720c:	2302      	movs	r3, #2
 800720e:	e087      	b.n	8007320 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	68db      	ldr	r3, [r3, #12]
 8007222:	4313      	orrs	r3, r2
 8007224:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	689b      	ldr	r3, [r3, #8]
 8007230:	4313      	orrs	r3, r2
 8007232:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	4313      	orrs	r3, r2
 8007240:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4313      	orrs	r3, r2
 800724e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	4313      	orrs	r3, r2
 800725c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007264:	683b      	ldr	r3, [r7, #0]
 8007266:	695b      	ldr	r3, [r3, #20]
 8007268:	4313      	orrs	r3, r2
 800726a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007272:	683b      	ldr	r3, [r7, #0]
 8007274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007276:	4313      	orrs	r3, r2
 8007278:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	699b      	ldr	r3, [r3, #24]
 8007284:	041b      	lsls	r3, r3, #16
 8007286:	4313      	orrs	r3, r2
 8007288:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a27      	ldr	r2, [pc, #156]	; (800732c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d004      	beq.n	800729e <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a25      	ldr	r2, [pc, #148]	; (8007330 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d106      	bne.n	80072ac <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80072a4:	683b      	ldr	r3, [r7, #0]
 80072a6:	69db      	ldr	r3, [r3, #28]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a1e      	ldr	r2, [pc, #120]	; (800732c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d004      	beq.n	80072c0 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	4a1d      	ldr	r2, [pc, #116]	; (8007330 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80072bc:	4293      	cmp	r3, r2
 80072be:	d126      	bne.n	800730e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072ca:	051b      	lsls	r3, r3, #20
 80072cc:	4313      	orrs	r3, r2
 80072ce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	6a1b      	ldr	r3, [r3, #32]
 80072da:	4313      	orrs	r3, r2
 80072dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e8:	4313      	orrs	r3, r2
 80072ea:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4a0e      	ldr	r2, [pc, #56]	; (800732c <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80072f2:	4293      	cmp	r3, r2
 80072f4:	d004      	beq.n	8007300 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4a0d      	ldr	r2, [pc, #52]	; (8007330 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80072fc:	4293      	cmp	r3, r2
 80072fe:	d106      	bne.n	800730e <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007306:	683b      	ldr	r3, [r7, #0]
 8007308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800730a:	4313      	orrs	r3, r2
 800730c:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68fa      	ldr	r2, [r7, #12]
 8007314:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800731e:	2300      	movs	r3, #0
}
 8007320:	4618      	mov	r0, r3
 8007322:	3714      	adds	r7, #20
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr
 800732c:	40012c00 	.word	0x40012c00
 8007330:	40013400 	.word	0x40013400

08007334 <HAL_TIMEx_EnableDeadTimePreload>:
  * @brief  Enable deadtime preload
  * @param  htim TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_EnableDeadTimePreload(TIM_HandleTypeDef *htim)
{
 8007334:	b480      	push	{r7}
 8007336:	b083      	sub	sp, #12
 8007338:	af00      	add	r7, sp, #0
 800733a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));

  SET_BIT(htim->Instance->DTR2, TIM_DTR2_DTPE);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800734a:	655a      	str	r2, [r3, #84]	; 0x54
  return HAL_OK;
 800734c:	2300      	movs	r3, #0
}
 800734e:	4618      	mov	r0, r3
 8007350:	370c      	adds	r7, #12
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr

0800735a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800735a:	b480      	push	{r7}
 800735c:	b083      	sub	sp, #12
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007362:	bf00      	nop
 8007364:	370c      	adds	r7, #12
 8007366:	46bd      	mov	sp, r7
 8007368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736c:	4770      	bx	lr

0800736e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800736e:	b480      	push	{r7}
 8007370:	b083      	sub	sp, #12
 8007372:	af00      	add	r7, sp, #0
 8007374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007376:	bf00      	nop
 8007378:	370c      	adds	r7, #12
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr

08007382 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007382:	b480      	push	{r7}
 8007384:	b083      	sub	sp, #12
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800738a:	bf00      	nop
 800738c:	370c      	adds	r7, #12
 800738e:	46bd      	mov	sp, r7
 8007390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007394:	4770      	bx	lr

08007396 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007396:	b480      	push	{r7}
 8007398:	b083      	sub	sp, #12
 800739a:	af00      	add	r7, sp, #0
 800739c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800739e:	bf00      	nop
 80073a0:	370c      	adds	r7, #12
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr

080073aa <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80073aa:	b480      	push	{r7}
 80073ac:	b083      	sub	sp, #12
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80073b2:	bf00      	nop
 80073b4:	370c      	adds	r7, #12
 80073b6:	46bd      	mov	sp, r7
 80073b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073bc:	4770      	bx	lr

080073be <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80073be:	b480      	push	{r7}
 80073c0:	b083      	sub	sp, #12
 80073c2:	af00      	add	r7, sp, #0
 80073c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80073c6:	bf00      	nop
 80073c8:	370c      	adds	r7, #12
 80073ca:	46bd      	mov	sp, r7
 80073cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d0:	4770      	bx	lr

080073d2 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80073d2:	b480      	push	{r7}
 80073d4:	b083      	sub	sp, #12
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b087      	sub	sp, #28
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	60f8      	str	r0, [r7, #12]
 80073ee:	60b9      	str	r1, [r7, #8]
 80073f0:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	f003 031f 	and.w	r3, r3, #31
 80073f8:	2204      	movs	r2, #4
 80073fa:	fa02 f303 	lsl.w	r3, r2, r3
 80073fe:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6a1a      	ldr	r2, [r3, #32]
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	43db      	mvns	r3, r3
 8007408:	401a      	ands	r2, r3
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	6a1a      	ldr	r2, [r3, #32]
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	f003 031f 	and.w	r3, r3, #31
 8007418:	6879      	ldr	r1, [r7, #4]
 800741a:	fa01 f303 	lsl.w	r3, r1, r3
 800741e:	431a      	orrs	r2, r3
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	621a      	str	r2, [r3, #32]
}
 8007424:	bf00      	nop
 8007426:	371c      	adds	r7, #28
 8007428:	46bd      	mov	sp, r7
 800742a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742e:	4770      	bx	lr

08007430 <HAL_MultiProcessor_Init>:
  *        HAL_MultiProcessorEx_AddressLength_Set() must be called after
  *        HAL_MultiProcessor_Init().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b084      	sub	sp, #16
 8007434:	af00      	add	r7, sp, #0
 8007436:	60f8      	str	r0, [r7, #12]
 8007438:	460b      	mov	r3, r1
 800743a:	607a      	str	r2, [r7, #4]
 800743c:	72fb      	strb	r3, [r7, #11]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d101      	bne.n	8007448 <HAL_MultiProcessor_Init+0x18>
  {
    return HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	e05b      	b.n	8007500 <HAL_MultiProcessor_Init+0xd0>
  }

  /* Check the wake up method parameter */
  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800744e:	2b00      	cmp	r3, #0
 8007450:	d106      	bne.n	8007460 <HAL_MultiProcessor_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2200      	movs	r2, #0
 8007456:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f7fa feae 	bl	80021bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	2224      	movs	r2, #36	; 0x24
 8007464:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	681a      	ldr	r2, [r3, #0]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0201 	bic.w	r2, r2, #1
 8007476:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007478:	68f8      	ldr	r0, [r7, #12]
 800747a:	f000 fa6f 	bl	800795c <UART_SetConfig>
 800747e:	4603      	mov	r3, r0
 8007480:	2b01      	cmp	r3, #1
 8007482:	d101      	bne.n	8007488 <HAL_MultiProcessor_Init+0x58>
  {
    return HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	e03b      	b.n	8007500 <HAL_MultiProcessor_Init+0xd0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748c:	2b00      	cmp	r3, #0
 800748e:	d002      	beq.n	8007496 <HAL_MultiProcessor_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8007490:	68f8      	ldr	r0, [r7, #12]
 8007492:	f000 fd0b 	bl	8007eac <UART_AdvFeatureConfig>
  }

  /* In multiprocessor mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register. */
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	685a      	ldr	r2, [r3, #4]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80074a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	689a      	ldr	r2, [r3, #8]
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80074b4:	609a      	str	r2, [r3, #8]

  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074bc:	d10a      	bne.n	80074d4 <HAL_MultiProcessor_Init+0xa4>
  {
    /* If address mark wake up method is chosen, set the USART address node */
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 80074c8:	7afb      	ldrb	r3, [r7, #11]
 80074ca:	061a      	lsls	r2, r3, #24
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	430a      	orrs	r2, r1
 80074d2:	605a      	str	r2, [r3, #4]
  }

  /* Set the wake up method by setting the WAKE bit in the CR1 register */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f423 6100 	bic.w	r1, r3, #2048	; 0x800
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	430a      	orrs	r2, r1
 80074e6:	601a      	str	r2, [r3, #0]

  __HAL_UART_ENABLE(huart);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	681a      	ldr	r2, [r3, #0]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f042 0201 	orr.w	r2, r2, #1
 80074f6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074f8:	68f8      	ldr	r0, [r7, #12]
 80074fa:	f000 fd79 	bl	8007ff0 <UART_CheckIdleState>
 80074fe:	4603      	mov	r3, r0
}
 8007500:	4618      	mov	r0, r3
 8007502:	3710      	adds	r7, #16
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}

08007508 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b08a      	sub	sp, #40	; 0x28
 800750c:	af02      	add	r7, sp, #8
 800750e:	60f8      	str	r0, [r7, #12]
 8007510:	60b9      	str	r1, [r7, #8]
 8007512:	603b      	str	r3, [r7, #0]
 8007514:	4613      	mov	r3, r2
 8007516:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800751e:	2b20      	cmp	r3, #32
 8007520:	f040 8083 	bne.w	800762a <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <HAL_UART_Transmit+0x28>
 800752a:	88fb      	ldrh	r3, [r7, #6]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d101      	bne.n	8007534 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007530:	2301      	movs	r3, #1
 8007532:	e07b      	b.n	800762c <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800753a:	2b01      	cmp	r3, #1
 800753c:	d101      	bne.n	8007542 <HAL_UART_Transmit+0x3a>
 800753e:	2302      	movs	r3, #2
 8007540:	e074      	b.n	800762c <HAL_UART_Transmit+0x124>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2201      	movs	r2, #1
 8007546:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2200      	movs	r2, #0
 800754e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2221      	movs	r2, #33	; 0x21
 8007556:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800755a:	f7fa ff1b 	bl	8002394 <HAL_GetTick>
 800755e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	88fa      	ldrh	r2, [r7, #6]
 8007564:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	88fa      	ldrh	r2, [r7, #6]
 800756c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	689b      	ldr	r3, [r3, #8]
 8007574:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007578:	d108      	bne.n	800758c <HAL_UART_Transmit+0x84>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	691b      	ldr	r3, [r3, #16]
 800757e:	2b00      	cmp	r3, #0
 8007580:	d104      	bne.n	800758c <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007582:	2300      	movs	r3, #0
 8007584:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	61bb      	str	r3, [r7, #24]
 800758a:	e003      	b.n	8007594 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007590:	2300      	movs	r3, #0
 8007592:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2200      	movs	r2, #0
 8007598:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 800759c:	e02c      	b.n	80075f8 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800759e:	683b      	ldr	r3, [r7, #0]
 80075a0:	9300      	str	r3, [sp, #0]
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	2200      	movs	r2, #0
 80075a6:	2180      	movs	r1, #128	; 0x80
 80075a8:	68f8      	ldr	r0, [r7, #12]
 80075aa:	f000 fd69 	bl	8008080 <UART_WaitOnFlagUntilTimeout>
 80075ae:	4603      	mov	r3, r0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d001      	beq.n	80075b8 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e039      	b.n	800762c <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d10b      	bne.n	80075d6 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	881b      	ldrh	r3, [r3, #0]
 80075c2:	461a      	mov	r2, r3
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075cc:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80075ce:	69bb      	ldr	r3, [r7, #24]
 80075d0:	3302      	adds	r3, #2
 80075d2:	61bb      	str	r3, [r7, #24]
 80075d4:	e007      	b.n	80075e6 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075d6:	69fb      	ldr	r3, [r7, #28]
 80075d8:	781a      	ldrb	r2, [r3, #0]
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	3301      	adds	r3, #1
 80075e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	3b01      	subs	r3, #1
 80075f0:	b29a      	uxth	r2, r3
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80075fe:	b29b      	uxth	r3, r3
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1cc      	bne.n	800759e <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	9300      	str	r3, [sp, #0]
 8007608:	697b      	ldr	r3, [r7, #20]
 800760a:	2200      	movs	r2, #0
 800760c:	2140      	movs	r1, #64	; 0x40
 800760e:	68f8      	ldr	r0, [r7, #12]
 8007610:	f000 fd36 	bl	8008080 <UART_WaitOnFlagUntilTimeout>
 8007614:	4603      	mov	r3, r0
 8007616:	2b00      	cmp	r3, #0
 8007618:	d001      	beq.n	800761e <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800761a:	2303      	movs	r3, #3
 800761c:	e006      	b.n	800762c <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	2220      	movs	r2, #32
 8007622:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8007626:	2300      	movs	r3, #0
 8007628:	e000      	b.n	800762c <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800762a:	2302      	movs	r3, #2
  }
}
 800762c:	4618      	mov	r0, r3
 800762e:	3720      	adds	r7, #32
 8007630:	46bd      	mov	sp, r7
 8007632:	bd80      	pop	{r7, pc}

08007634 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b088      	sub	sp, #32
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	69db      	ldr	r3, [r3, #28]
 8007642:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007654:	69fa      	ldr	r2, [r7, #28]
 8007656:	f640 030f 	movw	r3, #2063	; 0x80f
 800765a:	4013      	ands	r3, r2
 800765c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d118      	bne.n	8007696 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007664:	69fb      	ldr	r3, [r7, #28]
 8007666:	f003 0320 	and.w	r3, r3, #32
 800766a:	2b00      	cmp	r3, #0
 800766c:	d013      	beq.n	8007696 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800766e:	69bb      	ldr	r3, [r7, #24]
 8007670:	f003 0320 	and.w	r3, r3, #32
 8007674:	2b00      	cmp	r3, #0
 8007676:	d104      	bne.n	8007682 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007678:	697b      	ldr	r3, [r7, #20]
 800767a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d009      	beq.n	8007696 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 8145 	beq.w	8007916 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
      }
      return;
 8007694:	e13f      	b.n	8007916 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	2b00      	cmp	r3, #0
 800769a:	f000 80e8 	beq.w	800786e <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800769e:	697a      	ldr	r2, [r7, #20]
 80076a0:	4ba1      	ldr	r3, [pc, #644]	; (8007928 <HAL_UART_IRQHandler+0x2f4>)
 80076a2:	4013      	ands	r3, r2
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d105      	bne.n	80076b4 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80076a8:	69ba      	ldr	r2, [r7, #24]
 80076aa:	4ba0      	ldr	r3, [pc, #640]	; (800792c <HAL_UART_IRQHandler+0x2f8>)
 80076ac:	4013      	ands	r3, r2
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 80dd 	beq.w	800786e <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	f003 0301 	and.w	r3, r3, #1
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d010      	beq.n	80076e0 <HAL_UART_IRQHandler+0xac>
 80076be:	69bb      	ldr	r3, [r7, #24]
 80076c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d00b      	beq.n	80076e0 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	2201      	movs	r2, #1
 80076ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d6:	f043 0201 	orr.w	r2, r3, #1
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076e0:	69fb      	ldr	r3, [r7, #28]
 80076e2:	f003 0302 	and.w	r3, r3, #2
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d010      	beq.n	800770c <HAL_UART_IRQHandler+0xd8>
 80076ea:	697b      	ldr	r3, [r7, #20]
 80076ec:	f003 0301 	and.w	r3, r3, #1
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00b      	beq.n	800770c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2202      	movs	r2, #2
 80076fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007702:	f043 0204 	orr.w	r2, r3, #4
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	f003 0304 	and.w	r3, r3, #4
 8007712:	2b00      	cmp	r3, #0
 8007714:	d010      	beq.n	8007738 <HAL_UART_IRQHandler+0x104>
 8007716:	697b      	ldr	r3, [r7, #20]
 8007718:	f003 0301 	and.w	r3, r3, #1
 800771c:	2b00      	cmp	r3, #0
 800771e:	d00b      	beq.n	8007738 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	2204      	movs	r2, #4
 8007726:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800772e:	f043 0202 	orr.w	r2, r3, #2
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	f003 0308 	and.w	r3, r3, #8
 800773e:	2b00      	cmp	r3, #0
 8007740:	d015      	beq.n	800776e <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007742:	69bb      	ldr	r3, [r7, #24]
 8007744:	f003 0320 	and.w	r3, r3, #32
 8007748:	2b00      	cmp	r3, #0
 800774a:	d104      	bne.n	8007756 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800774c:	697a      	ldr	r2, [r7, #20]
 800774e:	4b76      	ldr	r3, [pc, #472]	; (8007928 <HAL_UART_IRQHandler+0x2f4>)
 8007750:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00b      	beq.n	800776e <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	2208      	movs	r2, #8
 800775c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007764:	f043 0208 	orr.w	r2, r3, #8
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007774:	2b00      	cmp	r3, #0
 8007776:	d011      	beq.n	800779c <HAL_UART_IRQHandler+0x168>
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800777e:	2b00      	cmp	r3, #0
 8007780:	d00c      	beq.n	800779c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800778a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007792:	f043 0220 	orr.w	r2, r3, #32
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	f000 80b9 	beq.w	800791a <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	f003 0320 	and.w	r3, r3, #32
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d011      	beq.n	80077d6 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80077b2:	69bb      	ldr	r3, [r7, #24]
 80077b4:	f003 0320 	and.w	r3, r3, #32
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d104      	bne.n	80077c6 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d007      	beq.n	80077d6 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d003      	beq.n	80077d6 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077dc:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	689b      	ldr	r3, [r3, #8]
 80077e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077e8:	2b40      	cmp	r3, #64	; 0x40
 80077ea:	d004      	beq.n	80077f6 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d031      	beq.n	800785a <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 fcc2 	bl	8008180 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	689b      	ldr	r3, [r3, #8]
 8007802:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007806:	2b40      	cmp	r3, #64	; 0x40
 8007808:	d123      	bne.n	8007852 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	689a      	ldr	r2, [r3, #8]
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007818:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800781e:	2b00      	cmp	r3, #0
 8007820:	d013      	beq.n	800784a <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007826:	4a42      	ldr	r2, [pc, #264]	; (8007930 <HAL_UART_IRQHandler+0x2fc>)
 8007828:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800782e:	4618      	mov	r0, r3
 8007830:	f7fc fbaf 	bl	8003f92 <HAL_DMA_Abort_IT>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d017      	beq.n	800786a <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800783e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007840:	687a      	ldr	r2, [r7, #4]
 8007842:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8007844:	4610      	mov	r0, r2
 8007846:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007848:	e00f      	b.n	800786a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f87c 	bl	8007948 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007850:	e00b      	b.n	800786a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f000 f878 	bl	8007948 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007858:	e007      	b.n	800786a <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 f874 	bl	8007948 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8007868:	e057      	b.n	800791a <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800786a:	bf00      	nop
    return;
 800786c:	e055      	b.n	800791a <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800786e:	69fb      	ldr	r3, [r7, #28]
 8007870:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007874:	2b00      	cmp	r3, #0
 8007876:	d00d      	beq.n	8007894 <HAL_UART_IRQHandler+0x260>
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d008      	beq.n	8007894 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800788a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800788c:	6878      	ldr	r0, [r7, #4]
 800788e:	f000 fcca 	bl	8008226 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007892:	e045      	b.n	8007920 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800789a:	2b00      	cmp	r3, #0
 800789c:	d012      	beq.n	80078c4 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800789e:	69bb      	ldr	r3, [r7, #24]
 80078a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d104      	bne.n	80078b2 <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d008      	beq.n	80078c4 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d031      	beq.n	800791e <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	4798      	blx	r3
    }
    return;
 80078c2:	e02c      	b.n	800791e <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80078c4:	69fb      	ldr	r3, [r7, #28]
 80078c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d008      	beq.n	80078e0 <HAL_UART_IRQHandler+0x2ac>
 80078ce:	69bb      	ldr	r3, [r7, #24]
 80078d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d003      	beq.n	80078e0 <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f000 fc8a 	bl	80081f2 <UART_EndTransmit_IT>
    return;
 80078de:	e01f      	b.n	8007920 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80078e0:	69fb      	ldr	r3, [r7, #28]
 80078e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d008      	beq.n	80078fc <HAL_UART_IRQHandler+0x2c8>
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d003      	beq.n	80078fc <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fcaa 	bl	800824e <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80078fa:	e011      	b.n	8007920 <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007902:	2b00      	cmp	r3, #0
 8007904:	d00c      	beq.n	8007920 <HAL_UART_IRQHandler+0x2ec>
 8007906:	69bb      	ldr	r3, [r7, #24]
 8007908:	2b00      	cmp	r3, #0
 800790a:	da09      	bge.n	8007920 <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 fc94 	bl	800823a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007912:	bf00      	nop
 8007914:	e004      	b.n	8007920 <HAL_UART_IRQHandler+0x2ec>
      return;
 8007916:	bf00      	nop
 8007918:	e002      	b.n	8007920 <HAL_UART_IRQHandler+0x2ec>
    return;
 800791a:	bf00      	nop
 800791c:	e000      	b.n	8007920 <HAL_UART_IRQHandler+0x2ec>
    return;
 800791e:	bf00      	nop
  }
}
 8007920:	3720      	adds	r7, #32
 8007922:	46bd      	mov	sp, r7
 8007924:	bd80      	pop	{r7, pc}
 8007926:	bf00      	nop
 8007928:	10000001 	.word	0x10000001
 800792c:	04000120 	.word	0x04000120
 8007930:	080081c7 	.word	0x080081c7

08007934 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800793c:	bf00      	nop
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800795c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007960:	b088      	sub	sp, #32
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007966:	2300      	movs	r3, #0
 8007968:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	689a      	ldr	r2, [r3, #8]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	691b      	ldr	r3, [r3, #16]
 8007972:	431a      	orrs	r2, r3
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	431a      	orrs	r2, r3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	69db      	ldr	r3, [r3, #28]
 800797e:	4313      	orrs	r3, r2
 8007980:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007986:	69fa      	ldr	r2, [r7, #28]
 8007988:	4313      	orrs	r3, r2
 800798a:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	4bb0      	ldr	r3, [pc, #704]	; (8007c54 <UART_SetConfig+0x2f8>)
 8007994:	4013      	ands	r3, r2
 8007996:	687a      	ldr	r2, [r7, #4]
 8007998:	6812      	ldr	r2, [r2, #0]
 800799a:	69f9      	ldr	r1, [r7, #28]
 800799c:	430b      	orrs	r3, r1
 800799e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	68da      	ldr	r2, [r3, #12]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	430a      	orrs	r2, r1
 80079b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	4aa5      	ldr	r2, [pc, #660]	; (8007c58 <UART_SetConfig+0x2fc>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d004      	beq.n	80079d0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	69fa      	ldr	r2, [r7, #28]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80079da:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	6812      	ldr	r2, [r2, #0]
 80079e2:	69f9      	ldr	r1, [r7, #28]
 80079e4:	430b      	orrs	r3, r1
 80079e6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ee:	f023 010f 	bic.w	r1, r3, #15
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	430a      	orrs	r2, r1
 80079fc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	4a96      	ldr	r2, [pc, #600]	; (8007c5c <UART_SetConfig+0x300>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d121      	bne.n	8007a4c <UART_SetConfig+0xf0>
 8007a08:	4b95      	ldr	r3, [pc, #596]	; (8007c60 <UART_SetConfig+0x304>)
 8007a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a0e:	f003 0303 	and.w	r3, r3, #3
 8007a12:	2b03      	cmp	r3, #3
 8007a14:	d816      	bhi.n	8007a44 <UART_SetConfig+0xe8>
 8007a16:	a201      	add	r2, pc, #4	; (adr r2, 8007a1c <UART_SetConfig+0xc0>)
 8007a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a1c:	08007a2d 	.word	0x08007a2d
 8007a20:	08007a39 	.word	0x08007a39
 8007a24:	08007a33 	.word	0x08007a33
 8007a28:	08007a3f 	.word	0x08007a3f
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	76fb      	strb	r3, [r7, #27]
 8007a30:	e0be      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007a32:	2302      	movs	r3, #2
 8007a34:	76fb      	strb	r3, [r7, #27]
 8007a36:	e0bb      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007a38:	2304      	movs	r3, #4
 8007a3a:	76fb      	strb	r3, [r7, #27]
 8007a3c:	e0b8      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007a3e:	2308      	movs	r3, #8
 8007a40:	76fb      	strb	r3, [r7, #27]
 8007a42:	e0b5      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007a44:	2310      	movs	r3, #16
 8007a46:	76fb      	strb	r3, [r7, #27]
 8007a48:	bf00      	nop
 8007a4a:	e0b1      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	4a84      	ldr	r2, [pc, #528]	; (8007c64 <UART_SetConfig+0x308>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d134      	bne.n	8007ac0 <UART_SetConfig+0x164>
 8007a56:	4b82      	ldr	r3, [pc, #520]	; (8007c60 <UART_SetConfig+0x304>)
 8007a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a5c:	f003 030c 	and.w	r3, r3, #12
 8007a60:	2b0c      	cmp	r3, #12
 8007a62:	d829      	bhi.n	8007ab8 <UART_SetConfig+0x15c>
 8007a64:	a201      	add	r2, pc, #4	; (adr r2, 8007a6c <UART_SetConfig+0x110>)
 8007a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a6a:	bf00      	nop
 8007a6c:	08007aa1 	.word	0x08007aa1
 8007a70:	08007ab9 	.word	0x08007ab9
 8007a74:	08007ab9 	.word	0x08007ab9
 8007a78:	08007ab9 	.word	0x08007ab9
 8007a7c:	08007aad 	.word	0x08007aad
 8007a80:	08007ab9 	.word	0x08007ab9
 8007a84:	08007ab9 	.word	0x08007ab9
 8007a88:	08007ab9 	.word	0x08007ab9
 8007a8c:	08007aa7 	.word	0x08007aa7
 8007a90:	08007ab9 	.word	0x08007ab9
 8007a94:	08007ab9 	.word	0x08007ab9
 8007a98:	08007ab9 	.word	0x08007ab9
 8007a9c:	08007ab3 	.word	0x08007ab3
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	76fb      	strb	r3, [r7, #27]
 8007aa4:	e084      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007aa6:	2302      	movs	r3, #2
 8007aa8:	76fb      	strb	r3, [r7, #27]
 8007aaa:	e081      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007aac:	2304      	movs	r3, #4
 8007aae:	76fb      	strb	r3, [r7, #27]
 8007ab0:	e07e      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007ab2:	2308      	movs	r3, #8
 8007ab4:	76fb      	strb	r3, [r7, #27]
 8007ab6:	e07b      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007ab8:	2310      	movs	r3, #16
 8007aba:	76fb      	strb	r3, [r7, #27]
 8007abc:	bf00      	nop
 8007abe:	e077      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	4a68      	ldr	r2, [pc, #416]	; (8007c68 <UART_SetConfig+0x30c>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d120      	bne.n	8007b0c <UART_SetConfig+0x1b0>
 8007aca:	4b65      	ldr	r3, [pc, #404]	; (8007c60 <UART_SetConfig+0x304>)
 8007acc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ad0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007ad4:	2b10      	cmp	r3, #16
 8007ad6:	d00f      	beq.n	8007af8 <UART_SetConfig+0x19c>
 8007ad8:	2b10      	cmp	r3, #16
 8007ada:	d802      	bhi.n	8007ae2 <UART_SetConfig+0x186>
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d005      	beq.n	8007aec <UART_SetConfig+0x190>
 8007ae0:	e010      	b.n	8007b04 <UART_SetConfig+0x1a8>
 8007ae2:	2b20      	cmp	r3, #32
 8007ae4:	d005      	beq.n	8007af2 <UART_SetConfig+0x196>
 8007ae6:	2b30      	cmp	r3, #48	; 0x30
 8007ae8:	d009      	beq.n	8007afe <UART_SetConfig+0x1a2>
 8007aea:	e00b      	b.n	8007b04 <UART_SetConfig+0x1a8>
 8007aec:	2300      	movs	r3, #0
 8007aee:	76fb      	strb	r3, [r7, #27]
 8007af0:	e05e      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007af2:	2302      	movs	r3, #2
 8007af4:	76fb      	strb	r3, [r7, #27]
 8007af6:	e05b      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007af8:	2304      	movs	r3, #4
 8007afa:	76fb      	strb	r3, [r7, #27]
 8007afc:	e058      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007afe:	2308      	movs	r3, #8
 8007b00:	76fb      	strb	r3, [r7, #27]
 8007b02:	e055      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b04:	2310      	movs	r3, #16
 8007b06:	76fb      	strb	r3, [r7, #27]
 8007b08:	bf00      	nop
 8007b0a:	e051      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a56      	ldr	r2, [pc, #344]	; (8007c6c <UART_SetConfig+0x310>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d120      	bne.n	8007b58 <UART_SetConfig+0x1fc>
 8007b16:	4b52      	ldr	r3, [pc, #328]	; (8007c60 <UART_SetConfig+0x304>)
 8007b18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b1c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007b20:	2b40      	cmp	r3, #64	; 0x40
 8007b22:	d00f      	beq.n	8007b44 <UART_SetConfig+0x1e8>
 8007b24:	2b40      	cmp	r3, #64	; 0x40
 8007b26:	d802      	bhi.n	8007b2e <UART_SetConfig+0x1d2>
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d005      	beq.n	8007b38 <UART_SetConfig+0x1dc>
 8007b2c:	e010      	b.n	8007b50 <UART_SetConfig+0x1f4>
 8007b2e:	2b80      	cmp	r3, #128	; 0x80
 8007b30:	d005      	beq.n	8007b3e <UART_SetConfig+0x1e2>
 8007b32:	2bc0      	cmp	r3, #192	; 0xc0
 8007b34:	d009      	beq.n	8007b4a <UART_SetConfig+0x1ee>
 8007b36:	e00b      	b.n	8007b50 <UART_SetConfig+0x1f4>
 8007b38:	2300      	movs	r3, #0
 8007b3a:	76fb      	strb	r3, [r7, #27]
 8007b3c:	e038      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b3e:	2302      	movs	r3, #2
 8007b40:	76fb      	strb	r3, [r7, #27]
 8007b42:	e035      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b44:	2304      	movs	r3, #4
 8007b46:	76fb      	strb	r3, [r7, #27]
 8007b48:	e032      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b4a:	2308      	movs	r3, #8
 8007b4c:	76fb      	strb	r3, [r7, #27]
 8007b4e:	e02f      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b50:	2310      	movs	r3, #16
 8007b52:	76fb      	strb	r3, [r7, #27]
 8007b54:	bf00      	nop
 8007b56:	e02b      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a3e      	ldr	r2, [pc, #248]	; (8007c58 <UART_SetConfig+0x2fc>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d124      	bne.n	8007bac <UART_SetConfig+0x250>
 8007b62:	4b3f      	ldr	r3, [pc, #252]	; (8007c60 <UART_SetConfig+0x304>)
 8007b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b68:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007b6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b70:	d012      	beq.n	8007b98 <UART_SetConfig+0x23c>
 8007b72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b76:	d802      	bhi.n	8007b7e <UART_SetConfig+0x222>
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d007      	beq.n	8007b8c <UART_SetConfig+0x230>
 8007b7c:	e012      	b.n	8007ba4 <UART_SetConfig+0x248>
 8007b7e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007b82:	d006      	beq.n	8007b92 <UART_SetConfig+0x236>
 8007b84:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007b88:	d009      	beq.n	8007b9e <UART_SetConfig+0x242>
 8007b8a:	e00b      	b.n	8007ba4 <UART_SetConfig+0x248>
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	76fb      	strb	r3, [r7, #27]
 8007b90:	e00e      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b92:	2302      	movs	r3, #2
 8007b94:	76fb      	strb	r3, [r7, #27]
 8007b96:	e00b      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b98:	2304      	movs	r3, #4
 8007b9a:	76fb      	strb	r3, [r7, #27]
 8007b9c:	e008      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007b9e:	2308      	movs	r3, #8
 8007ba0:	76fb      	strb	r3, [r7, #27]
 8007ba2:	e005      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007ba4:	2310      	movs	r3, #16
 8007ba6:	76fb      	strb	r3, [r7, #27]
 8007ba8:	bf00      	nop
 8007baa:	e001      	b.n	8007bb0 <UART_SetConfig+0x254>
 8007bac:	2310      	movs	r3, #16
 8007bae:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a28      	ldr	r2, [pc, #160]	; (8007c58 <UART_SetConfig+0x2fc>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	f040 80a1 	bne.w	8007cfe <UART_SetConfig+0x3a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007bbc:	7efb      	ldrb	r3, [r7, #27]
 8007bbe:	2b08      	cmp	r3, #8
 8007bc0:	d823      	bhi.n	8007c0a <UART_SetConfig+0x2ae>
 8007bc2:	a201      	add	r2, pc, #4	; (adr r2, 8007bc8 <UART_SetConfig+0x26c>)
 8007bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bc8:	08007bed 	.word	0x08007bed
 8007bcc:	08007c0b 	.word	0x08007c0b
 8007bd0:	08007bf5 	.word	0x08007bf5
 8007bd4:	08007c0b 	.word	0x08007c0b
 8007bd8:	08007bfb 	.word	0x08007bfb
 8007bdc:	08007c0b 	.word	0x08007c0b
 8007be0:	08007c0b 	.word	0x08007c0b
 8007be4:	08007c0b 	.word	0x08007c0b
 8007be8:	08007c03 	.word	0x08007c03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bec:	f7fd fae2 	bl	80051b4 <HAL_RCC_GetPCLK1Freq>
 8007bf0:	6178      	str	r0, [r7, #20]
        break;
 8007bf2:	e00f      	b.n	8007c14 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bf4:	4b1e      	ldr	r3, [pc, #120]	; (8007c70 <UART_SetConfig+0x314>)
 8007bf6:	617b      	str	r3, [r7, #20]
        break;
 8007bf8:	e00c      	b.n	8007c14 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007bfa:	f7fd fa6d 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8007bfe:	6178      	str	r0, [r7, #20]
        break;
 8007c00:	e008      	b.n	8007c14 <UART_SetConfig+0x2b8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c06:	617b      	str	r3, [r7, #20]
        break;
 8007c08:	e004      	b.n	8007c14 <UART_SetConfig+0x2b8>
      default:
        pclk = 0U;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007c0e:	2301      	movs	r3, #1
 8007c10:	76bb      	strb	r3, [r7, #26]
        break;
 8007c12:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	f000 8130 	beq.w	8007e7c <UART_SetConfig+0x520>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c20:	4a14      	ldr	r2, [pc, #80]	; (8007c74 <UART_SetConfig+0x318>)
 8007c22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c26:	461a      	mov	r2, r3
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c2e:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685a      	ldr	r2, [r3, #4]
 8007c34:	4613      	mov	r3, r2
 8007c36:	005b      	lsls	r3, r3, #1
 8007c38:	4413      	add	r3, r2
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	429a      	cmp	r2, r3
 8007c3e:	d305      	bcc.n	8007c4c <UART_SetConfig+0x2f0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	685b      	ldr	r3, [r3, #4]
 8007c44:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c46:	68ba      	ldr	r2, [r7, #8]
 8007c48:	429a      	cmp	r2, r3
 8007c4a:	d915      	bls.n	8007c78 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	76bb      	strb	r3, [r7, #26]
 8007c50:	e114      	b.n	8007e7c <UART_SetConfig+0x520>
 8007c52:	bf00      	nop
 8007c54:	cfff69f3 	.word	0xcfff69f3
 8007c58:	40008000 	.word	0x40008000
 8007c5c:	40013800 	.word	0x40013800
 8007c60:	40021000 	.word	0x40021000
 8007c64:	40004400 	.word	0x40004400
 8007c68:	40004800 	.word	0x40004800
 8007c6c:	40004c00 	.word	0x40004c00
 8007c70:	00f42400 	.word	0x00f42400
 8007c74:	0800b444 	.word	0x0800b444
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c78:	697b      	ldr	r3, [r7, #20]
 8007c7a:	4618      	mov	r0, r3
 8007c7c:	f04f 0100 	mov.w	r1, #0
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c84:	4a87      	ldr	r2, [pc, #540]	; (8007ea4 <UART_SetConfig+0x548>)
 8007c86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	f04f 0400 	mov.w	r4, #0
 8007c90:	461a      	mov	r2, r3
 8007c92:	4623      	mov	r3, r4
 8007c94:	f7f8 ffb0 	bl	8000bf8 <__aeabi_uldivmod>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	460c      	mov	r4, r1
 8007c9c:	4619      	mov	r1, r3
 8007c9e:	4622      	mov	r2, r4
 8007ca0:	f04f 0300 	mov.w	r3, #0
 8007ca4:	f04f 0400 	mov.w	r4, #0
 8007ca8:	0214      	lsls	r4, r2, #8
 8007caa:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007cae:	020b      	lsls	r3, r1, #8
 8007cb0:	687a      	ldr	r2, [r7, #4]
 8007cb2:	6852      	ldr	r2, [r2, #4]
 8007cb4:	0852      	lsrs	r2, r2, #1
 8007cb6:	4611      	mov	r1, r2
 8007cb8:	f04f 0200 	mov.w	r2, #0
 8007cbc:	eb13 0b01 	adds.w	fp, r3, r1
 8007cc0:	eb44 0c02 	adc.w	ip, r4, r2
 8007cc4:	4658      	mov	r0, fp
 8007cc6:	4661      	mov	r1, ip
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	f04f 0400 	mov.w	r4, #0
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	4623      	mov	r3, r4
 8007cd4:	f7f8 ff90 	bl	8000bf8 <__aeabi_uldivmod>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	460c      	mov	r4, r1
 8007cdc:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007ce4:	d308      	bcc.n	8007cf8 <UART_SetConfig+0x39c>
 8007ce6:	693b      	ldr	r3, [r7, #16]
 8007ce8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007cec:	d204      	bcs.n	8007cf8 <UART_SetConfig+0x39c>
        {
          huart->Instance->BRR = usartdiv;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	693a      	ldr	r2, [r7, #16]
 8007cf4:	60da      	str	r2, [r3, #12]
 8007cf6:	e0c1      	b.n	8007e7c <UART_SetConfig+0x520>
        }
        else
        {
          ret = HAL_ERROR;
 8007cf8:	2301      	movs	r3, #1
 8007cfa:	76bb      	strb	r3, [r7, #26]
 8007cfc:	e0be      	b.n	8007e7c <UART_SetConfig+0x520>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	69db      	ldr	r3, [r3, #28]
 8007d02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d06:	d164      	bne.n	8007dd2 <UART_SetConfig+0x476>
  {
    switch (clocksource)
 8007d08:	7efb      	ldrb	r3, [r7, #27]
 8007d0a:	2b08      	cmp	r3, #8
 8007d0c:	d827      	bhi.n	8007d5e <UART_SetConfig+0x402>
 8007d0e:	a201      	add	r2, pc, #4	; (adr r2, 8007d14 <UART_SetConfig+0x3b8>)
 8007d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d14:	08007d39 	.word	0x08007d39
 8007d18:	08007d41 	.word	0x08007d41
 8007d1c:	08007d49 	.word	0x08007d49
 8007d20:	08007d5f 	.word	0x08007d5f
 8007d24:	08007d4f 	.word	0x08007d4f
 8007d28:	08007d5f 	.word	0x08007d5f
 8007d2c:	08007d5f 	.word	0x08007d5f
 8007d30:	08007d5f 	.word	0x08007d5f
 8007d34:	08007d57 	.word	0x08007d57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d38:	f7fd fa3c 	bl	80051b4 <HAL_RCC_GetPCLK1Freq>
 8007d3c:	6178      	str	r0, [r7, #20]
        break;
 8007d3e:	e013      	b.n	8007d68 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d40:	f7fd fa4e 	bl	80051e0 <HAL_RCC_GetPCLK2Freq>
 8007d44:	6178      	str	r0, [r7, #20]
        break;
 8007d46:	e00f      	b.n	8007d68 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d48:	4b57      	ldr	r3, [pc, #348]	; (8007ea8 <UART_SetConfig+0x54c>)
 8007d4a:	617b      	str	r3, [r7, #20]
        break;
 8007d4c:	e00c      	b.n	8007d68 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d4e:	f7fd f9c3 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8007d52:	6178      	str	r0, [r7, #20]
        break;
 8007d54:	e008      	b.n	8007d68 <UART_SetConfig+0x40c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d5a:	617b      	str	r3, [r7, #20]
        break;
 8007d5c:	e004      	b.n	8007d68 <UART_SetConfig+0x40c>
      default:
        pclk = 0U;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007d62:	2301      	movs	r3, #1
 8007d64:	76bb      	strb	r3, [r7, #26]
        break;
 8007d66:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	2b00      	cmp	r3, #0
 8007d6c:	f000 8086 	beq.w	8007e7c <UART_SetConfig+0x520>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d74:	4a4b      	ldr	r2, [pc, #300]	; (8007ea4 <UART_SetConfig+0x548>)
 8007d76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d82:	005a      	lsls	r2, r3, #1
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	085b      	lsrs	r3, r3, #1
 8007d8a:	441a      	add	r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	685b      	ldr	r3, [r3, #4]
 8007d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	2b0f      	cmp	r3, #15
 8007d9c:	d916      	bls.n	8007dcc <UART_SetConfig+0x470>
 8007d9e:	693b      	ldr	r3, [r7, #16]
 8007da0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007da4:	d212      	bcs.n	8007dcc <UART_SetConfig+0x470>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	f023 030f 	bic.w	r3, r3, #15
 8007dae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	085b      	lsrs	r3, r3, #1
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	f003 0307 	and.w	r3, r3, #7
 8007dba:	b29a      	uxth	r2, r3
 8007dbc:	89fb      	ldrh	r3, [r7, #14]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	89fa      	ldrh	r2, [r7, #14]
 8007dc8:	60da      	str	r2, [r3, #12]
 8007dca:	e057      	b.n	8007e7c <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 8007dcc:	2301      	movs	r3, #1
 8007dce:	76bb      	strb	r3, [r7, #26]
 8007dd0:	e054      	b.n	8007e7c <UART_SetConfig+0x520>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007dd2:	7efb      	ldrb	r3, [r7, #27]
 8007dd4:	2b08      	cmp	r3, #8
 8007dd6:	d828      	bhi.n	8007e2a <UART_SetConfig+0x4ce>
 8007dd8:	a201      	add	r2, pc, #4	; (adr r2, 8007de0 <UART_SetConfig+0x484>)
 8007dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dde:	bf00      	nop
 8007de0:	08007e05 	.word	0x08007e05
 8007de4:	08007e0d 	.word	0x08007e0d
 8007de8:	08007e15 	.word	0x08007e15
 8007dec:	08007e2b 	.word	0x08007e2b
 8007df0:	08007e1b 	.word	0x08007e1b
 8007df4:	08007e2b 	.word	0x08007e2b
 8007df8:	08007e2b 	.word	0x08007e2b
 8007dfc:	08007e2b 	.word	0x08007e2b
 8007e00:	08007e23 	.word	0x08007e23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e04:	f7fd f9d6 	bl	80051b4 <HAL_RCC_GetPCLK1Freq>
 8007e08:	6178      	str	r0, [r7, #20]
        break;
 8007e0a:	e013      	b.n	8007e34 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e0c:	f7fd f9e8 	bl	80051e0 <HAL_RCC_GetPCLK2Freq>
 8007e10:	6178      	str	r0, [r7, #20]
        break;
 8007e12:	e00f      	b.n	8007e34 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e14:	4b24      	ldr	r3, [pc, #144]	; (8007ea8 <UART_SetConfig+0x54c>)
 8007e16:	617b      	str	r3, [r7, #20]
        break;
 8007e18:	e00c      	b.n	8007e34 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e1a:	f7fd f95d 	bl	80050d8 <HAL_RCC_GetSysClockFreq>
 8007e1e:	6178      	str	r0, [r7, #20]
        break;
 8007e20:	e008      	b.n	8007e34 <UART_SetConfig+0x4d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e26:	617b      	str	r3, [r7, #20]
        break;
 8007e28:	e004      	b.n	8007e34 <UART_SetConfig+0x4d8>
      default:
        pclk = 0U;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	76bb      	strb	r3, [r7, #26]
        break;
 8007e32:	bf00      	nop
    }

    if (pclk != 0U)
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d020      	beq.n	8007e7c <UART_SetConfig+0x520>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3e:	4a19      	ldr	r2, [pc, #100]	; (8007ea4 <UART_SetConfig+0x548>)
 8007e40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e44:	461a      	mov	r2, r3
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	685b      	ldr	r3, [r3, #4]
 8007e50:	085b      	lsrs	r3, r3, #1
 8007e52:	441a      	add	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e60:	693b      	ldr	r3, [r7, #16]
 8007e62:	2b0f      	cmp	r3, #15
 8007e64:	d908      	bls.n	8007e78 <UART_SetConfig+0x51c>
 8007e66:	693b      	ldr	r3, [r7, #16]
 8007e68:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e6c:	d204      	bcs.n	8007e78 <UART_SetConfig+0x51c>
      {
        huart->Instance->BRR = usartdiv;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	693a      	ldr	r2, [r7, #16]
 8007e74:	60da      	str	r2, [r3, #12]
 8007e76:	e001      	b.n	8007e7c <UART_SetConfig+0x520>
      }
      else
      {
        ret = HAL_ERROR;
 8007e78:	2301      	movs	r3, #1
 8007e7a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	2201      	movs	r2, #1
 8007e80:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2201      	movs	r2, #1
 8007e88:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2200      	movs	r2, #0
 8007e90:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	2200      	movs	r2, #0
 8007e96:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8007e98:	7ebb      	ldrb	r3, [r7, #26]
}
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	3720      	adds	r7, #32
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007ea4:	0800b444 	.word	0x0800b444
 8007ea8:	00f42400 	.word	0x00f42400

08007eac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eb8:	f003 0301 	and.w	r3, r3, #1
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00a      	beq.n	8007ed6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	430a      	orrs	r2, r1
 8007ed4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00a      	beq.n	8007ef8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	685b      	ldr	r3, [r3, #4]
 8007ee8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007efc:	f003 0304 	and.w	r3, r3, #4
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d00a      	beq.n	8007f1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	430a      	orrs	r2, r1
 8007f18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f1e:	f003 0308 	and.w	r3, r3, #8
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d00a      	beq.n	8007f3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	430a      	orrs	r2, r1
 8007f3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f40:	f003 0310 	and.w	r3, r3, #16
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00a      	beq.n	8007f5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	430a      	orrs	r2, r1
 8007f5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f62:	f003 0320 	and.w	r3, r3, #32
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d00a      	beq.n	8007f80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	689b      	ldr	r3, [r3, #8]
 8007f70:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	430a      	orrs	r2, r1
 8007f7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d01a      	beq.n	8007fc2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fa6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007faa:	d10a      	bne.n	8007fc2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	685b      	ldr	r3, [r3, #4]
 8007fb2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	430a      	orrs	r2, r1
 8007fc0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00a      	beq.n	8007fe4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	430a      	orrs	r2, r1
 8007fe2:	605a      	str	r2, [r3, #4]
  }
}
 8007fe4:	bf00      	nop
 8007fe6:	370c      	adds	r7, #12
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fee:	4770      	bx	lr

08007ff0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b086      	sub	sp, #24
 8007ff4:	af02      	add	r7, sp, #8
 8007ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008000:	f7fa f9c8 	bl	8002394 <HAL_GetTick>
 8008004:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f003 0308 	and.w	r3, r3, #8
 8008010:	2b08      	cmp	r3, #8
 8008012:	d10e      	bne.n	8008032 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008014:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008018:	9300      	str	r3, [sp, #0]
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2200      	movs	r2, #0
 800801e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008022:	6878      	ldr	r0, [r7, #4]
 8008024:	f000 f82c 	bl	8008080 <UART_WaitOnFlagUntilTimeout>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d001      	beq.n	8008032 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800802e:	2303      	movs	r3, #3
 8008030:	e022      	b.n	8008078 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f003 0304 	and.w	r3, r3, #4
 800803c:	2b04      	cmp	r3, #4
 800803e:	d10e      	bne.n	800805e <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008040:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008044:	9300      	str	r3, [sp, #0]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	2200      	movs	r2, #0
 800804a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f000 f816 	bl	8008080 <UART_WaitOnFlagUntilTimeout>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d001      	beq.n	800805e <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800805a:	2303      	movs	r3, #3
 800805c:	e00c      	b.n	8008078 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	2220      	movs	r2, #32
 8008062:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2220      	movs	r2, #32
 800806a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2200      	movs	r2, #0
 8008072:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008076:	2300      	movs	r3, #0
}
 8008078:	4618      	mov	r0, r3
 800807a:	3710      	adds	r7, #16
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}

08008080 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	60f8      	str	r0, [r7, #12]
 8008088:	60b9      	str	r1, [r7, #8]
 800808a:	603b      	str	r3, [r7, #0]
 800808c:	4613      	mov	r3, r2
 800808e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008090:	e062      	b.n	8008158 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008092:	69bb      	ldr	r3, [r7, #24]
 8008094:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008098:	d05e      	beq.n	8008158 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800809a:	f7fa f97b 	bl	8002394 <HAL_GetTick>
 800809e:	4602      	mov	r2, r0
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	1ad3      	subs	r3, r2, r3
 80080a4:	69ba      	ldr	r2, [r7, #24]
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d302      	bcc.n	80080b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80080aa:	69bb      	ldr	r3, [r7, #24]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d11d      	bne.n	80080ec <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80080be:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	689a      	ldr	r2, [r3, #8]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f022 0201 	bic.w	r2, r2, #1
 80080ce:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2220      	movs	r2, #32
 80080d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2220      	movs	r2, #32
 80080dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2200      	movs	r2, #0
 80080e4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e045      	b.n	8008178 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0304 	and.w	r3, r3, #4
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d02e      	beq.n	8008158 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	69db      	ldr	r3, [r3, #28]
 8008100:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008104:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008108:	d126      	bne.n	8008158 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008112:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008122:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689a      	ldr	r2, [r3, #8]
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f022 0201 	bic.w	r2, r2, #1
 8008132:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2220      	movs	r2, #32
 8008138:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2220      	movs	r2, #32
 8008140:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2220      	movs	r2, #32
 8008148:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2200      	movs	r2, #0
 8008150:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8008154:	2303      	movs	r3, #3
 8008156:	e00f      	b.n	8008178 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	69da      	ldr	r2, [r3, #28]
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	4013      	ands	r3, r2
 8008162:	68ba      	ldr	r2, [r7, #8]
 8008164:	429a      	cmp	r2, r3
 8008166:	bf0c      	ite	eq
 8008168:	2301      	moveq	r3, #1
 800816a:	2300      	movne	r3, #0
 800816c:	b2db      	uxtb	r3, r3
 800816e:	461a      	mov	r2, r3
 8008170:	79fb      	ldrb	r3, [r7, #7]
 8008172:	429a      	cmp	r2, r3
 8008174:	d08d      	beq.n	8008092 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008176:	2300      	movs	r3, #0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3710      	adds	r7, #16
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}

08008180 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008196:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	6812      	ldr	r2, [r2, #0]
 80081a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80081a6:	f023 0301 	bic.w	r3, r3, #1
 80081aa:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2220      	movs	r2, #32
 80081b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	66da      	str	r2, [r3, #108]	; 0x6c
}
 80081ba:	bf00      	nop
 80081bc:	370c      	adds	r7, #12
 80081be:	46bd      	mov	sp, r7
 80081c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c4:	4770      	bx	lr

080081c6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80081c6:	b580      	push	{r7, lr}
 80081c8:	b084      	sub	sp, #16
 80081ca:	af00      	add	r7, sp, #0
 80081cc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081d2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80081e4:	68f8      	ldr	r0, [r7, #12]
 80081e6:	f7ff fbaf 	bl	8007948 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80081ea:	bf00      	nop
 80081ec:	3710      	adds	r7, #16
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b082      	sub	sp, #8
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	681a      	ldr	r2, [r3, #0]
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008208:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2220      	movs	r2, #32
 800820e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2200      	movs	r2, #0
 8008216:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008218:	6878      	ldr	r0, [r7, #4]
 800821a:	f7ff fb8b 	bl	8007934 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800821e:	bf00      	nop
 8008220:	3708      	adds	r7, #8
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}

08008226 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008226:	b480      	push	{r7}
 8008228:	b083      	sub	sp, #12
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800822e:	bf00      	nop
 8008230:	370c      	adds	r7, #12
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr

0800823a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800823a:	b480      	push	{r7}
 800823c:	b083      	sub	sp, #12
 800823e:	af00      	add	r7, sp, #0
 8008240:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008242:	bf00      	nop
 8008244:	370c      	adds	r7, #12
 8008246:	46bd      	mov	sp, r7
 8008248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824c:	4770      	bx	lr

0800824e <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800824e:	b480      	push	{r7}
 8008250:	b083      	sub	sp, #12
 8008252:	af00      	add	r7, sp, #0
 8008254:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008256:	bf00      	nop
 8008258:	370c      	adds	r7, #12
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr

08008262 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008262:	b480      	push	{r7}
 8008264:	b085      	sub	sp, #20
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008270:	2b01      	cmp	r3, #1
 8008272:	d101      	bne.n	8008278 <HAL_UARTEx_DisableFifoMode+0x16>
 8008274:	2302      	movs	r3, #2
 8008276:	e027      	b.n	80082c8 <HAL_UARTEx_DisableFifoMode+0x66>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2224      	movs	r2, #36	; 0x24
 8008284:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681a      	ldr	r2, [r3, #0]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f022 0201 	bic.w	r2, r2, #1
 800829e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80082a6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	68fa      	ldr	r2, [r7, #12]
 80082b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2220      	movs	r2, #32
 80082ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80082c6:	2300      	movs	r3, #0
}
 80082c8:	4618      	mov	r0, r3
 80082ca:	3714      	adds	r7, #20
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr

080082d4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
 80082dc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80082e4:	2b01      	cmp	r3, #1
 80082e6:	d101      	bne.n	80082ec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80082e8:	2302      	movs	r3, #2
 80082ea:	e02d      	b.n	8008348 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	2224      	movs	r2, #36	; 0x24
 80082f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f022 0201 	bic.w	r2, r2, #1
 8008312:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	689b      	ldr	r3, [r3, #8]
 800831a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	683a      	ldr	r2, [r7, #0]
 8008324:	430a      	orrs	r2, r1
 8008326:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f000 f84f 	bl	80083cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68fa      	ldr	r2, [r7, #12]
 8008334:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	2220      	movs	r2, #32
 800833a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	2200      	movs	r2, #0
 8008342:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008346:	2300      	movs	r3, #0
}
 8008348:	4618      	mov	r0, r3
 800834a:	3710      	adds	r7, #16
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8008360:	2b01      	cmp	r3, #1
 8008362:	d101      	bne.n	8008368 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008364:	2302      	movs	r3, #2
 8008366:	e02d      	b.n	80083c4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2224      	movs	r2, #36	; 0x24
 8008374:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f022 0201 	bic.w	r2, r2, #1
 800838e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	689b      	ldr	r3, [r3, #8]
 8008396:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	683a      	ldr	r2, [r7, #0]
 80083a0:	430a      	orrs	r2, r1
 80083a2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f000 f811 	bl	80083cc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	68fa      	ldr	r2, [r7, #12]
 80083b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	2220      	movs	r2, #32
 80083b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2200      	movs	r2, #0
 80083be:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80083c2:	2300      	movs	r3, #0
}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3710      	adds	r7, #16
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80083cc:	b480      	push	{r7}
 80083ce:	b089      	sub	sp, #36	; 0x24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 80083d4:	4a2f      	ldr	r2, [pc, #188]	; (8008494 <UARTEx_SetNbDataToProcess+0xc8>)
 80083d6:	f107 0314 	add.w	r3, r7, #20
 80083da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80083de:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 80083e2:	4a2d      	ldr	r2, [pc, #180]	; (8008498 <UARTEx_SetNbDataToProcess+0xcc>)
 80083e4:	f107 030c 	add.w	r3, r7, #12
 80083e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80083ec:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d108      	bne.n	800840a <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008408:	e03d      	b.n	8008486 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800840a:	2308      	movs	r3, #8
 800840c:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800840e:	2308      	movs	r3, #8
 8008410:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	0e5b      	lsrs	r3, r3, #25
 800841a:	b2db      	uxtb	r3, r3
 800841c:	f003 0307 	and.w	r3, r3, #7
 8008420:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	0f5b      	lsrs	r3, r3, #29
 800842a:	b2db      	uxtb	r3, r3
 800842c:	f003 0307 	and.w	r3, r3, #7
 8008430:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008432:	7fbb      	ldrb	r3, [r7, #30]
 8008434:	7f3a      	ldrb	r2, [r7, #28]
 8008436:	f107 0120 	add.w	r1, r7, #32
 800843a:	440a      	add	r2, r1
 800843c:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008440:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008444:	7f3a      	ldrb	r2, [r7, #28]
 8008446:	f107 0120 	add.w	r1, r7, #32
 800844a:	440a      	add	r2, r1
 800844c:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008450:	fb93 f3f2 	sdiv	r3, r3, r2
 8008454:	b29a      	uxth	r2, r3
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800845c:	7ffb      	ldrb	r3, [r7, #31]
 800845e:	7f7a      	ldrb	r2, [r7, #29]
 8008460:	f107 0120 	add.w	r1, r7, #32
 8008464:	440a      	add	r2, r1
 8008466:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800846a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800846e:	7f7a      	ldrb	r2, [r7, #29]
 8008470:	f107 0120 	add.w	r1, r7, #32
 8008474:	440a      	add	r2, r1
 8008476:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800847a:	fb93 f3f2 	sdiv	r3, r3, r2
 800847e:	b29a      	uxth	r2, r3
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008486:	bf00      	nop
 8008488:	3724      	adds	r7, #36	; 0x24
 800848a:	46bd      	mov	sp, r7
 800848c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008490:	4770      	bx	lr
 8008492:	bf00      	nop
 8008494:	0800b41c 	.word	0x0800b41c
 8008498:	0800b424 	.word	0x0800b424

0800849c <delay>:
#include "stdlib.h"
#include "oledfont.h"

u8 OLED_GRAM[144][8];
void delay(void)
{
 800849c:	b480      	push	{r7}
 800849e:	b083      	sub	sp, #12
 80084a0:	af00      	add	r7, sp, #0
	u8 t = 3;
 80084a2:	2303      	movs	r3, #3
 80084a4:	71fb      	strb	r3, [r7, #7]
	while (t--)
 80084a6:	bf00      	nop
 80084a8:	79fb      	ldrb	r3, [r7, #7]
 80084aa:	1e5a      	subs	r2, r3, #1
 80084ac:	71fa      	strb	r2, [r7, #7]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d1fa      	bne.n	80084a8 <delay+0xc>
		;
}
 80084b2:	bf00      	nop
 80084b4:	370c      	adds	r7, #12
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
	...

080084c0 <OLED_WR_Byte>:
void OLED_WR_Byte(u8 dat, u8 cmd)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	4603      	mov	r3, r0
 80084c8:	460a      	mov	r2, r1
 80084ca:	71fb      	strb	r3, [r7, #7]
 80084cc:	4613      	mov	r3, r2
 80084ce:	71bb      	strb	r3, [r7, #6]
	u8 i;
	if (cmd)
 80084d0:	79bb      	ldrb	r3, [r7, #6]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d006      	beq.n	80084e4 <OLED_WR_Byte+0x24>
		OLED_DC_Set();
 80084d6:	2201      	movs	r2, #1
 80084d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80084dc:	4821      	ldr	r0, [pc, #132]	; (8008564 <OLED_WR_Byte+0xa4>)
 80084de:	f7fc f8a9 	bl	8004634 <HAL_GPIO_WritePin>
 80084e2:	e005      	b.n	80084f0 <OLED_WR_Byte+0x30>
	else
		OLED_DC_Clr();
 80084e4:	2200      	movs	r2, #0
 80084e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80084ea:	481e      	ldr	r0, [pc, #120]	; (8008564 <OLED_WR_Byte+0xa4>)
 80084ec:	f7fc f8a2 	bl	8004634 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; i++)
 80084f0:	2300      	movs	r3, #0
 80084f2:	73fb      	strb	r3, [r7, #15]
 80084f4:	e028      	b.n	8008548 <OLED_WR_Byte+0x88>
	{
		OLED_SCL_Clr();
 80084f6:	2200      	movs	r2, #0
 80084f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80084fc:	4819      	ldr	r0, [pc, #100]	; (8008564 <OLED_WR_Byte+0xa4>)
 80084fe:	f7fc f899 	bl	8004634 <HAL_GPIO_WritePin>

		delay();
 8008502:	f7ff ffcb 	bl	800849c <delay>
		if (dat & 0x80)
 8008506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800850a:	2b00      	cmp	r3, #0
 800850c:	da06      	bge.n	800851c <OLED_WR_Byte+0x5c>
			OLED_SDA_Set();
 800850e:	2201      	movs	r2, #1
 8008510:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008514:	4813      	ldr	r0, [pc, #76]	; (8008564 <OLED_WR_Byte+0xa4>)
 8008516:	f7fc f88d 	bl	8004634 <HAL_GPIO_WritePin>
 800851a:	e005      	b.n	8008528 <OLED_WR_Byte+0x68>
		else
			OLED_SDA_Clr();
 800851c:	2200      	movs	r2, #0
 800851e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8008522:	4810      	ldr	r0, [pc, #64]	; (8008564 <OLED_WR_Byte+0xa4>)
 8008524:	f7fc f886 	bl	8004634 <HAL_GPIO_WritePin>
		delay();
 8008528:	f7ff ffb8 	bl	800849c <delay>
		OLED_SCL_Set();
 800852c:	2201      	movs	r2, #1
 800852e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008532:	480c      	ldr	r0, [pc, #48]	; (8008564 <OLED_WR_Byte+0xa4>)
 8008534:	f7fc f87e 	bl	8004634 <HAL_GPIO_WritePin>
		delay();
 8008538:	f7ff ffb0 	bl	800849c <delay>
		dat <<= 1;
 800853c:	79fb      	ldrb	r3, [r7, #7]
 800853e:	005b      	lsls	r3, r3, #1
 8008540:	71fb      	strb	r3, [r7, #7]
	for (i = 0; i < 8; i++)
 8008542:	7bfb      	ldrb	r3, [r7, #15]
 8008544:	3301      	adds	r3, #1
 8008546:	73fb      	strb	r3, [r7, #15]
 8008548:	7bfb      	ldrb	r3, [r7, #15]
 800854a:	2b07      	cmp	r3, #7
 800854c:	d9d3      	bls.n	80084f6 <OLED_WR_Byte+0x36>
	}
	OLED_DC_Set();
 800854e:	2201      	movs	r2, #1
 8008550:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8008554:	4803      	ldr	r0, [pc, #12]	; (8008564 <OLED_WR_Byte+0xa4>)
 8008556:	f7fc f86d 	bl	8004634 <HAL_GPIO_WritePin>
}
 800855a:	bf00      	nop
 800855c:	3710      	adds	r7, #16
 800855e:	46bd      	mov	sp, r7
 8008560:	bd80      	pop	{r7, pc}
 8008562:	bf00      	nop
 8008564:	48000400 	.word	0x48000400

08008568 <OLED_Refresh>:
	OLED_WR_Byte(0x10, OLED_CMD); //?
	OLED_WR_Byte(0xAE, OLED_CMD); //
}

void OLED_Refresh(void)
{
 8008568:	b580      	push	{r7, lr}
 800856a:	b082      	sub	sp, #8
 800856c:	af00      	add	r7, sp, #0
	u8 i, n;
	for (i = 0; i < 8; i++)
 800856e:	2300      	movs	r3, #0
 8008570:	71fb      	strb	r3, [r7, #7]
 8008572:	e026      	b.n	80085c2 <OLED_Refresh+0x5a>
	{
		OLED_WR_Byte(0xb0 + i, OLED_CMD); //
 8008574:	79fb      	ldrb	r3, [r7, #7]
 8008576:	3b50      	subs	r3, #80	; 0x50
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2100      	movs	r1, #0
 800857c:	4618      	mov	r0, r3
 800857e:	f7ff ff9f 	bl	80084c0 <OLED_WR_Byte>
		OLED_WR_Byte(0x02, OLED_CMD);	  //
 8008582:	2100      	movs	r1, #0
 8008584:	2002      	movs	r0, #2
 8008586:	f7ff ff9b 	bl	80084c0 <OLED_WR_Byte>
		OLED_WR_Byte(0x10, OLED_CMD);	  //
 800858a:	2100      	movs	r1, #0
 800858c:	2010      	movs	r0, #16
 800858e:	f7ff ff97 	bl	80084c0 <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 8008592:	2300      	movs	r3, #0
 8008594:	71bb      	strb	r3, [r7, #6]
 8008596:	e00d      	b.n	80085b4 <OLED_Refresh+0x4c>
			OLED_WR_Byte(OLED_GRAM[n][i], OLED_DATA);
 8008598:	79ba      	ldrb	r2, [r7, #6]
 800859a:	79fb      	ldrb	r3, [r7, #7]
 800859c:	490c      	ldr	r1, [pc, #48]	; (80085d0 <OLED_Refresh+0x68>)
 800859e:	00d2      	lsls	r2, r2, #3
 80085a0:	440a      	add	r2, r1
 80085a2:	4413      	add	r3, r2
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	2101      	movs	r1, #1
 80085a8:	4618      	mov	r0, r3
 80085aa:	f7ff ff89 	bl	80084c0 <OLED_WR_Byte>
		for (n = 0; n < 128; n++)
 80085ae:	79bb      	ldrb	r3, [r7, #6]
 80085b0:	3301      	adds	r3, #1
 80085b2:	71bb      	strb	r3, [r7, #6]
 80085b4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	daed      	bge.n	8008598 <OLED_Refresh+0x30>
	for (i = 0; i < 8; i++)
 80085bc:	79fb      	ldrb	r3, [r7, #7]
 80085be:	3301      	adds	r3, #1
 80085c0:	71fb      	strb	r3, [r7, #7]
 80085c2:	79fb      	ldrb	r3, [r7, #7]
 80085c4:	2b07      	cmp	r3, #7
 80085c6:	d9d5      	bls.n	8008574 <OLED_Refresh+0xc>
	}
}
 80085c8:	bf00      	nop
 80085ca:	3708      	adds	r7, #8
 80085cc:	46bd      	mov	sp, r7
 80085ce:	bd80      	pop	{r7, pc}
 80085d0:	20000514 	.word	0x20000514

080085d4 <OLED_Clear>:

void OLED_Clear(void)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
	u8 i, n;
	for (i = 0; i < 8; i++)
 80085da:	2300      	movs	r3, #0
 80085dc:	71fb      	strb	r3, [r7, #7]
 80085de:	e014      	b.n	800860a <OLED_Clear+0x36>
	{
		for (n = 0; n < 128; n++)
 80085e0:	2300      	movs	r3, #0
 80085e2:	71bb      	strb	r3, [r7, #6]
 80085e4:	e00a      	b.n	80085fc <OLED_Clear+0x28>
		{
			OLED_GRAM[n][i] = 0; //?
 80085e6:	79ba      	ldrb	r2, [r7, #6]
 80085e8:	79fb      	ldrb	r3, [r7, #7]
 80085ea:	490c      	ldr	r1, [pc, #48]	; (800861c <OLED_Clear+0x48>)
 80085ec:	00d2      	lsls	r2, r2, #3
 80085ee:	440a      	add	r2, r1
 80085f0:	4413      	add	r3, r2
 80085f2:	2200      	movs	r2, #0
 80085f4:	701a      	strb	r2, [r3, #0]
		for (n = 0; n < 128; n++)
 80085f6:	79bb      	ldrb	r3, [r7, #6]
 80085f8:	3301      	adds	r3, #1
 80085fa:	71bb      	strb	r3, [r7, #6]
 80085fc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8008600:	2b00      	cmp	r3, #0
 8008602:	daf0      	bge.n	80085e6 <OLED_Clear+0x12>
	for (i = 0; i < 8; i++)
 8008604:	79fb      	ldrb	r3, [r7, #7]
 8008606:	3301      	adds	r3, #1
 8008608:	71fb      	strb	r3, [r7, #7]
 800860a:	79fb      	ldrb	r3, [r7, #7]
 800860c:	2b07      	cmp	r3, #7
 800860e:	d9e7      	bls.n	80085e0 <OLED_Clear+0xc>
		}
	}
	OLED_Refresh(); //
 8008610:	f7ff ffaa 	bl	8008568 <OLED_Refresh>
}
 8008614:	bf00      	nop
 8008616:	3708      	adds	r7, #8
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}
 800861c:	20000514 	.word	0x20000514

08008620 <OLED_DrawPoint>:

void OLED_DrawPoint(u8 x, u8 y, u8 t)
{
 8008620:	b480      	push	{r7}
 8008622:	b085      	sub	sp, #20
 8008624:	af00      	add	r7, sp, #0
 8008626:	4603      	mov	r3, r0
 8008628:	71fb      	strb	r3, [r7, #7]
 800862a:	460b      	mov	r3, r1
 800862c:	71bb      	strb	r3, [r7, #6]
 800862e:	4613      	mov	r3, r2
 8008630:	717b      	strb	r3, [r7, #5]
	u8 i, j;
	i = y / 8;
 8008632:	79bb      	ldrb	r3, [r7, #6]
 8008634:	08db      	lsrs	r3, r3, #3
 8008636:	73fb      	strb	r3, [r7, #15]
	j = y % 8;
 8008638:	79bb      	ldrb	r3, [r7, #6]
 800863a:	f003 0307 	and.w	r3, r3, #7
 800863e:	73bb      	strb	r3, [r7, #14]
	if (t)
 8008640:	797b      	ldrb	r3, [r7, #5]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d018      	beq.n	8008678 <OLED_DrawPoint+0x58>
	{
		OLED_GRAM[x][i] |= 1 << j;
 8008646:	79fa      	ldrb	r2, [r7, #7]
 8008648:	7bfb      	ldrb	r3, [r7, #15]
 800864a:	491b      	ldr	r1, [pc, #108]	; (80086b8 <OLED_DrawPoint+0x98>)
 800864c:	00d2      	lsls	r2, r2, #3
 800864e:	440a      	add	r2, r1
 8008650:	4413      	add	r3, r2
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	b25a      	sxtb	r2, r3
 8008656:	7bbb      	ldrb	r3, [r7, #14]
 8008658:	2101      	movs	r1, #1
 800865a:	fa01 f303 	lsl.w	r3, r1, r3
 800865e:	b25b      	sxtb	r3, r3
 8008660:	4313      	orrs	r3, r2
 8008662:	b259      	sxtb	r1, r3
 8008664:	79fa      	ldrb	r2, [r7, #7]
 8008666:	7bfb      	ldrb	r3, [r7, #15]
 8008668:	b2c8      	uxtb	r0, r1
 800866a:	4913      	ldr	r1, [pc, #76]	; (80086b8 <OLED_DrawPoint+0x98>)
 800866c:	00d2      	lsls	r2, r2, #3
 800866e:	440a      	add	r2, r1
 8008670:	4413      	add	r3, r2
 8008672:	4602      	mov	r2, r0
 8008674:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		OLED_GRAM[x][i] &= ~(1 << j);
	}
}
 8008676:	e019      	b.n	80086ac <OLED_DrawPoint+0x8c>
		OLED_GRAM[x][i] &= ~(1 << j);
 8008678:	79fa      	ldrb	r2, [r7, #7]
 800867a:	7bfb      	ldrb	r3, [r7, #15]
 800867c:	490e      	ldr	r1, [pc, #56]	; (80086b8 <OLED_DrawPoint+0x98>)
 800867e:	00d2      	lsls	r2, r2, #3
 8008680:	440a      	add	r2, r1
 8008682:	4413      	add	r3, r2
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	b25a      	sxtb	r2, r3
 8008688:	7bbb      	ldrb	r3, [r7, #14]
 800868a:	2101      	movs	r1, #1
 800868c:	fa01 f303 	lsl.w	r3, r1, r3
 8008690:	b25b      	sxtb	r3, r3
 8008692:	43db      	mvns	r3, r3
 8008694:	b25b      	sxtb	r3, r3
 8008696:	4013      	ands	r3, r2
 8008698:	b259      	sxtb	r1, r3
 800869a:	79fa      	ldrb	r2, [r7, #7]
 800869c:	7bfb      	ldrb	r3, [r7, #15]
 800869e:	b2c8      	uxtb	r0, r1
 80086a0:	4905      	ldr	r1, [pc, #20]	; (80086b8 <OLED_DrawPoint+0x98>)
 80086a2:	00d2      	lsls	r2, r2, #3
 80086a4:	440a      	add	r2, r1
 80086a6:	4413      	add	r3, r2
 80086a8:	4602      	mov	r2, r0
 80086aa:	701a      	strb	r2, [r3, #0]
}
 80086ac:	bf00      	nop
 80086ae:	3714      	adds	r7, #20
 80086b0:	46bd      	mov	sp, r7
 80086b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b6:	4770      	bx	lr
 80086b8:	20000514 	.word	0x20000514

080086bc <OLED_ShowChar>:
		}
	}
}

void OLED_ShowChar(u8 x, u8 y, u8 chr, u8 size1, u8 mode)
{
 80086bc:	b590      	push	{r4, r7, lr}
 80086be:	b085      	sub	sp, #20
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	4604      	mov	r4, r0
 80086c4:	4608      	mov	r0, r1
 80086c6:	4611      	mov	r1, r2
 80086c8:	461a      	mov	r2, r3
 80086ca:	4623      	mov	r3, r4
 80086cc:	71fb      	strb	r3, [r7, #7]
 80086ce:	4603      	mov	r3, r0
 80086d0:	71bb      	strb	r3, [r7, #6]
 80086d2:	460b      	mov	r3, r1
 80086d4:	717b      	strb	r3, [r7, #5]
 80086d6:	4613      	mov	r3, r2
 80086d8:	713b      	strb	r3, [r7, #4]
	u8 i, m, temp, size2, chr1;
	u8 x0 = x, y0 = y;
 80086da:	79fb      	ldrb	r3, [r7, #7]
 80086dc:	72bb      	strb	r3, [r7, #10]
 80086de:	79bb      	ldrb	r3, [r7, #6]
 80086e0:	72fb      	strb	r3, [r7, #11]
	if (size1 == 8)
 80086e2:	793b      	ldrb	r3, [r7, #4]
 80086e4:	2b08      	cmp	r3, #8
 80086e6:	d102      	bne.n	80086ee <OLED_ShowChar+0x32>
		size2 = 6;
 80086e8:	2306      	movs	r3, #6
 80086ea:	733b      	strb	r3, [r7, #12]
 80086ec:	e014      	b.n	8008718 <OLED_ShowChar+0x5c>
	else
		size2 = (size1 / 8 + ((size1 % 8) ? 1 : 0)) * (size1 / 2); 
 80086ee:	793b      	ldrb	r3, [r7, #4]
 80086f0:	08db      	lsrs	r3, r3, #3
 80086f2:	b2db      	uxtb	r3, r3
 80086f4:	461a      	mov	r2, r3
 80086f6:	793b      	ldrb	r3, [r7, #4]
 80086f8:	f003 0307 	and.w	r3, r3, #7
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	2b00      	cmp	r3, #0
 8008700:	bf14      	ite	ne
 8008702:	2301      	movne	r3, #1
 8008704:	2300      	moveq	r3, #0
 8008706:	b2db      	uxtb	r3, r3
 8008708:	4413      	add	r3, r2
 800870a:	b2da      	uxtb	r2, r3
 800870c:	793b      	ldrb	r3, [r7, #4]
 800870e:	085b      	lsrs	r3, r3, #1
 8008710:	b2db      	uxtb	r3, r3
 8008712:	fb12 f303 	smulbb	r3, r2, r3
 8008716:	733b      	strb	r3, [r7, #12]
	chr1 = chr - ' ';											   
 8008718:	797b      	ldrb	r3, [r7, #5]
 800871a:	3b20      	subs	r3, #32
 800871c:	727b      	strb	r3, [r7, #9]
	for (i = 0; i < size2; i++)
 800871e:	2300      	movs	r3, #0
 8008720:	73fb      	strb	r3, [r7, #15]
 8008722:	e069      	b.n	80087f8 <OLED_ShowChar+0x13c>
	{
		if (size1 == 8)
 8008724:	793b      	ldrb	r3, [r7, #4]
 8008726:	2b08      	cmp	r3, #8
 8008728:	d10b      	bne.n	8008742 <OLED_ShowChar+0x86>
		{
			temp = asc2_0806[chr1][i];
 800872a:	7a7a      	ldrb	r2, [r7, #9]
 800872c:	7bf9      	ldrb	r1, [r7, #15]
 800872e:	4837      	ldr	r0, [pc, #220]	; (800880c <OLED_ShowChar+0x150>)
 8008730:	4613      	mov	r3, r2
 8008732:	005b      	lsls	r3, r3, #1
 8008734:	4413      	add	r3, r2
 8008736:	005b      	lsls	r3, r3, #1
 8008738:	4403      	add	r3, r0
 800873a:	440b      	add	r3, r1
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	737b      	strb	r3, [r7, #13]
 8008740:	e019      	b.n	8008776 <OLED_ShowChar+0xba>
		} 
		else if (size1 == 12)
 8008742:	793b      	ldrb	r3, [r7, #4]
 8008744:	2b0c      	cmp	r3, #12
 8008746:	d10b      	bne.n	8008760 <OLED_ShowChar+0xa4>
		{
			temp = asc2_1206[chr1][i];
 8008748:	7a7a      	ldrb	r2, [r7, #9]
 800874a:	7bf9      	ldrb	r1, [r7, #15]
 800874c:	4830      	ldr	r0, [pc, #192]	; (8008810 <OLED_ShowChar+0x154>)
 800874e:	4613      	mov	r3, r2
 8008750:	005b      	lsls	r3, r3, #1
 8008752:	4413      	add	r3, r2
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	4403      	add	r3, r0
 8008758:	440b      	add	r3, r1
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	737b      	strb	r3, [r7, #13]
 800875e:	e00a      	b.n	8008776 <OLED_ShowChar+0xba>
		} 
		else if (size1 == 16)
 8008760:	793b      	ldrb	r3, [r7, #4]
 8008762:	2b10      	cmp	r3, #16
 8008764:	d14d      	bne.n	8008802 <OLED_ShowChar+0x146>
		{
			temp = asc2_1608[chr1][i];
 8008766:	7a7a      	ldrb	r2, [r7, #9]
 8008768:	7bfb      	ldrb	r3, [r7, #15]
 800876a:	492a      	ldr	r1, [pc, #168]	; (8008814 <OLED_ShowChar+0x158>)
 800876c:	0112      	lsls	r2, r2, #4
 800876e:	440a      	add	r2, r1
 8008770:	4413      	add	r3, r2
 8008772:	781b      	ldrb	r3, [r3, #0]
 8008774:	737b      	strb	r3, [r7, #13]
		} 
		else
			return;
		for (m = 0; m < 8; m++)
 8008776:	2300      	movs	r3, #0
 8008778:	73bb      	strb	r3, [r7, #14]
 800877a:	e022      	b.n	80087c2 <OLED_ShowChar+0x106>
		{
			if (temp & 0x01)
 800877c:	7b7b      	ldrb	r3, [r7, #13]
 800877e:	f003 0301 	and.w	r3, r3, #1
 8008782:	2b00      	cmp	r3, #0
 8008784:	d007      	beq.n	8008796 <OLED_ShowChar+0xda>
				OLED_DrawPoint(x, y, mode);
 8008786:	f897 2020 	ldrb.w	r2, [r7, #32]
 800878a:	79b9      	ldrb	r1, [r7, #6]
 800878c:	79fb      	ldrb	r3, [r7, #7]
 800878e:	4618      	mov	r0, r3
 8008790:	f7ff ff46 	bl	8008620 <OLED_DrawPoint>
 8008794:	e00c      	b.n	80087b0 <OLED_ShowChar+0xf4>
			else
				OLED_DrawPoint(x, y, !mode);
 8008796:	f897 3020 	ldrb.w	r3, [r7, #32]
 800879a:	2b00      	cmp	r3, #0
 800879c:	bf0c      	ite	eq
 800879e:	2301      	moveq	r3, #1
 80087a0:	2300      	movne	r3, #0
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	461a      	mov	r2, r3
 80087a6:	79b9      	ldrb	r1, [r7, #6]
 80087a8:	79fb      	ldrb	r3, [r7, #7]
 80087aa:	4618      	mov	r0, r3
 80087ac:	f7ff ff38 	bl	8008620 <OLED_DrawPoint>
			temp >>= 1;
 80087b0:	7b7b      	ldrb	r3, [r7, #13]
 80087b2:	085b      	lsrs	r3, r3, #1
 80087b4:	737b      	strb	r3, [r7, #13]
			y++;
 80087b6:	79bb      	ldrb	r3, [r7, #6]
 80087b8:	3301      	adds	r3, #1
 80087ba:	71bb      	strb	r3, [r7, #6]
		for (m = 0; m < 8; m++)
 80087bc:	7bbb      	ldrb	r3, [r7, #14]
 80087be:	3301      	adds	r3, #1
 80087c0:	73bb      	strb	r3, [r7, #14]
 80087c2:	7bbb      	ldrb	r3, [r7, #14]
 80087c4:	2b07      	cmp	r3, #7
 80087c6:	d9d9      	bls.n	800877c <OLED_ShowChar+0xc0>
		}
		x++;
 80087c8:	79fb      	ldrb	r3, [r7, #7]
 80087ca:	3301      	adds	r3, #1
 80087cc:	71fb      	strb	r3, [r7, #7]
		if ((size1 != 8) && ((x - x0) == size1 / 2))
 80087ce:	793b      	ldrb	r3, [r7, #4]
 80087d0:	2b08      	cmp	r3, #8
 80087d2:	d00c      	beq.n	80087ee <OLED_ShowChar+0x132>
 80087d4:	79fa      	ldrb	r2, [r7, #7]
 80087d6:	7abb      	ldrb	r3, [r7, #10]
 80087d8:	1ad3      	subs	r3, r2, r3
 80087da:	793a      	ldrb	r2, [r7, #4]
 80087dc:	0852      	lsrs	r2, r2, #1
 80087de:	b2d2      	uxtb	r2, r2
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d104      	bne.n	80087ee <OLED_ShowChar+0x132>
		{
			x = x0;
 80087e4:	7abb      	ldrb	r3, [r7, #10]
 80087e6:	71fb      	strb	r3, [r7, #7]
			y0 = y0 + 8;
 80087e8:	7afb      	ldrb	r3, [r7, #11]
 80087ea:	3308      	adds	r3, #8
 80087ec:	72fb      	strb	r3, [r7, #11]
		}
		y = y0;
 80087ee:	7afb      	ldrb	r3, [r7, #11]
 80087f0:	71bb      	strb	r3, [r7, #6]
	for (i = 0; i < size2; i++)
 80087f2:	7bfb      	ldrb	r3, [r7, #15]
 80087f4:	3301      	adds	r3, #1
 80087f6:	73fb      	strb	r3, [r7, #15]
 80087f8:	7bfa      	ldrb	r2, [r7, #15]
 80087fa:	7b3b      	ldrb	r3, [r7, #12]
 80087fc:	429a      	cmp	r2, r3
 80087fe:	d391      	bcc.n	8008724 <OLED_ShowChar+0x68>
 8008800:	e000      	b.n	8008804 <OLED_ShowChar+0x148>
			return;
 8008802:	bf00      	nop
	}
}
 8008804:	3714      	adds	r7, #20
 8008806:	46bd      	mov	sp, r7
 8008808:	bd90      	pop	{r4, r7, pc}
 800880a:	bf00      	nop
 800880c:	0800b45c 	.word	0x0800b45c
 8008810:	0800b684 	.word	0x0800b684
 8008814:	0800baf8 	.word	0x0800baf8

08008818 <OLED_ShowString>:

void OLED_ShowString(u8 x, u8 y, u8 *chr, u8 size1, u8 mode)
{
 8008818:	b590      	push	{r4, r7, lr}
 800881a:	b085      	sub	sp, #20
 800881c:	af02      	add	r7, sp, #8
 800881e:	603a      	str	r2, [r7, #0]
 8008820:	461a      	mov	r2, r3
 8008822:	4603      	mov	r3, r0
 8008824:	71fb      	strb	r3, [r7, #7]
 8008826:	460b      	mov	r3, r1
 8008828:	71bb      	strb	r3, [r7, #6]
 800882a:	4613      	mov	r3, r2
 800882c:	717b      	strb	r3, [r7, #5]
	while ((*chr >= ' ') && (*chr <= '~')) 
 800882e:	e019      	b.n	8008864 <OLED_ShowString+0x4c>
	{
		OLED_ShowChar(x, y, *chr, size1, mode);
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	781a      	ldrb	r2, [r3, #0]
 8008834:	797c      	ldrb	r4, [r7, #5]
 8008836:	79b9      	ldrb	r1, [r7, #6]
 8008838:	79f8      	ldrb	r0, [r7, #7]
 800883a:	7e3b      	ldrb	r3, [r7, #24]
 800883c:	9300      	str	r3, [sp, #0]
 800883e:	4623      	mov	r3, r4
 8008840:	f7ff ff3c 	bl	80086bc <OLED_ShowChar>
		if (size1 == 8)
 8008844:	797b      	ldrb	r3, [r7, #5]
 8008846:	2b08      	cmp	r3, #8
 8008848:	d103      	bne.n	8008852 <OLED_ShowString+0x3a>
			x += 6;
 800884a:	79fb      	ldrb	r3, [r7, #7]
 800884c:	3306      	adds	r3, #6
 800884e:	71fb      	strb	r3, [r7, #7]
 8008850:	e005      	b.n	800885e <OLED_ShowString+0x46>
		else
			x += size1 / 2;
 8008852:	797b      	ldrb	r3, [r7, #5]
 8008854:	085b      	lsrs	r3, r3, #1
 8008856:	b2da      	uxtb	r2, r3
 8008858:	79fb      	ldrb	r3, [r7, #7]
 800885a:	4413      	add	r3, r2
 800885c:	71fb      	strb	r3, [r7, #7]
		chr++;
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	3301      	adds	r3, #1
 8008862:	603b      	str	r3, [r7, #0]
	while ((*chr >= ' ') && (*chr <= '~')) 
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	781b      	ldrb	r3, [r3, #0]
 8008868:	2b1f      	cmp	r3, #31
 800886a:	d903      	bls.n	8008874 <OLED_ShowString+0x5c>
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	781b      	ldrb	r3, [r3, #0]
 8008870:	2b7e      	cmp	r3, #126	; 0x7e
 8008872:	d9dd      	bls.n	8008830 <OLED_ShowString+0x18>
	}
}
 8008874:	bf00      	nop
 8008876:	370c      	adds	r7, #12
 8008878:	46bd      	mov	sp, r7
 800887a:	bd90      	pop	{r4, r7, pc}

0800887c <OLED_Init>:
		}
	}
}
//OLED
void OLED_Init(void)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	af00      	add	r7, sp, #0
	OLED_RES_Clr();
 8008880:	2200      	movs	r2, #0
 8008882:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008886:	483c      	ldr	r0, [pc, #240]	; (8008978 <OLED_Init+0xfc>)
 8008888:	f7fb fed4 	bl	8004634 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800888c:	20c8      	movs	r0, #200	; 0xc8
 800888e:	f7f9 fd8d 	bl	80023ac <HAL_Delay>
	OLED_RES_Set();
 8008892:	2201      	movs	r2, #1
 8008894:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8008898:	4837      	ldr	r0, [pc, #220]	; (8008978 <OLED_Init+0xfc>)
 800889a:	f7fb fecb 	bl	8004634 <HAL_GPIO_WritePin>

	OLED_WR_Byte(0xAE, OLED_CMD); /*display off*/
 800889e:	2100      	movs	r1, #0
 80088a0:	20ae      	movs	r0, #174	; 0xae
 80088a2:	f7ff fe0d 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x02, OLED_CMD); /*set lower column address*/
 80088a6:	2100      	movs	r1, #0
 80088a8:	2002      	movs	r0, #2
 80088aa:	f7ff fe09 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x10, OLED_CMD); /*set higher column address*/
 80088ae:	2100      	movs	r1, #0
 80088b0:	2010      	movs	r0, #16
 80088b2:	f7ff fe05 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x40, OLED_CMD); /*set display start line*/
 80088b6:	2100      	movs	r1, #0
 80088b8:	2040      	movs	r0, #64	; 0x40
 80088ba:	f7ff fe01 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xB0, OLED_CMD); /*set page address*/
 80088be:	2100      	movs	r1, #0
 80088c0:	20b0      	movs	r0, #176	; 0xb0
 80088c2:	f7ff fdfd 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x81, OLED_CMD); /*contract control*/
 80088c6:	2100      	movs	r1, #0
 80088c8:	2081      	movs	r0, #129	; 0x81
 80088ca:	f7ff fdf9 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xcf, OLED_CMD); /*128*/
 80088ce:	2100      	movs	r1, #0
 80088d0:	20cf      	movs	r0, #207	; 0xcf
 80088d2:	f7ff fdf5 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1, OLED_CMD); /*set segment remap*/
 80088d6:	2100      	movs	r1, #0
 80088d8:	20a1      	movs	r0, #161	; 0xa1
 80088da:	f7ff fdf1 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6, OLED_CMD); /*normal / reverse*/
 80088de:	2100      	movs	r1, #0
 80088e0:	20a6      	movs	r0, #166	; 0xa6
 80088e2:	f7ff fded 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8, OLED_CMD); /*multiplex ratio*/
 80088e6:	2100      	movs	r1, #0
 80088e8:	20a8      	movs	r0, #168	; 0xa8
 80088ea:	f7ff fde9 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x3F, OLED_CMD); /*duty = 1/64*/
 80088ee:	2100      	movs	r1, #0
 80088f0:	203f      	movs	r0, #63	; 0x3f
 80088f2:	f7ff fde5 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xad, OLED_CMD); /*set charge pump enable*/
 80088f6:	2100      	movs	r1, #0
 80088f8:	20ad      	movs	r0, #173	; 0xad
 80088fa:	f7ff fde1 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x8b, OLED_CMD); /* 0x8B  VCC */
 80088fe:	2100      	movs	r1, #0
 8008900:	208b      	movs	r0, #139	; 0x8b
 8008902:	f7ff fddd 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x33, OLED_CMD); /*0X30---0X33 set VPP 9V */
 8008906:	2100      	movs	r1, #0
 8008908:	2033      	movs	r0, #51	; 0x33
 800890a:	f7ff fdd9 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xC8, OLED_CMD); /*Com scan direction*/
 800890e:	2100      	movs	r1, #0
 8008910:	20c8      	movs	r0, #200	; 0xc8
 8008912:	f7ff fdd5 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3, OLED_CMD); /*set display offset*/
 8008916:	2100      	movs	r1, #0
 8008918:	20d3      	movs	r0, #211	; 0xd3
 800891a:	f7ff fdd1 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x00, OLED_CMD); /* 0x20 */
 800891e:	2100      	movs	r1, #0
 8008920:	2000      	movs	r0, #0
 8008922:	f7ff fdcd 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xD5, OLED_CMD); /*set osc division*/
 8008926:	2100      	movs	r1, #0
 8008928:	20d5      	movs	r0, #213	; 0xd5
 800892a:	f7ff fdc9 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x80, OLED_CMD);
 800892e:	2100      	movs	r1, #0
 8008930:	2080      	movs	r0, #128	; 0x80
 8008932:	f7ff fdc5 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9, OLED_CMD); /*set pre-charge period*/
 8008936:	2100      	movs	r1, #0
 8008938:	20d9      	movs	r0, #217	; 0xd9
 800893a:	f7ff fdc1 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x1f, OLED_CMD); /*0x22*/
 800893e:	2100      	movs	r1, #0
 8008940:	201f      	movs	r0, #31
 8008942:	f7ff fdbd 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA, OLED_CMD); /*set COM pins*/
 8008946:	2100      	movs	r1, #0
 8008948:	20da      	movs	r0, #218	; 0xda
 800894a:	f7ff fdb9 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x12, OLED_CMD);
 800894e:	2100      	movs	r1, #0
 8008950:	2012      	movs	r0, #18
 8008952:	f7ff fdb5 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xdb, OLED_CMD); /*set vcomh*/
 8008956:	2100      	movs	r1, #0
 8008958:	20db      	movs	r0, #219	; 0xdb
 800895a:	f7ff fdb1 	bl	80084c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x40, OLED_CMD);
 800895e:	2100      	movs	r1, #0
 8008960:	2040      	movs	r0, #64	; 0x40
 8008962:	f7ff fdad 	bl	80084c0 <OLED_WR_Byte>
	OLED_Clear();
 8008966:	f7ff fe35 	bl	80085d4 <OLED_Clear>
	OLED_WR_Byte(0xAF, OLED_CMD); /*display ON*/
 800896a:	2100      	movs	r1, #0
 800896c:	20af      	movs	r0, #175	; 0xaf
 800896e:	f7ff fda7 	bl	80084c0 <OLED_WR_Byte>
}
 8008972:	bf00      	nop
 8008974:	bd80      	pop	{r7, pc}
 8008976:	bf00      	nop
 8008978:	48000400 	.word	0x48000400

0800897c <__errno>:
 800897c:	4b01      	ldr	r3, [pc, #4]	; (8008984 <__errno+0x8>)
 800897e:	6818      	ldr	r0, [r3, #0]
 8008980:	4770      	bx	lr
 8008982:	bf00      	nop
 8008984:	20000010 	.word	0x20000010

08008988 <__libc_init_array>:
 8008988:	b570      	push	{r4, r5, r6, lr}
 800898a:	4e0d      	ldr	r6, [pc, #52]	; (80089c0 <__libc_init_array+0x38>)
 800898c:	4c0d      	ldr	r4, [pc, #52]	; (80089c4 <__libc_init_array+0x3c>)
 800898e:	1ba4      	subs	r4, r4, r6
 8008990:	10a4      	asrs	r4, r4, #2
 8008992:	2500      	movs	r5, #0
 8008994:	42a5      	cmp	r5, r4
 8008996:	d109      	bne.n	80089ac <__libc_init_array+0x24>
 8008998:	4e0b      	ldr	r6, [pc, #44]	; (80089c8 <__libc_init_array+0x40>)
 800899a:	4c0c      	ldr	r4, [pc, #48]	; (80089cc <__libc_init_array+0x44>)
 800899c:	f002 fd00 	bl	800b3a0 <_init>
 80089a0:	1ba4      	subs	r4, r4, r6
 80089a2:	10a4      	asrs	r4, r4, #2
 80089a4:	2500      	movs	r5, #0
 80089a6:	42a5      	cmp	r5, r4
 80089a8:	d105      	bne.n	80089b6 <__libc_init_array+0x2e>
 80089aa:	bd70      	pop	{r4, r5, r6, pc}
 80089ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80089b0:	4798      	blx	r3
 80089b2:	3501      	adds	r5, #1
 80089b4:	e7ee      	b.n	8008994 <__libc_init_array+0xc>
 80089b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80089ba:	4798      	blx	r3
 80089bc:	3501      	adds	r5, #1
 80089be:	e7f2      	b.n	80089a6 <__libc_init_array+0x1e>
 80089c0:	0800c3b0 	.word	0x0800c3b0
 80089c4:	0800c3b0 	.word	0x0800c3b0
 80089c8:	0800c3b0 	.word	0x0800c3b0
 80089cc:	0800c3b4 	.word	0x0800c3b4

080089d0 <memset>:
 80089d0:	4402      	add	r2, r0
 80089d2:	4603      	mov	r3, r0
 80089d4:	4293      	cmp	r3, r2
 80089d6:	d100      	bne.n	80089da <memset+0xa>
 80089d8:	4770      	bx	lr
 80089da:	f803 1b01 	strb.w	r1, [r3], #1
 80089de:	e7f9      	b.n	80089d4 <memset+0x4>

080089e0 <__cvt>:
 80089e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089e4:	ec55 4b10 	vmov	r4, r5, d0
 80089e8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80089ea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80089ee:	2d00      	cmp	r5, #0
 80089f0:	460e      	mov	r6, r1
 80089f2:	4691      	mov	r9, r2
 80089f4:	4619      	mov	r1, r3
 80089f6:	bfb8      	it	lt
 80089f8:	4622      	movlt	r2, r4
 80089fa:	462b      	mov	r3, r5
 80089fc:	f027 0720 	bic.w	r7, r7, #32
 8008a00:	bfbb      	ittet	lt
 8008a02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008a06:	461d      	movlt	r5, r3
 8008a08:	2300      	movge	r3, #0
 8008a0a:	232d      	movlt	r3, #45	; 0x2d
 8008a0c:	bfb8      	it	lt
 8008a0e:	4614      	movlt	r4, r2
 8008a10:	2f46      	cmp	r7, #70	; 0x46
 8008a12:	700b      	strb	r3, [r1, #0]
 8008a14:	d004      	beq.n	8008a20 <__cvt+0x40>
 8008a16:	2f45      	cmp	r7, #69	; 0x45
 8008a18:	d100      	bne.n	8008a1c <__cvt+0x3c>
 8008a1a:	3601      	adds	r6, #1
 8008a1c:	2102      	movs	r1, #2
 8008a1e:	e000      	b.n	8008a22 <__cvt+0x42>
 8008a20:	2103      	movs	r1, #3
 8008a22:	ab03      	add	r3, sp, #12
 8008a24:	9301      	str	r3, [sp, #4]
 8008a26:	ab02      	add	r3, sp, #8
 8008a28:	9300      	str	r3, [sp, #0]
 8008a2a:	4632      	mov	r2, r6
 8008a2c:	4653      	mov	r3, sl
 8008a2e:	ec45 4b10 	vmov	d0, r4, r5
 8008a32:	f000 fcf5 	bl	8009420 <_dtoa_r>
 8008a36:	2f47      	cmp	r7, #71	; 0x47
 8008a38:	4680      	mov	r8, r0
 8008a3a:	d102      	bne.n	8008a42 <__cvt+0x62>
 8008a3c:	f019 0f01 	tst.w	r9, #1
 8008a40:	d026      	beq.n	8008a90 <__cvt+0xb0>
 8008a42:	2f46      	cmp	r7, #70	; 0x46
 8008a44:	eb08 0906 	add.w	r9, r8, r6
 8008a48:	d111      	bne.n	8008a6e <__cvt+0x8e>
 8008a4a:	f898 3000 	ldrb.w	r3, [r8]
 8008a4e:	2b30      	cmp	r3, #48	; 0x30
 8008a50:	d10a      	bne.n	8008a68 <__cvt+0x88>
 8008a52:	2200      	movs	r2, #0
 8008a54:	2300      	movs	r3, #0
 8008a56:	4620      	mov	r0, r4
 8008a58:	4629      	mov	r1, r5
 8008a5a:	f7f8 f85d 	bl	8000b18 <__aeabi_dcmpeq>
 8008a5e:	b918      	cbnz	r0, 8008a68 <__cvt+0x88>
 8008a60:	f1c6 0601 	rsb	r6, r6, #1
 8008a64:	f8ca 6000 	str.w	r6, [sl]
 8008a68:	f8da 3000 	ldr.w	r3, [sl]
 8008a6c:	4499      	add	r9, r3
 8008a6e:	2200      	movs	r2, #0
 8008a70:	2300      	movs	r3, #0
 8008a72:	4620      	mov	r0, r4
 8008a74:	4629      	mov	r1, r5
 8008a76:	f7f8 f84f 	bl	8000b18 <__aeabi_dcmpeq>
 8008a7a:	b938      	cbnz	r0, 8008a8c <__cvt+0xac>
 8008a7c:	2230      	movs	r2, #48	; 0x30
 8008a7e:	9b03      	ldr	r3, [sp, #12]
 8008a80:	454b      	cmp	r3, r9
 8008a82:	d205      	bcs.n	8008a90 <__cvt+0xb0>
 8008a84:	1c59      	adds	r1, r3, #1
 8008a86:	9103      	str	r1, [sp, #12]
 8008a88:	701a      	strb	r2, [r3, #0]
 8008a8a:	e7f8      	b.n	8008a7e <__cvt+0x9e>
 8008a8c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008a90:	9b03      	ldr	r3, [sp, #12]
 8008a92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008a94:	eba3 0308 	sub.w	r3, r3, r8
 8008a98:	4640      	mov	r0, r8
 8008a9a:	6013      	str	r3, [r2, #0]
 8008a9c:	b004      	add	sp, #16
 8008a9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008aa2 <__exponent>:
 8008aa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008aa4:	2900      	cmp	r1, #0
 8008aa6:	4604      	mov	r4, r0
 8008aa8:	bfba      	itte	lt
 8008aaa:	4249      	neglt	r1, r1
 8008aac:	232d      	movlt	r3, #45	; 0x2d
 8008aae:	232b      	movge	r3, #43	; 0x2b
 8008ab0:	2909      	cmp	r1, #9
 8008ab2:	f804 2b02 	strb.w	r2, [r4], #2
 8008ab6:	7043      	strb	r3, [r0, #1]
 8008ab8:	dd20      	ble.n	8008afc <__exponent+0x5a>
 8008aba:	f10d 0307 	add.w	r3, sp, #7
 8008abe:	461f      	mov	r7, r3
 8008ac0:	260a      	movs	r6, #10
 8008ac2:	fb91 f5f6 	sdiv	r5, r1, r6
 8008ac6:	fb06 1115 	mls	r1, r6, r5, r1
 8008aca:	3130      	adds	r1, #48	; 0x30
 8008acc:	2d09      	cmp	r5, #9
 8008ace:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008ad2:	f103 32ff 	add.w	r2, r3, #4294967295
 8008ad6:	4629      	mov	r1, r5
 8008ad8:	dc09      	bgt.n	8008aee <__exponent+0x4c>
 8008ada:	3130      	adds	r1, #48	; 0x30
 8008adc:	3b02      	subs	r3, #2
 8008ade:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008ae2:	42bb      	cmp	r3, r7
 8008ae4:	4622      	mov	r2, r4
 8008ae6:	d304      	bcc.n	8008af2 <__exponent+0x50>
 8008ae8:	1a10      	subs	r0, r2, r0
 8008aea:	b003      	add	sp, #12
 8008aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008aee:	4613      	mov	r3, r2
 8008af0:	e7e7      	b.n	8008ac2 <__exponent+0x20>
 8008af2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008af6:	f804 2b01 	strb.w	r2, [r4], #1
 8008afa:	e7f2      	b.n	8008ae2 <__exponent+0x40>
 8008afc:	2330      	movs	r3, #48	; 0x30
 8008afe:	4419      	add	r1, r3
 8008b00:	7083      	strb	r3, [r0, #2]
 8008b02:	1d02      	adds	r2, r0, #4
 8008b04:	70c1      	strb	r1, [r0, #3]
 8008b06:	e7ef      	b.n	8008ae8 <__exponent+0x46>

08008b08 <_printf_float>:
 8008b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b0c:	b08d      	sub	sp, #52	; 0x34
 8008b0e:	460c      	mov	r4, r1
 8008b10:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008b14:	4616      	mov	r6, r2
 8008b16:	461f      	mov	r7, r3
 8008b18:	4605      	mov	r5, r0
 8008b1a:	f001 fb03 	bl	800a124 <_localeconv_r>
 8008b1e:	6803      	ldr	r3, [r0, #0]
 8008b20:	9304      	str	r3, [sp, #16]
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7f7 fb7c 	bl	8000220 <strlen>
 8008b28:	2300      	movs	r3, #0
 8008b2a:	930a      	str	r3, [sp, #40]	; 0x28
 8008b2c:	f8d8 3000 	ldr.w	r3, [r8]
 8008b30:	9005      	str	r0, [sp, #20]
 8008b32:	3307      	adds	r3, #7
 8008b34:	f023 0307 	bic.w	r3, r3, #7
 8008b38:	f103 0208 	add.w	r2, r3, #8
 8008b3c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008b40:	f8d4 b000 	ldr.w	fp, [r4]
 8008b44:	f8c8 2000 	str.w	r2, [r8]
 8008b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b4c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008b50:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008b54:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008b58:	9307      	str	r3, [sp, #28]
 8008b5a:	f8cd 8018 	str.w	r8, [sp, #24]
 8008b5e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b62:	4ba7      	ldr	r3, [pc, #668]	; (8008e00 <_printf_float+0x2f8>)
 8008b64:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b68:	f7f8 f808 	bl	8000b7c <__aeabi_dcmpun>
 8008b6c:	bb70      	cbnz	r0, 8008bcc <_printf_float+0xc4>
 8008b6e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b72:	4ba3      	ldr	r3, [pc, #652]	; (8008e00 <_printf_float+0x2f8>)
 8008b74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008b78:	f7f7 ffe2 	bl	8000b40 <__aeabi_dcmple>
 8008b7c:	bb30      	cbnz	r0, 8008bcc <_printf_float+0xc4>
 8008b7e:	2200      	movs	r2, #0
 8008b80:	2300      	movs	r3, #0
 8008b82:	4640      	mov	r0, r8
 8008b84:	4649      	mov	r1, r9
 8008b86:	f7f7 ffd1 	bl	8000b2c <__aeabi_dcmplt>
 8008b8a:	b110      	cbz	r0, 8008b92 <_printf_float+0x8a>
 8008b8c:	232d      	movs	r3, #45	; 0x2d
 8008b8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b92:	4a9c      	ldr	r2, [pc, #624]	; (8008e04 <_printf_float+0x2fc>)
 8008b94:	4b9c      	ldr	r3, [pc, #624]	; (8008e08 <_printf_float+0x300>)
 8008b96:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008b9a:	bf8c      	ite	hi
 8008b9c:	4690      	movhi	r8, r2
 8008b9e:	4698      	movls	r8, r3
 8008ba0:	2303      	movs	r3, #3
 8008ba2:	f02b 0204 	bic.w	r2, fp, #4
 8008ba6:	6123      	str	r3, [r4, #16]
 8008ba8:	6022      	str	r2, [r4, #0]
 8008baa:	f04f 0900 	mov.w	r9, #0
 8008bae:	9700      	str	r7, [sp, #0]
 8008bb0:	4633      	mov	r3, r6
 8008bb2:	aa0b      	add	r2, sp, #44	; 0x2c
 8008bb4:	4621      	mov	r1, r4
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	f000 f9e6 	bl	8008f88 <_printf_common>
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	f040 808d 	bne.w	8008cdc <_printf_float+0x1d4>
 8008bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc6:	b00d      	add	sp, #52	; 0x34
 8008bc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bcc:	4642      	mov	r2, r8
 8008bce:	464b      	mov	r3, r9
 8008bd0:	4640      	mov	r0, r8
 8008bd2:	4649      	mov	r1, r9
 8008bd4:	f7f7 ffd2 	bl	8000b7c <__aeabi_dcmpun>
 8008bd8:	b110      	cbz	r0, 8008be0 <_printf_float+0xd8>
 8008bda:	4a8c      	ldr	r2, [pc, #560]	; (8008e0c <_printf_float+0x304>)
 8008bdc:	4b8c      	ldr	r3, [pc, #560]	; (8008e10 <_printf_float+0x308>)
 8008bde:	e7da      	b.n	8008b96 <_printf_float+0x8e>
 8008be0:	6861      	ldr	r1, [r4, #4]
 8008be2:	1c4b      	adds	r3, r1, #1
 8008be4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008be8:	a80a      	add	r0, sp, #40	; 0x28
 8008bea:	d13e      	bne.n	8008c6a <_printf_float+0x162>
 8008bec:	2306      	movs	r3, #6
 8008bee:	6063      	str	r3, [r4, #4]
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008bf6:	ab09      	add	r3, sp, #36	; 0x24
 8008bf8:	9300      	str	r3, [sp, #0]
 8008bfa:	ec49 8b10 	vmov	d0, r8, r9
 8008bfe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008c02:	6022      	str	r2, [r4, #0]
 8008c04:	f8cd a004 	str.w	sl, [sp, #4]
 8008c08:	6861      	ldr	r1, [r4, #4]
 8008c0a:	4628      	mov	r0, r5
 8008c0c:	f7ff fee8 	bl	80089e0 <__cvt>
 8008c10:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008c14:	2b47      	cmp	r3, #71	; 0x47
 8008c16:	4680      	mov	r8, r0
 8008c18:	d109      	bne.n	8008c2e <_printf_float+0x126>
 8008c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c1c:	1cd8      	adds	r0, r3, #3
 8008c1e:	db02      	blt.n	8008c26 <_printf_float+0x11e>
 8008c20:	6862      	ldr	r2, [r4, #4]
 8008c22:	4293      	cmp	r3, r2
 8008c24:	dd47      	ble.n	8008cb6 <_printf_float+0x1ae>
 8008c26:	f1aa 0a02 	sub.w	sl, sl, #2
 8008c2a:	fa5f fa8a 	uxtb.w	sl, sl
 8008c2e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008c32:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008c34:	d824      	bhi.n	8008c80 <_printf_float+0x178>
 8008c36:	3901      	subs	r1, #1
 8008c38:	4652      	mov	r2, sl
 8008c3a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008c3e:	9109      	str	r1, [sp, #36]	; 0x24
 8008c40:	f7ff ff2f 	bl	8008aa2 <__exponent>
 8008c44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008c46:	1813      	adds	r3, r2, r0
 8008c48:	2a01      	cmp	r2, #1
 8008c4a:	4681      	mov	r9, r0
 8008c4c:	6123      	str	r3, [r4, #16]
 8008c4e:	dc02      	bgt.n	8008c56 <_printf_float+0x14e>
 8008c50:	6822      	ldr	r2, [r4, #0]
 8008c52:	07d1      	lsls	r1, r2, #31
 8008c54:	d501      	bpl.n	8008c5a <_printf_float+0x152>
 8008c56:	3301      	adds	r3, #1
 8008c58:	6123      	str	r3, [r4, #16]
 8008c5a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d0a5      	beq.n	8008bae <_printf_float+0xa6>
 8008c62:	232d      	movs	r3, #45	; 0x2d
 8008c64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c68:	e7a1      	b.n	8008bae <_printf_float+0xa6>
 8008c6a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8008c6e:	f000 8177 	beq.w	8008f60 <_printf_float+0x458>
 8008c72:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008c76:	d1bb      	bne.n	8008bf0 <_printf_float+0xe8>
 8008c78:	2900      	cmp	r1, #0
 8008c7a:	d1b9      	bne.n	8008bf0 <_printf_float+0xe8>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	e7b6      	b.n	8008bee <_printf_float+0xe6>
 8008c80:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8008c84:	d119      	bne.n	8008cba <_printf_float+0x1b2>
 8008c86:	2900      	cmp	r1, #0
 8008c88:	6863      	ldr	r3, [r4, #4]
 8008c8a:	dd0c      	ble.n	8008ca6 <_printf_float+0x19e>
 8008c8c:	6121      	str	r1, [r4, #16]
 8008c8e:	b913      	cbnz	r3, 8008c96 <_printf_float+0x18e>
 8008c90:	6822      	ldr	r2, [r4, #0]
 8008c92:	07d2      	lsls	r2, r2, #31
 8008c94:	d502      	bpl.n	8008c9c <_printf_float+0x194>
 8008c96:	3301      	adds	r3, #1
 8008c98:	440b      	add	r3, r1
 8008c9a:	6123      	str	r3, [r4, #16]
 8008c9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c9e:	65a3      	str	r3, [r4, #88]	; 0x58
 8008ca0:	f04f 0900 	mov.w	r9, #0
 8008ca4:	e7d9      	b.n	8008c5a <_printf_float+0x152>
 8008ca6:	b913      	cbnz	r3, 8008cae <_printf_float+0x1a6>
 8008ca8:	6822      	ldr	r2, [r4, #0]
 8008caa:	07d0      	lsls	r0, r2, #31
 8008cac:	d501      	bpl.n	8008cb2 <_printf_float+0x1aa>
 8008cae:	3302      	adds	r3, #2
 8008cb0:	e7f3      	b.n	8008c9a <_printf_float+0x192>
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e7f1      	b.n	8008c9a <_printf_float+0x192>
 8008cb6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8008cba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	db05      	blt.n	8008cce <_printf_float+0x1c6>
 8008cc2:	6822      	ldr	r2, [r4, #0]
 8008cc4:	6123      	str	r3, [r4, #16]
 8008cc6:	07d1      	lsls	r1, r2, #31
 8008cc8:	d5e8      	bpl.n	8008c9c <_printf_float+0x194>
 8008cca:	3301      	adds	r3, #1
 8008ccc:	e7e5      	b.n	8008c9a <_printf_float+0x192>
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	bfd4      	ite	le
 8008cd2:	f1c3 0302 	rsble	r3, r3, #2
 8008cd6:	2301      	movgt	r3, #1
 8008cd8:	4413      	add	r3, r2
 8008cda:	e7de      	b.n	8008c9a <_printf_float+0x192>
 8008cdc:	6823      	ldr	r3, [r4, #0]
 8008cde:	055a      	lsls	r2, r3, #21
 8008ce0:	d407      	bmi.n	8008cf2 <_printf_float+0x1ea>
 8008ce2:	6923      	ldr	r3, [r4, #16]
 8008ce4:	4642      	mov	r2, r8
 8008ce6:	4631      	mov	r1, r6
 8008ce8:	4628      	mov	r0, r5
 8008cea:	47b8      	blx	r7
 8008cec:	3001      	adds	r0, #1
 8008cee:	d12b      	bne.n	8008d48 <_printf_float+0x240>
 8008cf0:	e767      	b.n	8008bc2 <_printf_float+0xba>
 8008cf2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008cf6:	f240 80dc 	bls.w	8008eb2 <_printf_float+0x3aa>
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	2300      	movs	r3, #0
 8008cfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008d02:	f7f7 ff09 	bl	8000b18 <__aeabi_dcmpeq>
 8008d06:	2800      	cmp	r0, #0
 8008d08:	d033      	beq.n	8008d72 <_printf_float+0x26a>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	4a41      	ldr	r2, [pc, #260]	; (8008e14 <_printf_float+0x30c>)
 8008d0e:	4631      	mov	r1, r6
 8008d10:	4628      	mov	r0, r5
 8008d12:	47b8      	blx	r7
 8008d14:	3001      	adds	r0, #1
 8008d16:	f43f af54 	beq.w	8008bc2 <_printf_float+0xba>
 8008d1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	db02      	blt.n	8008d28 <_printf_float+0x220>
 8008d22:	6823      	ldr	r3, [r4, #0]
 8008d24:	07d8      	lsls	r0, r3, #31
 8008d26:	d50f      	bpl.n	8008d48 <_printf_float+0x240>
 8008d28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d2c:	4631      	mov	r1, r6
 8008d2e:	4628      	mov	r0, r5
 8008d30:	47b8      	blx	r7
 8008d32:	3001      	adds	r0, #1
 8008d34:	f43f af45 	beq.w	8008bc2 <_printf_float+0xba>
 8008d38:	f04f 0800 	mov.w	r8, #0
 8008d3c:	f104 091a 	add.w	r9, r4, #26
 8008d40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d42:	3b01      	subs	r3, #1
 8008d44:	4543      	cmp	r3, r8
 8008d46:	dc09      	bgt.n	8008d5c <_printf_float+0x254>
 8008d48:	6823      	ldr	r3, [r4, #0]
 8008d4a:	079b      	lsls	r3, r3, #30
 8008d4c:	f100 8103 	bmi.w	8008f56 <_printf_float+0x44e>
 8008d50:	68e0      	ldr	r0, [r4, #12]
 8008d52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d54:	4298      	cmp	r0, r3
 8008d56:	bfb8      	it	lt
 8008d58:	4618      	movlt	r0, r3
 8008d5a:	e734      	b.n	8008bc6 <_printf_float+0xbe>
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	464a      	mov	r2, r9
 8008d60:	4631      	mov	r1, r6
 8008d62:	4628      	mov	r0, r5
 8008d64:	47b8      	blx	r7
 8008d66:	3001      	adds	r0, #1
 8008d68:	f43f af2b 	beq.w	8008bc2 <_printf_float+0xba>
 8008d6c:	f108 0801 	add.w	r8, r8, #1
 8008d70:	e7e6      	b.n	8008d40 <_printf_float+0x238>
 8008d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	dc2b      	bgt.n	8008dd0 <_printf_float+0x2c8>
 8008d78:	2301      	movs	r3, #1
 8008d7a:	4a26      	ldr	r2, [pc, #152]	; (8008e14 <_printf_float+0x30c>)
 8008d7c:	4631      	mov	r1, r6
 8008d7e:	4628      	mov	r0, r5
 8008d80:	47b8      	blx	r7
 8008d82:	3001      	adds	r0, #1
 8008d84:	f43f af1d 	beq.w	8008bc2 <_printf_float+0xba>
 8008d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d8a:	b923      	cbnz	r3, 8008d96 <_printf_float+0x28e>
 8008d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d8e:	b913      	cbnz	r3, 8008d96 <_printf_float+0x28e>
 8008d90:	6823      	ldr	r3, [r4, #0]
 8008d92:	07d9      	lsls	r1, r3, #31
 8008d94:	d5d8      	bpl.n	8008d48 <_printf_float+0x240>
 8008d96:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d9a:	4631      	mov	r1, r6
 8008d9c:	4628      	mov	r0, r5
 8008d9e:	47b8      	blx	r7
 8008da0:	3001      	adds	r0, #1
 8008da2:	f43f af0e 	beq.w	8008bc2 <_printf_float+0xba>
 8008da6:	f04f 0900 	mov.w	r9, #0
 8008daa:	f104 0a1a 	add.w	sl, r4, #26
 8008dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008db0:	425b      	negs	r3, r3
 8008db2:	454b      	cmp	r3, r9
 8008db4:	dc01      	bgt.n	8008dba <_printf_float+0x2b2>
 8008db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008db8:	e794      	b.n	8008ce4 <_printf_float+0x1dc>
 8008dba:	2301      	movs	r3, #1
 8008dbc:	4652      	mov	r2, sl
 8008dbe:	4631      	mov	r1, r6
 8008dc0:	4628      	mov	r0, r5
 8008dc2:	47b8      	blx	r7
 8008dc4:	3001      	adds	r0, #1
 8008dc6:	f43f aefc 	beq.w	8008bc2 <_printf_float+0xba>
 8008dca:	f109 0901 	add.w	r9, r9, #1
 8008dce:	e7ee      	b.n	8008dae <_printf_float+0x2a6>
 8008dd0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008dd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	bfa8      	it	ge
 8008dd8:	461a      	movge	r2, r3
 8008dda:	2a00      	cmp	r2, #0
 8008ddc:	4691      	mov	r9, r2
 8008dde:	dd07      	ble.n	8008df0 <_printf_float+0x2e8>
 8008de0:	4613      	mov	r3, r2
 8008de2:	4631      	mov	r1, r6
 8008de4:	4642      	mov	r2, r8
 8008de6:	4628      	mov	r0, r5
 8008de8:	47b8      	blx	r7
 8008dea:	3001      	adds	r0, #1
 8008dec:	f43f aee9 	beq.w	8008bc2 <_printf_float+0xba>
 8008df0:	f104 031a 	add.w	r3, r4, #26
 8008df4:	f04f 0b00 	mov.w	fp, #0
 8008df8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008dfc:	9306      	str	r3, [sp, #24]
 8008dfe:	e015      	b.n	8008e2c <_printf_float+0x324>
 8008e00:	7fefffff 	.word	0x7fefffff
 8008e04:	0800c0f0 	.word	0x0800c0f0
 8008e08:	0800c0ec 	.word	0x0800c0ec
 8008e0c:	0800c0f8 	.word	0x0800c0f8
 8008e10:	0800c0f4 	.word	0x0800c0f4
 8008e14:	0800c0fc 	.word	0x0800c0fc
 8008e18:	2301      	movs	r3, #1
 8008e1a:	9a06      	ldr	r2, [sp, #24]
 8008e1c:	4631      	mov	r1, r6
 8008e1e:	4628      	mov	r0, r5
 8008e20:	47b8      	blx	r7
 8008e22:	3001      	adds	r0, #1
 8008e24:	f43f aecd 	beq.w	8008bc2 <_printf_float+0xba>
 8008e28:	f10b 0b01 	add.w	fp, fp, #1
 8008e2c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008e30:	ebaa 0309 	sub.w	r3, sl, r9
 8008e34:	455b      	cmp	r3, fp
 8008e36:	dcef      	bgt.n	8008e18 <_printf_float+0x310>
 8008e38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e3c:	429a      	cmp	r2, r3
 8008e3e:	44d0      	add	r8, sl
 8008e40:	db15      	blt.n	8008e6e <_printf_float+0x366>
 8008e42:	6823      	ldr	r3, [r4, #0]
 8008e44:	07da      	lsls	r2, r3, #31
 8008e46:	d412      	bmi.n	8008e6e <_printf_float+0x366>
 8008e48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e4a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e4c:	eba3 020a 	sub.w	r2, r3, sl
 8008e50:	eba3 0a01 	sub.w	sl, r3, r1
 8008e54:	4592      	cmp	sl, r2
 8008e56:	bfa8      	it	ge
 8008e58:	4692      	movge	sl, r2
 8008e5a:	f1ba 0f00 	cmp.w	sl, #0
 8008e5e:	dc0e      	bgt.n	8008e7e <_printf_float+0x376>
 8008e60:	f04f 0800 	mov.w	r8, #0
 8008e64:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e68:	f104 091a 	add.w	r9, r4, #26
 8008e6c:	e019      	b.n	8008ea2 <_printf_float+0x39a>
 8008e6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e72:	4631      	mov	r1, r6
 8008e74:	4628      	mov	r0, r5
 8008e76:	47b8      	blx	r7
 8008e78:	3001      	adds	r0, #1
 8008e7a:	d1e5      	bne.n	8008e48 <_printf_float+0x340>
 8008e7c:	e6a1      	b.n	8008bc2 <_printf_float+0xba>
 8008e7e:	4653      	mov	r3, sl
 8008e80:	4642      	mov	r2, r8
 8008e82:	4631      	mov	r1, r6
 8008e84:	4628      	mov	r0, r5
 8008e86:	47b8      	blx	r7
 8008e88:	3001      	adds	r0, #1
 8008e8a:	d1e9      	bne.n	8008e60 <_printf_float+0x358>
 8008e8c:	e699      	b.n	8008bc2 <_printf_float+0xba>
 8008e8e:	2301      	movs	r3, #1
 8008e90:	464a      	mov	r2, r9
 8008e92:	4631      	mov	r1, r6
 8008e94:	4628      	mov	r0, r5
 8008e96:	47b8      	blx	r7
 8008e98:	3001      	adds	r0, #1
 8008e9a:	f43f ae92 	beq.w	8008bc2 <_printf_float+0xba>
 8008e9e:	f108 0801 	add.w	r8, r8, #1
 8008ea2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008ea6:	1a9b      	subs	r3, r3, r2
 8008ea8:	eba3 030a 	sub.w	r3, r3, sl
 8008eac:	4543      	cmp	r3, r8
 8008eae:	dcee      	bgt.n	8008e8e <_printf_float+0x386>
 8008eb0:	e74a      	b.n	8008d48 <_printf_float+0x240>
 8008eb2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008eb4:	2a01      	cmp	r2, #1
 8008eb6:	dc01      	bgt.n	8008ebc <_printf_float+0x3b4>
 8008eb8:	07db      	lsls	r3, r3, #31
 8008eba:	d53a      	bpl.n	8008f32 <_printf_float+0x42a>
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	4642      	mov	r2, r8
 8008ec0:	4631      	mov	r1, r6
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	47b8      	blx	r7
 8008ec6:	3001      	adds	r0, #1
 8008ec8:	f43f ae7b 	beq.w	8008bc2 <_printf_float+0xba>
 8008ecc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ed0:	4631      	mov	r1, r6
 8008ed2:	4628      	mov	r0, r5
 8008ed4:	47b8      	blx	r7
 8008ed6:	3001      	adds	r0, #1
 8008ed8:	f108 0801 	add.w	r8, r8, #1
 8008edc:	f43f ae71 	beq.w	8008bc2 <_printf_float+0xba>
 8008ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	f103 3aff 	add.w	sl, r3, #4294967295
 8008ee8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008eec:	2300      	movs	r3, #0
 8008eee:	f7f7 fe13 	bl	8000b18 <__aeabi_dcmpeq>
 8008ef2:	b9c8      	cbnz	r0, 8008f28 <_printf_float+0x420>
 8008ef4:	4653      	mov	r3, sl
 8008ef6:	4642      	mov	r2, r8
 8008ef8:	4631      	mov	r1, r6
 8008efa:	4628      	mov	r0, r5
 8008efc:	47b8      	blx	r7
 8008efe:	3001      	adds	r0, #1
 8008f00:	d10e      	bne.n	8008f20 <_printf_float+0x418>
 8008f02:	e65e      	b.n	8008bc2 <_printf_float+0xba>
 8008f04:	2301      	movs	r3, #1
 8008f06:	4652      	mov	r2, sl
 8008f08:	4631      	mov	r1, r6
 8008f0a:	4628      	mov	r0, r5
 8008f0c:	47b8      	blx	r7
 8008f0e:	3001      	adds	r0, #1
 8008f10:	f43f ae57 	beq.w	8008bc2 <_printf_float+0xba>
 8008f14:	f108 0801 	add.w	r8, r8, #1
 8008f18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f1a:	3b01      	subs	r3, #1
 8008f1c:	4543      	cmp	r3, r8
 8008f1e:	dcf1      	bgt.n	8008f04 <_printf_float+0x3fc>
 8008f20:	464b      	mov	r3, r9
 8008f22:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008f26:	e6de      	b.n	8008ce6 <_printf_float+0x1de>
 8008f28:	f04f 0800 	mov.w	r8, #0
 8008f2c:	f104 0a1a 	add.w	sl, r4, #26
 8008f30:	e7f2      	b.n	8008f18 <_printf_float+0x410>
 8008f32:	2301      	movs	r3, #1
 8008f34:	e7df      	b.n	8008ef6 <_printf_float+0x3ee>
 8008f36:	2301      	movs	r3, #1
 8008f38:	464a      	mov	r2, r9
 8008f3a:	4631      	mov	r1, r6
 8008f3c:	4628      	mov	r0, r5
 8008f3e:	47b8      	blx	r7
 8008f40:	3001      	adds	r0, #1
 8008f42:	f43f ae3e 	beq.w	8008bc2 <_printf_float+0xba>
 8008f46:	f108 0801 	add.w	r8, r8, #1
 8008f4a:	68e3      	ldr	r3, [r4, #12]
 8008f4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008f4e:	1a9b      	subs	r3, r3, r2
 8008f50:	4543      	cmp	r3, r8
 8008f52:	dcf0      	bgt.n	8008f36 <_printf_float+0x42e>
 8008f54:	e6fc      	b.n	8008d50 <_printf_float+0x248>
 8008f56:	f04f 0800 	mov.w	r8, #0
 8008f5a:	f104 0919 	add.w	r9, r4, #25
 8008f5e:	e7f4      	b.n	8008f4a <_printf_float+0x442>
 8008f60:	2900      	cmp	r1, #0
 8008f62:	f43f ae8b 	beq.w	8008c7c <_printf_float+0x174>
 8008f66:	2300      	movs	r3, #0
 8008f68:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008f6c:	ab09      	add	r3, sp, #36	; 0x24
 8008f6e:	9300      	str	r3, [sp, #0]
 8008f70:	ec49 8b10 	vmov	d0, r8, r9
 8008f74:	6022      	str	r2, [r4, #0]
 8008f76:	f8cd a004 	str.w	sl, [sp, #4]
 8008f7a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008f7e:	4628      	mov	r0, r5
 8008f80:	f7ff fd2e 	bl	80089e0 <__cvt>
 8008f84:	4680      	mov	r8, r0
 8008f86:	e648      	b.n	8008c1a <_printf_float+0x112>

08008f88 <_printf_common>:
 8008f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f8c:	4691      	mov	r9, r2
 8008f8e:	461f      	mov	r7, r3
 8008f90:	688a      	ldr	r2, [r1, #8]
 8008f92:	690b      	ldr	r3, [r1, #16]
 8008f94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f98:	4293      	cmp	r3, r2
 8008f9a:	bfb8      	it	lt
 8008f9c:	4613      	movlt	r3, r2
 8008f9e:	f8c9 3000 	str.w	r3, [r9]
 8008fa2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008fa6:	4606      	mov	r6, r0
 8008fa8:	460c      	mov	r4, r1
 8008faa:	b112      	cbz	r2, 8008fb2 <_printf_common+0x2a>
 8008fac:	3301      	adds	r3, #1
 8008fae:	f8c9 3000 	str.w	r3, [r9]
 8008fb2:	6823      	ldr	r3, [r4, #0]
 8008fb4:	0699      	lsls	r1, r3, #26
 8008fb6:	bf42      	ittt	mi
 8008fb8:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008fbc:	3302      	addmi	r3, #2
 8008fbe:	f8c9 3000 	strmi.w	r3, [r9]
 8008fc2:	6825      	ldr	r5, [r4, #0]
 8008fc4:	f015 0506 	ands.w	r5, r5, #6
 8008fc8:	d107      	bne.n	8008fda <_printf_common+0x52>
 8008fca:	f104 0a19 	add.w	sl, r4, #25
 8008fce:	68e3      	ldr	r3, [r4, #12]
 8008fd0:	f8d9 2000 	ldr.w	r2, [r9]
 8008fd4:	1a9b      	subs	r3, r3, r2
 8008fd6:	42ab      	cmp	r3, r5
 8008fd8:	dc28      	bgt.n	800902c <_printf_common+0xa4>
 8008fda:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008fde:	6822      	ldr	r2, [r4, #0]
 8008fe0:	3300      	adds	r3, #0
 8008fe2:	bf18      	it	ne
 8008fe4:	2301      	movne	r3, #1
 8008fe6:	0692      	lsls	r2, r2, #26
 8008fe8:	d42d      	bmi.n	8009046 <_printf_common+0xbe>
 8008fea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008fee:	4639      	mov	r1, r7
 8008ff0:	4630      	mov	r0, r6
 8008ff2:	47c0      	blx	r8
 8008ff4:	3001      	adds	r0, #1
 8008ff6:	d020      	beq.n	800903a <_printf_common+0xb2>
 8008ff8:	6823      	ldr	r3, [r4, #0]
 8008ffa:	68e5      	ldr	r5, [r4, #12]
 8008ffc:	f8d9 2000 	ldr.w	r2, [r9]
 8009000:	f003 0306 	and.w	r3, r3, #6
 8009004:	2b04      	cmp	r3, #4
 8009006:	bf08      	it	eq
 8009008:	1aad      	subeq	r5, r5, r2
 800900a:	68a3      	ldr	r3, [r4, #8]
 800900c:	6922      	ldr	r2, [r4, #16]
 800900e:	bf0c      	ite	eq
 8009010:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009014:	2500      	movne	r5, #0
 8009016:	4293      	cmp	r3, r2
 8009018:	bfc4      	itt	gt
 800901a:	1a9b      	subgt	r3, r3, r2
 800901c:	18ed      	addgt	r5, r5, r3
 800901e:	f04f 0900 	mov.w	r9, #0
 8009022:	341a      	adds	r4, #26
 8009024:	454d      	cmp	r5, r9
 8009026:	d11a      	bne.n	800905e <_printf_common+0xd6>
 8009028:	2000      	movs	r0, #0
 800902a:	e008      	b.n	800903e <_printf_common+0xb6>
 800902c:	2301      	movs	r3, #1
 800902e:	4652      	mov	r2, sl
 8009030:	4639      	mov	r1, r7
 8009032:	4630      	mov	r0, r6
 8009034:	47c0      	blx	r8
 8009036:	3001      	adds	r0, #1
 8009038:	d103      	bne.n	8009042 <_printf_common+0xba>
 800903a:	f04f 30ff 	mov.w	r0, #4294967295
 800903e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009042:	3501      	adds	r5, #1
 8009044:	e7c3      	b.n	8008fce <_printf_common+0x46>
 8009046:	18e1      	adds	r1, r4, r3
 8009048:	1c5a      	adds	r2, r3, #1
 800904a:	2030      	movs	r0, #48	; 0x30
 800904c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009050:	4422      	add	r2, r4
 8009052:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009056:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800905a:	3302      	adds	r3, #2
 800905c:	e7c5      	b.n	8008fea <_printf_common+0x62>
 800905e:	2301      	movs	r3, #1
 8009060:	4622      	mov	r2, r4
 8009062:	4639      	mov	r1, r7
 8009064:	4630      	mov	r0, r6
 8009066:	47c0      	blx	r8
 8009068:	3001      	adds	r0, #1
 800906a:	d0e6      	beq.n	800903a <_printf_common+0xb2>
 800906c:	f109 0901 	add.w	r9, r9, #1
 8009070:	e7d8      	b.n	8009024 <_printf_common+0x9c>
	...

08009074 <_printf_i>:
 8009074:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009078:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800907c:	460c      	mov	r4, r1
 800907e:	7e09      	ldrb	r1, [r1, #24]
 8009080:	b085      	sub	sp, #20
 8009082:	296e      	cmp	r1, #110	; 0x6e
 8009084:	4617      	mov	r7, r2
 8009086:	4606      	mov	r6, r0
 8009088:	4698      	mov	r8, r3
 800908a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800908c:	f000 80b3 	beq.w	80091f6 <_printf_i+0x182>
 8009090:	d822      	bhi.n	80090d8 <_printf_i+0x64>
 8009092:	2963      	cmp	r1, #99	; 0x63
 8009094:	d036      	beq.n	8009104 <_printf_i+0x90>
 8009096:	d80a      	bhi.n	80090ae <_printf_i+0x3a>
 8009098:	2900      	cmp	r1, #0
 800909a:	f000 80b9 	beq.w	8009210 <_printf_i+0x19c>
 800909e:	2958      	cmp	r1, #88	; 0x58
 80090a0:	f000 8083 	beq.w	80091aa <_printf_i+0x136>
 80090a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80090a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80090ac:	e032      	b.n	8009114 <_printf_i+0xa0>
 80090ae:	2964      	cmp	r1, #100	; 0x64
 80090b0:	d001      	beq.n	80090b6 <_printf_i+0x42>
 80090b2:	2969      	cmp	r1, #105	; 0x69
 80090b4:	d1f6      	bne.n	80090a4 <_printf_i+0x30>
 80090b6:	6820      	ldr	r0, [r4, #0]
 80090b8:	6813      	ldr	r3, [r2, #0]
 80090ba:	0605      	lsls	r5, r0, #24
 80090bc:	f103 0104 	add.w	r1, r3, #4
 80090c0:	d52a      	bpl.n	8009118 <_printf_i+0xa4>
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	6011      	str	r1, [r2, #0]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	da03      	bge.n	80090d2 <_printf_i+0x5e>
 80090ca:	222d      	movs	r2, #45	; 0x2d
 80090cc:	425b      	negs	r3, r3
 80090ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80090d2:	486f      	ldr	r0, [pc, #444]	; (8009290 <_printf_i+0x21c>)
 80090d4:	220a      	movs	r2, #10
 80090d6:	e039      	b.n	800914c <_printf_i+0xd8>
 80090d8:	2973      	cmp	r1, #115	; 0x73
 80090da:	f000 809d 	beq.w	8009218 <_printf_i+0x1a4>
 80090de:	d808      	bhi.n	80090f2 <_printf_i+0x7e>
 80090e0:	296f      	cmp	r1, #111	; 0x6f
 80090e2:	d020      	beq.n	8009126 <_printf_i+0xb2>
 80090e4:	2970      	cmp	r1, #112	; 0x70
 80090e6:	d1dd      	bne.n	80090a4 <_printf_i+0x30>
 80090e8:	6823      	ldr	r3, [r4, #0]
 80090ea:	f043 0320 	orr.w	r3, r3, #32
 80090ee:	6023      	str	r3, [r4, #0]
 80090f0:	e003      	b.n	80090fa <_printf_i+0x86>
 80090f2:	2975      	cmp	r1, #117	; 0x75
 80090f4:	d017      	beq.n	8009126 <_printf_i+0xb2>
 80090f6:	2978      	cmp	r1, #120	; 0x78
 80090f8:	d1d4      	bne.n	80090a4 <_printf_i+0x30>
 80090fa:	2378      	movs	r3, #120	; 0x78
 80090fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009100:	4864      	ldr	r0, [pc, #400]	; (8009294 <_printf_i+0x220>)
 8009102:	e055      	b.n	80091b0 <_printf_i+0x13c>
 8009104:	6813      	ldr	r3, [r2, #0]
 8009106:	1d19      	adds	r1, r3, #4
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	6011      	str	r1, [r2, #0]
 800910c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009110:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009114:	2301      	movs	r3, #1
 8009116:	e08c      	b.n	8009232 <_printf_i+0x1be>
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	6011      	str	r1, [r2, #0]
 800911c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009120:	bf18      	it	ne
 8009122:	b21b      	sxthne	r3, r3
 8009124:	e7cf      	b.n	80090c6 <_printf_i+0x52>
 8009126:	6813      	ldr	r3, [r2, #0]
 8009128:	6825      	ldr	r5, [r4, #0]
 800912a:	1d18      	adds	r0, r3, #4
 800912c:	6010      	str	r0, [r2, #0]
 800912e:	0628      	lsls	r0, r5, #24
 8009130:	d501      	bpl.n	8009136 <_printf_i+0xc2>
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	e002      	b.n	800913c <_printf_i+0xc8>
 8009136:	0668      	lsls	r0, r5, #25
 8009138:	d5fb      	bpl.n	8009132 <_printf_i+0xbe>
 800913a:	881b      	ldrh	r3, [r3, #0]
 800913c:	4854      	ldr	r0, [pc, #336]	; (8009290 <_printf_i+0x21c>)
 800913e:	296f      	cmp	r1, #111	; 0x6f
 8009140:	bf14      	ite	ne
 8009142:	220a      	movne	r2, #10
 8009144:	2208      	moveq	r2, #8
 8009146:	2100      	movs	r1, #0
 8009148:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800914c:	6865      	ldr	r5, [r4, #4]
 800914e:	60a5      	str	r5, [r4, #8]
 8009150:	2d00      	cmp	r5, #0
 8009152:	f2c0 8095 	blt.w	8009280 <_printf_i+0x20c>
 8009156:	6821      	ldr	r1, [r4, #0]
 8009158:	f021 0104 	bic.w	r1, r1, #4
 800915c:	6021      	str	r1, [r4, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d13d      	bne.n	80091de <_printf_i+0x16a>
 8009162:	2d00      	cmp	r5, #0
 8009164:	f040 808e 	bne.w	8009284 <_printf_i+0x210>
 8009168:	4665      	mov	r5, ip
 800916a:	2a08      	cmp	r2, #8
 800916c:	d10b      	bne.n	8009186 <_printf_i+0x112>
 800916e:	6823      	ldr	r3, [r4, #0]
 8009170:	07db      	lsls	r3, r3, #31
 8009172:	d508      	bpl.n	8009186 <_printf_i+0x112>
 8009174:	6923      	ldr	r3, [r4, #16]
 8009176:	6862      	ldr	r2, [r4, #4]
 8009178:	429a      	cmp	r2, r3
 800917a:	bfde      	ittt	le
 800917c:	2330      	movle	r3, #48	; 0x30
 800917e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009182:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009186:	ebac 0305 	sub.w	r3, ip, r5
 800918a:	6123      	str	r3, [r4, #16]
 800918c:	f8cd 8000 	str.w	r8, [sp]
 8009190:	463b      	mov	r3, r7
 8009192:	aa03      	add	r2, sp, #12
 8009194:	4621      	mov	r1, r4
 8009196:	4630      	mov	r0, r6
 8009198:	f7ff fef6 	bl	8008f88 <_printf_common>
 800919c:	3001      	adds	r0, #1
 800919e:	d14d      	bne.n	800923c <_printf_i+0x1c8>
 80091a0:	f04f 30ff 	mov.w	r0, #4294967295
 80091a4:	b005      	add	sp, #20
 80091a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091aa:	4839      	ldr	r0, [pc, #228]	; (8009290 <_printf_i+0x21c>)
 80091ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80091b0:	6813      	ldr	r3, [r2, #0]
 80091b2:	6821      	ldr	r1, [r4, #0]
 80091b4:	1d1d      	adds	r5, r3, #4
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	6015      	str	r5, [r2, #0]
 80091ba:	060a      	lsls	r2, r1, #24
 80091bc:	d50b      	bpl.n	80091d6 <_printf_i+0x162>
 80091be:	07ca      	lsls	r2, r1, #31
 80091c0:	bf44      	itt	mi
 80091c2:	f041 0120 	orrmi.w	r1, r1, #32
 80091c6:	6021      	strmi	r1, [r4, #0]
 80091c8:	b91b      	cbnz	r3, 80091d2 <_printf_i+0x15e>
 80091ca:	6822      	ldr	r2, [r4, #0]
 80091cc:	f022 0220 	bic.w	r2, r2, #32
 80091d0:	6022      	str	r2, [r4, #0]
 80091d2:	2210      	movs	r2, #16
 80091d4:	e7b7      	b.n	8009146 <_printf_i+0xd2>
 80091d6:	064d      	lsls	r5, r1, #25
 80091d8:	bf48      	it	mi
 80091da:	b29b      	uxthmi	r3, r3
 80091dc:	e7ef      	b.n	80091be <_printf_i+0x14a>
 80091de:	4665      	mov	r5, ip
 80091e0:	fbb3 f1f2 	udiv	r1, r3, r2
 80091e4:	fb02 3311 	mls	r3, r2, r1, r3
 80091e8:	5cc3      	ldrb	r3, [r0, r3]
 80091ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80091ee:	460b      	mov	r3, r1
 80091f0:	2900      	cmp	r1, #0
 80091f2:	d1f5      	bne.n	80091e0 <_printf_i+0x16c>
 80091f4:	e7b9      	b.n	800916a <_printf_i+0xf6>
 80091f6:	6813      	ldr	r3, [r2, #0]
 80091f8:	6825      	ldr	r5, [r4, #0]
 80091fa:	6961      	ldr	r1, [r4, #20]
 80091fc:	1d18      	adds	r0, r3, #4
 80091fe:	6010      	str	r0, [r2, #0]
 8009200:	0628      	lsls	r0, r5, #24
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	d501      	bpl.n	800920a <_printf_i+0x196>
 8009206:	6019      	str	r1, [r3, #0]
 8009208:	e002      	b.n	8009210 <_printf_i+0x19c>
 800920a:	066a      	lsls	r2, r5, #25
 800920c:	d5fb      	bpl.n	8009206 <_printf_i+0x192>
 800920e:	8019      	strh	r1, [r3, #0]
 8009210:	2300      	movs	r3, #0
 8009212:	6123      	str	r3, [r4, #16]
 8009214:	4665      	mov	r5, ip
 8009216:	e7b9      	b.n	800918c <_printf_i+0x118>
 8009218:	6813      	ldr	r3, [r2, #0]
 800921a:	1d19      	adds	r1, r3, #4
 800921c:	6011      	str	r1, [r2, #0]
 800921e:	681d      	ldr	r5, [r3, #0]
 8009220:	6862      	ldr	r2, [r4, #4]
 8009222:	2100      	movs	r1, #0
 8009224:	4628      	mov	r0, r5
 8009226:	f7f7 f803 	bl	8000230 <memchr>
 800922a:	b108      	cbz	r0, 8009230 <_printf_i+0x1bc>
 800922c:	1b40      	subs	r0, r0, r5
 800922e:	6060      	str	r0, [r4, #4]
 8009230:	6863      	ldr	r3, [r4, #4]
 8009232:	6123      	str	r3, [r4, #16]
 8009234:	2300      	movs	r3, #0
 8009236:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800923a:	e7a7      	b.n	800918c <_printf_i+0x118>
 800923c:	6923      	ldr	r3, [r4, #16]
 800923e:	462a      	mov	r2, r5
 8009240:	4639      	mov	r1, r7
 8009242:	4630      	mov	r0, r6
 8009244:	47c0      	blx	r8
 8009246:	3001      	adds	r0, #1
 8009248:	d0aa      	beq.n	80091a0 <_printf_i+0x12c>
 800924a:	6823      	ldr	r3, [r4, #0]
 800924c:	079b      	lsls	r3, r3, #30
 800924e:	d413      	bmi.n	8009278 <_printf_i+0x204>
 8009250:	68e0      	ldr	r0, [r4, #12]
 8009252:	9b03      	ldr	r3, [sp, #12]
 8009254:	4298      	cmp	r0, r3
 8009256:	bfb8      	it	lt
 8009258:	4618      	movlt	r0, r3
 800925a:	e7a3      	b.n	80091a4 <_printf_i+0x130>
 800925c:	2301      	movs	r3, #1
 800925e:	464a      	mov	r2, r9
 8009260:	4639      	mov	r1, r7
 8009262:	4630      	mov	r0, r6
 8009264:	47c0      	blx	r8
 8009266:	3001      	adds	r0, #1
 8009268:	d09a      	beq.n	80091a0 <_printf_i+0x12c>
 800926a:	3501      	adds	r5, #1
 800926c:	68e3      	ldr	r3, [r4, #12]
 800926e:	9a03      	ldr	r2, [sp, #12]
 8009270:	1a9b      	subs	r3, r3, r2
 8009272:	42ab      	cmp	r3, r5
 8009274:	dcf2      	bgt.n	800925c <_printf_i+0x1e8>
 8009276:	e7eb      	b.n	8009250 <_printf_i+0x1dc>
 8009278:	2500      	movs	r5, #0
 800927a:	f104 0919 	add.w	r9, r4, #25
 800927e:	e7f5      	b.n	800926c <_printf_i+0x1f8>
 8009280:	2b00      	cmp	r3, #0
 8009282:	d1ac      	bne.n	80091de <_printf_i+0x16a>
 8009284:	7803      	ldrb	r3, [r0, #0]
 8009286:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800928a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800928e:	e76c      	b.n	800916a <_printf_i+0xf6>
 8009290:	0800c0fe 	.word	0x0800c0fe
 8009294:	0800c10f 	.word	0x0800c10f

08009298 <iprintf>:
 8009298:	b40f      	push	{r0, r1, r2, r3}
 800929a:	4b0a      	ldr	r3, [pc, #40]	; (80092c4 <iprintf+0x2c>)
 800929c:	b513      	push	{r0, r1, r4, lr}
 800929e:	681c      	ldr	r4, [r3, #0]
 80092a0:	b124      	cbz	r4, 80092ac <iprintf+0x14>
 80092a2:	69a3      	ldr	r3, [r4, #24]
 80092a4:	b913      	cbnz	r3, 80092ac <iprintf+0x14>
 80092a6:	4620      	mov	r0, r4
 80092a8:	f000 feb2 	bl	800a010 <__sinit>
 80092ac:	ab05      	add	r3, sp, #20
 80092ae:	9a04      	ldr	r2, [sp, #16]
 80092b0:	68a1      	ldr	r1, [r4, #8]
 80092b2:	9301      	str	r3, [sp, #4]
 80092b4:	4620      	mov	r0, r4
 80092b6:	f001 fc63 	bl	800ab80 <_vfiprintf_r>
 80092ba:	b002      	add	sp, #8
 80092bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80092c0:	b004      	add	sp, #16
 80092c2:	4770      	bx	lr
 80092c4:	20000010 	.word	0x20000010

080092c8 <siprintf>:
 80092c8:	b40e      	push	{r1, r2, r3}
 80092ca:	b500      	push	{lr}
 80092cc:	b09c      	sub	sp, #112	; 0x70
 80092ce:	ab1d      	add	r3, sp, #116	; 0x74
 80092d0:	9002      	str	r0, [sp, #8]
 80092d2:	9006      	str	r0, [sp, #24]
 80092d4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80092d8:	4809      	ldr	r0, [pc, #36]	; (8009300 <siprintf+0x38>)
 80092da:	9107      	str	r1, [sp, #28]
 80092dc:	9104      	str	r1, [sp, #16]
 80092de:	4909      	ldr	r1, [pc, #36]	; (8009304 <siprintf+0x3c>)
 80092e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80092e4:	9105      	str	r1, [sp, #20]
 80092e6:	6800      	ldr	r0, [r0, #0]
 80092e8:	9301      	str	r3, [sp, #4]
 80092ea:	a902      	add	r1, sp, #8
 80092ec:	f001 fb26 	bl	800a93c <_svfiprintf_r>
 80092f0:	9b02      	ldr	r3, [sp, #8]
 80092f2:	2200      	movs	r2, #0
 80092f4:	701a      	strb	r2, [r3, #0]
 80092f6:	b01c      	add	sp, #112	; 0x70
 80092f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80092fc:	b003      	add	sp, #12
 80092fe:	4770      	bx	lr
 8009300:	20000010 	.word	0x20000010
 8009304:	ffff0208 	.word	0xffff0208

08009308 <quorem>:
 8009308:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800930c:	6903      	ldr	r3, [r0, #16]
 800930e:	690c      	ldr	r4, [r1, #16]
 8009310:	42a3      	cmp	r3, r4
 8009312:	4680      	mov	r8, r0
 8009314:	f2c0 8082 	blt.w	800941c <quorem+0x114>
 8009318:	3c01      	subs	r4, #1
 800931a:	f101 0714 	add.w	r7, r1, #20
 800931e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009322:	f100 0614 	add.w	r6, r0, #20
 8009326:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800932a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800932e:	eb06 030c 	add.w	r3, r6, ip
 8009332:	3501      	adds	r5, #1
 8009334:	eb07 090c 	add.w	r9, r7, ip
 8009338:	9301      	str	r3, [sp, #4]
 800933a:	fbb0 f5f5 	udiv	r5, r0, r5
 800933e:	b395      	cbz	r5, 80093a6 <quorem+0x9e>
 8009340:	f04f 0a00 	mov.w	sl, #0
 8009344:	4638      	mov	r0, r7
 8009346:	46b6      	mov	lr, r6
 8009348:	46d3      	mov	fp, sl
 800934a:	f850 2b04 	ldr.w	r2, [r0], #4
 800934e:	b293      	uxth	r3, r2
 8009350:	fb05 a303 	mla	r3, r5, r3, sl
 8009354:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009358:	b29b      	uxth	r3, r3
 800935a:	ebab 0303 	sub.w	r3, fp, r3
 800935e:	0c12      	lsrs	r2, r2, #16
 8009360:	f8de b000 	ldr.w	fp, [lr]
 8009364:	fb05 a202 	mla	r2, r5, r2, sl
 8009368:	fa13 f38b 	uxtah	r3, r3, fp
 800936c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8009370:	fa1f fb82 	uxth.w	fp, r2
 8009374:	f8de 2000 	ldr.w	r2, [lr]
 8009378:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800937c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009380:	b29b      	uxth	r3, r3
 8009382:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009386:	4581      	cmp	r9, r0
 8009388:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800938c:	f84e 3b04 	str.w	r3, [lr], #4
 8009390:	d2db      	bcs.n	800934a <quorem+0x42>
 8009392:	f856 300c 	ldr.w	r3, [r6, ip]
 8009396:	b933      	cbnz	r3, 80093a6 <quorem+0x9e>
 8009398:	9b01      	ldr	r3, [sp, #4]
 800939a:	3b04      	subs	r3, #4
 800939c:	429e      	cmp	r6, r3
 800939e:	461a      	mov	r2, r3
 80093a0:	d330      	bcc.n	8009404 <quorem+0xfc>
 80093a2:	f8c8 4010 	str.w	r4, [r8, #16]
 80093a6:	4640      	mov	r0, r8
 80093a8:	f001 f8f2 	bl	800a590 <__mcmp>
 80093ac:	2800      	cmp	r0, #0
 80093ae:	db25      	blt.n	80093fc <quorem+0xf4>
 80093b0:	3501      	adds	r5, #1
 80093b2:	4630      	mov	r0, r6
 80093b4:	f04f 0c00 	mov.w	ip, #0
 80093b8:	f857 2b04 	ldr.w	r2, [r7], #4
 80093bc:	f8d0 e000 	ldr.w	lr, [r0]
 80093c0:	b293      	uxth	r3, r2
 80093c2:	ebac 0303 	sub.w	r3, ip, r3
 80093c6:	0c12      	lsrs	r2, r2, #16
 80093c8:	fa13 f38e 	uxtah	r3, r3, lr
 80093cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80093d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80093d4:	b29b      	uxth	r3, r3
 80093d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80093da:	45b9      	cmp	r9, r7
 80093dc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80093e0:	f840 3b04 	str.w	r3, [r0], #4
 80093e4:	d2e8      	bcs.n	80093b8 <quorem+0xb0>
 80093e6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80093ea:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80093ee:	b92a      	cbnz	r2, 80093fc <quorem+0xf4>
 80093f0:	3b04      	subs	r3, #4
 80093f2:	429e      	cmp	r6, r3
 80093f4:	461a      	mov	r2, r3
 80093f6:	d30b      	bcc.n	8009410 <quorem+0x108>
 80093f8:	f8c8 4010 	str.w	r4, [r8, #16]
 80093fc:	4628      	mov	r0, r5
 80093fe:	b003      	add	sp, #12
 8009400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009404:	6812      	ldr	r2, [r2, #0]
 8009406:	3b04      	subs	r3, #4
 8009408:	2a00      	cmp	r2, #0
 800940a:	d1ca      	bne.n	80093a2 <quorem+0x9a>
 800940c:	3c01      	subs	r4, #1
 800940e:	e7c5      	b.n	800939c <quorem+0x94>
 8009410:	6812      	ldr	r2, [r2, #0]
 8009412:	3b04      	subs	r3, #4
 8009414:	2a00      	cmp	r2, #0
 8009416:	d1ef      	bne.n	80093f8 <quorem+0xf0>
 8009418:	3c01      	subs	r4, #1
 800941a:	e7ea      	b.n	80093f2 <quorem+0xea>
 800941c:	2000      	movs	r0, #0
 800941e:	e7ee      	b.n	80093fe <quorem+0xf6>

08009420 <_dtoa_r>:
 8009420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009424:	ec57 6b10 	vmov	r6, r7, d0
 8009428:	b097      	sub	sp, #92	; 0x5c
 800942a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800942c:	9106      	str	r1, [sp, #24]
 800942e:	4604      	mov	r4, r0
 8009430:	920b      	str	r2, [sp, #44]	; 0x2c
 8009432:	9312      	str	r3, [sp, #72]	; 0x48
 8009434:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009438:	e9cd 6700 	strd	r6, r7, [sp]
 800943c:	b93d      	cbnz	r5, 800944e <_dtoa_r+0x2e>
 800943e:	2010      	movs	r0, #16
 8009440:	f000 fe7e 	bl	800a140 <malloc>
 8009444:	6260      	str	r0, [r4, #36]	; 0x24
 8009446:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800944a:	6005      	str	r5, [r0, #0]
 800944c:	60c5      	str	r5, [r0, #12]
 800944e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009450:	6819      	ldr	r1, [r3, #0]
 8009452:	b151      	cbz	r1, 800946a <_dtoa_r+0x4a>
 8009454:	685a      	ldr	r2, [r3, #4]
 8009456:	604a      	str	r2, [r1, #4]
 8009458:	2301      	movs	r3, #1
 800945a:	4093      	lsls	r3, r2
 800945c:	608b      	str	r3, [r1, #8]
 800945e:	4620      	mov	r0, r4
 8009460:	f000 feb5 	bl	800a1ce <_Bfree>
 8009464:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009466:	2200      	movs	r2, #0
 8009468:	601a      	str	r2, [r3, #0]
 800946a:	1e3b      	subs	r3, r7, #0
 800946c:	bfbb      	ittet	lt
 800946e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009472:	9301      	strlt	r3, [sp, #4]
 8009474:	2300      	movge	r3, #0
 8009476:	2201      	movlt	r2, #1
 8009478:	bfac      	ite	ge
 800947a:	f8c8 3000 	strge.w	r3, [r8]
 800947e:	f8c8 2000 	strlt.w	r2, [r8]
 8009482:	4baf      	ldr	r3, [pc, #700]	; (8009740 <_dtoa_r+0x320>)
 8009484:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009488:	ea33 0308 	bics.w	r3, r3, r8
 800948c:	d114      	bne.n	80094b8 <_dtoa_r+0x98>
 800948e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009490:	f242 730f 	movw	r3, #9999	; 0x270f
 8009494:	6013      	str	r3, [r2, #0]
 8009496:	9b00      	ldr	r3, [sp, #0]
 8009498:	b923      	cbnz	r3, 80094a4 <_dtoa_r+0x84>
 800949a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800949e:	2800      	cmp	r0, #0
 80094a0:	f000 8542 	beq.w	8009f28 <_dtoa_r+0xb08>
 80094a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094a6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8009754 <_dtoa_r+0x334>
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	f000 8544 	beq.w	8009f38 <_dtoa_r+0xb18>
 80094b0:	f10b 0303 	add.w	r3, fp, #3
 80094b4:	f000 bd3e 	b.w	8009f34 <_dtoa_r+0xb14>
 80094b8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80094bc:	2200      	movs	r2, #0
 80094be:	2300      	movs	r3, #0
 80094c0:	4630      	mov	r0, r6
 80094c2:	4639      	mov	r1, r7
 80094c4:	f7f7 fb28 	bl	8000b18 <__aeabi_dcmpeq>
 80094c8:	4681      	mov	r9, r0
 80094ca:	b168      	cbz	r0, 80094e8 <_dtoa_r+0xc8>
 80094cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80094ce:	2301      	movs	r3, #1
 80094d0:	6013      	str	r3, [r2, #0]
 80094d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f000 8524 	beq.w	8009f22 <_dtoa_r+0xb02>
 80094da:	4b9a      	ldr	r3, [pc, #616]	; (8009744 <_dtoa_r+0x324>)
 80094dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80094de:	f103 3bff 	add.w	fp, r3, #4294967295
 80094e2:	6013      	str	r3, [r2, #0]
 80094e4:	f000 bd28 	b.w	8009f38 <_dtoa_r+0xb18>
 80094e8:	aa14      	add	r2, sp, #80	; 0x50
 80094ea:	a915      	add	r1, sp, #84	; 0x54
 80094ec:	ec47 6b10 	vmov	d0, r6, r7
 80094f0:	4620      	mov	r0, r4
 80094f2:	f001 f8c4 	bl	800a67e <__d2b>
 80094f6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80094fa:	9004      	str	r0, [sp, #16]
 80094fc:	2d00      	cmp	r5, #0
 80094fe:	d07c      	beq.n	80095fa <_dtoa_r+0x1da>
 8009500:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009504:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009508:	46b2      	mov	sl, r6
 800950a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800950e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009512:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009516:	2200      	movs	r2, #0
 8009518:	4b8b      	ldr	r3, [pc, #556]	; (8009748 <_dtoa_r+0x328>)
 800951a:	4650      	mov	r0, sl
 800951c:	4659      	mov	r1, fp
 800951e:	f7f6 fedb 	bl	80002d8 <__aeabi_dsub>
 8009522:	a381      	add	r3, pc, #516	; (adr r3, 8009728 <_dtoa_r+0x308>)
 8009524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009528:	f7f7 f88e 	bl	8000648 <__aeabi_dmul>
 800952c:	a380      	add	r3, pc, #512	; (adr r3, 8009730 <_dtoa_r+0x310>)
 800952e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009532:	f7f6 fed3 	bl	80002dc <__adddf3>
 8009536:	4606      	mov	r6, r0
 8009538:	4628      	mov	r0, r5
 800953a:	460f      	mov	r7, r1
 800953c:	f7f7 f81a 	bl	8000574 <__aeabi_i2d>
 8009540:	a37d      	add	r3, pc, #500	; (adr r3, 8009738 <_dtoa_r+0x318>)
 8009542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009546:	f7f7 f87f 	bl	8000648 <__aeabi_dmul>
 800954a:	4602      	mov	r2, r0
 800954c:	460b      	mov	r3, r1
 800954e:	4630      	mov	r0, r6
 8009550:	4639      	mov	r1, r7
 8009552:	f7f6 fec3 	bl	80002dc <__adddf3>
 8009556:	4606      	mov	r6, r0
 8009558:	460f      	mov	r7, r1
 800955a:	f7f7 fb25 	bl	8000ba8 <__aeabi_d2iz>
 800955e:	2200      	movs	r2, #0
 8009560:	4682      	mov	sl, r0
 8009562:	2300      	movs	r3, #0
 8009564:	4630      	mov	r0, r6
 8009566:	4639      	mov	r1, r7
 8009568:	f7f7 fae0 	bl	8000b2c <__aeabi_dcmplt>
 800956c:	b148      	cbz	r0, 8009582 <_dtoa_r+0x162>
 800956e:	4650      	mov	r0, sl
 8009570:	f7f7 f800 	bl	8000574 <__aeabi_i2d>
 8009574:	4632      	mov	r2, r6
 8009576:	463b      	mov	r3, r7
 8009578:	f7f7 face 	bl	8000b18 <__aeabi_dcmpeq>
 800957c:	b908      	cbnz	r0, 8009582 <_dtoa_r+0x162>
 800957e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009582:	f1ba 0f16 	cmp.w	sl, #22
 8009586:	d859      	bhi.n	800963c <_dtoa_r+0x21c>
 8009588:	4970      	ldr	r1, [pc, #448]	; (800974c <_dtoa_r+0x32c>)
 800958a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800958e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009592:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009596:	f7f7 fae7 	bl	8000b68 <__aeabi_dcmpgt>
 800959a:	2800      	cmp	r0, #0
 800959c:	d050      	beq.n	8009640 <_dtoa_r+0x220>
 800959e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095a2:	2300      	movs	r3, #0
 80095a4:	930f      	str	r3, [sp, #60]	; 0x3c
 80095a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095a8:	1b5d      	subs	r5, r3, r5
 80095aa:	f1b5 0801 	subs.w	r8, r5, #1
 80095ae:	bf49      	itett	mi
 80095b0:	f1c5 0301 	rsbmi	r3, r5, #1
 80095b4:	2300      	movpl	r3, #0
 80095b6:	9305      	strmi	r3, [sp, #20]
 80095b8:	f04f 0800 	movmi.w	r8, #0
 80095bc:	bf58      	it	pl
 80095be:	9305      	strpl	r3, [sp, #20]
 80095c0:	f1ba 0f00 	cmp.w	sl, #0
 80095c4:	db3e      	blt.n	8009644 <_dtoa_r+0x224>
 80095c6:	2300      	movs	r3, #0
 80095c8:	44d0      	add	r8, sl
 80095ca:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80095ce:	9307      	str	r3, [sp, #28]
 80095d0:	9b06      	ldr	r3, [sp, #24]
 80095d2:	2b09      	cmp	r3, #9
 80095d4:	f200 8090 	bhi.w	80096f8 <_dtoa_r+0x2d8>
 80095d8:	2b05      	cmp	r3, #5
 80095da:	bfc4      	itt	gt
 80095dc:	3b04      	subgt	r3, #4
 80095de:	9306      	strgt	r3, [sp, #24]
 80095e0:	9b06      	ldr	r3, [sp, #24]
 80095e2:	f1a3 0302 	sub.w	r3, r3, #2
 80095e6:	bfcc      	ite	gt
 80095e8:	2500      	movgt	r5, #0
 80095ea:	2501      	movle	r5, #1
 80095ec:	2b03      	cmp	r3, #3
 80095ee:	f200 808f 	bhi.w	8009710 <_dtoa_r+0x2f0>
 80095f2:	e8df f003 	tbb	[pc, r3]
 80095f6:	7f7d      	.short	0x7f7d
 80095f8:	7131      	.short	0x7131
 80095fa:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80095fe:	441d      	add	r5, r3
 8009600:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8009604:	2820      	cmp	r0, #32
 8009606:	dd13      	ble.n	8009630 <_dtoa_r+0x210>
 8009608:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800960c:	9b00      	ldr	r3, [sp, #0]
 800960e:	fa08 f800 	lsl.w	r8, r8, r0
 8009612:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009616:	fa23 f000 	lsr.w	r0, r3, r0
 800961a:	ea48 0000 	orr.w	r0, r8, r0
 800961e:	f7f6 ff99 	bl	8000554 <__aeabi_ui2d>
 8009622:	2301      	movs	r3, #1
 8009624:	4682      	mov	sl, r0
 8009626:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800962a:	3d01      	subs	r5, #1
 800962c:	9313      	str	r3, [sp, #76]	; 0x4c
 800962e:	e772      	b.n	8009516 <_dtoa_r+0xf6>
 8009630:	9b00      	ldr	r3, [sp, #0]
 8009632:	f1c0 0020 	rsb	r0, r0, #32
 8009636:	fa03 f000 	lsl.w	r0, r3, r0
 800963a:	e7f0      	b.n	800961e <_dtoa_r+0x1fe>
 800963c:	2301      	movs	r3, #1
 800963e:	e7b1      	b.n	80095a4 <_dtoa_r+0x184>
 8009640:	900f      	str	r0, [sp, #60]	; 0x3c
 8009642:	e7b0      	b.n	80095a6 <_dtoa_r+0x186>
 8009644:	9b05      	ldr	r3, [sp, #20]
 8009646:	eba3 030a 	sub.w	r3, r3, sl
 800964a:	9305      	str	r3, [sp, #20]
 800964c:	f1ca 0300 	rsb	r3, sl, #0
 8009650:	9307      	str	r3, [sp, #28]
 8009652:	2300      	movs	r3, #0
 8009654:	930e      	str	r3, [sp, #56]	; 0x38
 8009656:	e7bb      	b.n	80095d0 <_dtoa_r+0x1b0>
 8009658:	2301      	movs	r3, #1
 800965a:	930a      	str	r3, [sp, #40]	; 0x28
 800965c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800965e:	2b00      	cmp	r3, #0
 8009660:	dd59      	ble.n	8009716 <_dtoa_r+0x2f6>
 8009662:	9302      	str	r3, [sp, #8]
 8009664:	4699      	mov	r9, r3
 8009666:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009668:	2200      	movs	r2, #0
 800966a:	6072      	str	r2, [r6, #4]
 800966c:	2204      	movs	r2, #4
 800966e:	f102 0014 	add.w	r0, r2, #20
 8009672:	4298      	cmp	r0, r3
 8009674:	6871      	ldr	r1, [r6, #4]
 8009676:	d953      	bls.n	8009720 <_dtoa_r+0x300>
 8009678:	4620      	mov	r0, r4
 800967a:	f000 fd74 	bl	800a166 <_Balloc>
 800967e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009680:	6030      	str	r0, [r6, #0]
 8009682:	f1b9 0f0e 	cmp.w	r9, #14
 8009686:	f8d3 b000 	ldr.w	fp, [r3]
 800968a:	f200 80e6 	bhi.w	800985a <_dtoa_r+0x43a>
 800968e:	2d00      	cmp	r5, #0
 8009690:	f000 80e3 	beq.w	800985a <_dtoa_r+0x43a>
 8009694:	ed9d 7b00 	vldr	d7, [sp]
 8009698:	f1ba 0f00 	cmp.w	sl, #0
 800969c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80096a0:	dd74      	ble.n	800978c <_dtoa_r+0x36c>
 80096a2:	4a2a      	ldr	r2, [pc, #168]	; (800974c <_dtoa_r+0x32c>)
 80096a4:	f00a 030f 	and.w	r3, sl, #15
 80096a8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80096ac:	ed93 7b00 	vldr	d7, [r3]
 80096b0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80096b4:	06f0      	lsls	r0, r6, #27
 80096b6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80096ba:	d565      	bpl.n	8009788 <_dtoa_r+0x368>
 80096bc:	4b24      	ldr	r3, [pc, #144]	; (8009750 <_dtoa_r+0x330>)
 80096be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80096c2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80096c6:	f7f7 f8e9 	bl	800089c <__aeabi_ddiv>
 80096ca:	e9cd 0100 	strd	r0, r1, [sp]
 80096ce:	f006 060f 	and.w	r6, r6, #15
 80096d2:	2503      	movs	r5, #3
 80096d4:	4f1e      	ldr	r7, [pc, #120]	; (8009750 <_dtoa_r+0x330>)
 80096d6:	e04c      	b.n	8009772 <_dtoa_r+0x352>
 80096d8:	2301      	movs	r3, #1
 80096da:	930a      	str	r3, [sp, #40]	; 0x28
 80096dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096de:	4453      	add	r3, sl
 80096e0:	f103 0901 	add.w	r9, r3, #1
 80096e4:	9302      	str	r3, [sp, #8]
 80096e6:	464b      	mov	r3, r9
 80096e8:	2b01      	cmp	r3, #1
 80096ea:	bfb8      	it	lt
 80096ec:	2301      	movlt	r3, #1
 80096ee:	e7ba      	b.n	8009666 <_dtoa_r+0x246>
 80096f0:	2300      	movs	r3, #0
 80096f2:	e7b2      	b.n	800965a <_dtoa_r+0x23a>
 80096f4:	2300      	movs	r3, #0
 80096f6:	e7f0      	b.n	80096da <_dtoa_r+0x2ba>
 80096f8:	2501      	movs	r5, #1
 80096fa:	2300      	movs	r3, #0
 80096fc:	9306      	str	r3, [sp, #24]
 80096fe:	950a      	str	r5, [sp, #40]	; 0x28
 8009700:	f04f 33ff 	mov.w	r3, #4294967295
 8009704:	9302      	str	r3, [sp, #8]
 8009706:	4699      	mov	r9, r3
 8009708:	2200      	movs	r2, #0
 800970a:	2312      	movs	r3, #18
 800970c:	920b      	str	r2, [sp, #44]	; 0x2c
 800970e:	e7aa      	b.n	8009666 <_dtoa_r+0x246>
 8009710:	2301      	movs	r3, #1
 8009712:	930a      	str	r3, [sp, #40]	; 0x28
 8009714:	e7f4      	b.n	8009700 <_dtoa_r+0x2e0>
 8009716:	2301      	movs	r3, #1
 8009718:	9302      	str	r3, [sp, #8]
 800971a:	4699      	mov	r9, r3
 800971c:	461a      	mov	r2, r3
 800971e:	e7f5      	b.n	800970c <_dtoa_r+0x2ec>
 8009720:	3101      	adds	r1, #1
 8009722:	6071      	str	r1, [r6, #4]
 8009724:	0052      	lsls	r2, r2, #1
 8009726:	e7a2      	b.n	800966e <_dtoa_r+0x24e>
 8009728:	636f4361 	.word	0x636f4361
 800972c:	3fd287a7 	.word	0x3fd287a7
 8009730:	8b60c8b3 	.word	0x8b60c8b3
 8009734:	3fc68a28 	.word	0x3fc68a28
 8009738:	509f79fb 	.word	0x509f79fb
 800973c:	3fd34413 	.word	0x3fd34413
 8009740:	7ff00000 	.word	0x7ff00000
 8009744:	0800c0fd 	.word	0x0800c0fd
 8009748:	3ff80000 	.word	0x3ff80000
 800974c:	0800c1b8 	.word	0x0800c1b8
 8009750:	0800c190 	.word	0x0800c190
 8009754:	0800c129 	.word	0x0800c129
 8009758:	07f1      	lsls	r1, r6, #31
 800975a:	d508      	bpl.n	800976e <_dtoa_r+0x34e>
 800975c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009760:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009764:	f7f6 ff70 	bl	8000648 <__aeabi_dmul>
 8009768:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800976c:	3501      	adds	r5, #1
 800976e:	1076      	asrs	r6, r6, #1
 8009770:	3708      	adds	r7, #8
 8009772:	2e00      	cmp	r6, #0
 8009774:	d1f0      	bne.n	8009758 <_dtoa_r+0x338>
 8009776:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800977a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800977e:	f7f7 f88d 	bl	800089c <__aeabi_ddiv>
 8009782:	e9cd 0100 	strd	r0, r1, [sp]
 8009786:	e01a      	b.n	80097be <_dtoa_r+0x39e>
 8009788:	2502      	movs	r5, #2
 800978a:	e7a3      	b.n	80096d4 <_dtoa_r+0x2b4>
 800978c:	f000 80a0 	beq.w	80098d0 <_dtoa_r+0x4b0>
 8009790:	f1ca 0600 	rsb	r6, sl, #0
 8009794:	4b9f      	ldr	r3, [pc, #636]	; (8009a14 <_dtoa_r+0x5f4>)
 8009796:	4fa0      	ldr	r7, [pc, #640]	; (8009a18 <_dtoa_r+0x5f8>)
 8009798:	f006 020f 	and.w	r2, r6, #15
 800979c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80097a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80097a8:	f7f6 ff4e 	bl	8000648 <__aeabi_dmul>
 80097ac:	e9cd 0100 	strd	r0, r1, [sp]
 80097b0:	1136      	asrs	r6, r6, #4
 80097b2:	2300      	movs	r3, #0
 80097b4:	2502      	movs	r5, #2
 80097b6:	2e00      	cmp	r6, #0
 80097b8:	d17f      	bne.n	80098ba <_dtoa_r+0x49a>
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1e1      	bne.n	8009782 <_dtoa_r+0x362>
 80097be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 8087 	beq.w	80098d4 <_dtoa_r+0x4b4>
 80097c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80097ca:	2200      	movs	r2, #0
 80097cc:	4b93      	ldr	r3, [pc, #588]	; (8009a1c <_dtoa_r+0x5fc>)
 80097ce:	4630      	mov	r0, r6
 80097d0:	4639      	mov	r1, r7
 80097d2:	f7f7 f9ab 	bl	8000b2c <__aeabi_dcmplt>
 80097d6:	2800      	cmp	r0, #0
 80097d8:	d07c      	beq.n	80098d4 <_dtoa_r+0x4b4>
 80097da:	f1b9 0f00 	cmp.w	r9, #0
 80097de:	d079      	beq.n	80098d4 <_dtoa_r+0x4b4>
 80097e0:	9b02      	ldr	r3, [sp, #8]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	dd35      	ble.n	8009852 <_dtoa_r+0x432>
 80097e6:	f10a 33ff 	add.w	r3, sl, #4294967295
 80097ea:	9308      	str	r3, [sp, #32]
 80097ec:	4639      	mov	r1, r7
 80097ee:	2200      	movs	r2, #0
 80097f0:	4b8b      	ldr	r3, [pc, #556]	; (8009a20 <_dtoa_r+0x600>)
 80097f2:	4630      	mov	r0, r6
 80097f4:	f7f6 ff28 	bl	8000648 <__aeabi_dmul>
 80097f8:	e9cd 0100 	strd	r0, r1, [sp]
 80097fc:	9f02      	ldr	r7, [sp, #8]
 80097fe:	3501      	adds	r5, #1
 8009800:	4628      	mov	r0, r5
 8009802:	f7f6 feb7 	bl	8000574 <__aeabi_i2d>
 8009806:	e9dd 2300 	ldrd	r2, r3, [sp]
 800980a:	f7f6 ff1d 	bl	8000648 <__aeabi_dmul>
 800980e:	2200      	movs	r2, #0
 8009810:	4b84      	ldr	r3, [pc, #528]	; (8009a24 <_dtoa_r+0x604>)
 8009812:	f7f6 fd63 	bl	80002dc <__adddf3>
 8009816:	4605      	mov	r5, r0
 8009818:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800981c:	2f00      	cmp	r7, #0
 800981e:	d15d      	bne.n	80098dc <_dtoa_r+0x4bc>
 8009820:	2200      	movs	r2, #0
 8009822:	4b81      	ldr	r3, [pc, #516]	; (8009a28 <_dtoa_r+0x608>)
 8009824:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009828:	f7f6 fd56 	bl	80002d8 <__aeabi_dsub>
 800982c:	462a      	mov	r2, r5
 800982e:	4633      	mov	r3, r6
 8009830:	e9cd 0100 	strd	r0, r1, [sp]
 8009834:	f7f7 f998 	bl	8000b68 <__aeabi_dcmpgt>
 8009838:	2800      	cmp	r0, #0
 800983a:	f040 8288 	bne.w	8009d4e <_dtoa_r+0x92e>
 800983e:	462a      	mov	r2, r5
 8009840:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009844:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009848:	f7f7 f970 	bl	8000b2c <__aeabi_dcmplt>
 800984c:	2800      	cmp	r0, #0
 800984e:	f040 827c 	bne.w	8009d4a <_dtoa_r+0x92a>
 8009852:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009856:	e9cd 2300 	strd	r2, r3, [sp]
 800985a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800985c:	2b00      	cmp	r3, #0
 800985e:	f2c0 8150 	blt.w	8009b02 <_dtoa_r+0x6e2>
 8009862:	f1ba 0f0e 	cmp.w	sl, #14
 8009866:	f300 814c 	bgt.w	8009b02 <_dtoa_r+0x6e2>
 800986a:	4b6a      	ldr	r3, [pc, #424]	; (8009a14 <_dtoa_r+0x5f4>)
 800986c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009870:	ed93 7b00 	vldr	d7, [r3]
 8009874:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009876:	2b00      	cmp	r3, #0
 8009878:	ed8d 7b02 	vstr	d7, [sp, #8]
 800987c:	f280 80d8 	bge.w	8009a30 <_dtoa_r+0x610>
 8009880:	f1b9 0f00 	cmp.w	r9, #0
 8009884:	f300 80d4 	bgt.w	8009a30 <_dtoa_r+0x610>
 8009888:	f040 825e 	bne.w	8009d48 <_dtoa_r+0x928>
 800988c:	2200      	movs	r2, #0
 800988e:	4b66      	ldr	r3, [pc, #408]	; (8009a28 <_dtoa_r+0x608>)
 8009890:	ec51 0b17 	vmov	r0, r1, d7
 8009894:	f7f6 fed8 	bl	8000648 <__aeabi_dmul>
 8009898:	e9dd 2300 	ldrd	r2, r3, [sp]
 800989c:	f7f7 f95a 	bl	8000b54 <__aeabi_dcmpge>
 80098a0:	464f      	mov	r7, r9
 80098a2:	464e      	mov	r6, r9
 80098a4:	2800      	cmp	r0, #0
 80098a6:	f040 8234 	bne.w	8009d12 <_dtoa_r+0x8f2>
 80098aa:	2331      	movs	r3, #49	; 0x31
 80098ac:	f10b 0501 	add.w	r5, fp, #1
 80098b0:	f88b 3000 	strb.w	r3, [fp]
 80098b4:	f10a 0a01 	add.w	sl, sl, #1
 80098b8:	e22f      	b.n	8009d1a <_dtoa_r+0x8fa>
 80098ba:	07f2      	lsls	r2, r6, #31
 80098bc:	d505      	bpl.n	80098ca <_dtoa_r+0x4aa>
 80098be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80098c2:	f7f6 fec1 	bl	8000648 <__aeabi_dmul>
 80098c6:	3501      	adds	r5, #1
 80098c8:	2301      	movs	r3, #1
 80098ca:	1076      	asrs	r6, r6, #1
 80098cc:	3708      	adds	r7, #8
 80098ce:	e772      	b.n	80097b6 <_dtoa_r+0x396>
 80098d0:	2502      	movs	r5, #2
 80098d2:	e774      	b.n	80097be <_dtoa_r+0x39e>
 80098d4:	f8cd a020 	str.w	sl, [sp, #32]
 80098d8:	464f      	mov	r7, r9
 80098da:	e791      	b.n	8009800 <_dtoa_r+0x3e0>
 80098dc:	4b4d      	ldr	r3, [pc, #308]	; (8009a14 <_dtoa_r+0x5f4>)
 80098de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80098e2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80098e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d047      	beq.n	800997c <_dtoa_r+0x55c>
 80098ec:	4602      	mov	r2, r0
 80098ee:	460b      	mov	r3, r1
 80098f0:	2000      	movs	r0, #0
 80098f2:	494e      	ldr	r1, [pc, #312]	; (8009a2c <_dtoa_r+0x60c>)
 80098f4:	f7f6 ffd2 	bl	800089c <__aeabi_ddiv>
 80098f8:	462a      	mov	r2, r5
 80098fa:	4633      	mov	r3, r6
 80098fc:	f7f6 fcec 	bl	80002d8 <__aeabi_dsub>
 8009900:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009904:	465d      	mov	r5, fp
 8009906:	e9dd 0100 	ldrd	r0, r1, [sp]
 800990a:	f7f7 f94d 	bl	8000ba8 <__aeabi_d2iz>
 800990e:	4606      	mov	r6, r0
 8009910:	f7f6 fe30 	bl	8000574 <__aeabi_i2d>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	e9dd 0100 	ldrd	r0, r1, [sp]
 800991c:	f7f6 fcdc 	bl	80002d8 <__aeabi_dsub>
 8009920:	3630      	adds	r6, #48	; 0x30
 8009922:	f805 6b01 	strb.w	r6, [r5], #1
 8009926:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800992a:	e9cd 0100 	strd	r0, r1, [sp]
 800992e:	f7f7 f8fd 	bl	8000b2c <__aeabi_dcmplt>
 8009932:	2800      	cmp	r0, #0
 8009934:	d163      	bne.n	80099fe <_dtoa_r+0x5de>
 8009936:	e9dd 2300 	ldrd	r2, r3, [sp]
 800993a:	2000      	movs	r0, #0
 800993c:	4937      	ldr	r1, [pc, #220]	; (8009a1c <_dtoa_r+0x5fc>)
 800993e:	f7f6 fccb 	bl	80002d8 <__aeabi_dsub>
 8009942:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009946:	f7f7 f8f1 	bl	8000b2c <__aeabi_dcmplt>
 800994a:	2800      	cmp	r0, #0
 800994c:	f040 80b7 	bne.w	8009abe <_dtoa_r+0x69e>
 8009950:	eba5 030b 	sub.w	r3, r5, fp
 8009954:	429f      	cmp	r7, r3
 8009956:	f77f af7c 	ble.w	8009852 <_dtoa_r+0x432>
 800995a:	2200      	movs	r2, #0
 800995c:	4b30      	ldr	r3, [pc, #192]	; (8009a20 <_dtoa_r+0x600>)
 800995e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009962:	f7f6 fe71 	bl	8000648 <__aeabi_dmul>
 8009966:	2200      	movs	r2, #0
 8009968:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800996c:	4b2c      	ldr	r3, [pc, #176]	; (8009a20 <_dtoa_r+0x600>)
 800996e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009972:	f7f6 fe69 	bl	8000648 <__aeabi_dmul>
 8009976:	e9cd 0100 	strd	r0, r1, [sp]
 800997a:	e7c4      	b.n	8009906 <_dtoa_r+0x4e6>
 800997c:	462a      	mov	r2, r5
 800997e:	4633      	mov	r3, r6
 8009980:	f7f6 fe62 	bl	8000648 <__aeabi_dmul>
 8009984:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009988:	eb0b 0507 	add.w	r5, fp, r7
 800998c:	465e      	mov	r6, fp
 800998e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009992:	f7f7 f909 	bl	8000ba8 <__aeabi_d2iz>
 8009996:	4607      	mov	r7, r0
 8009998:	f7f6 fdec 	bl	8000574 <__aeabi_i2d>
 800999c:	3730      	adds	r7, #48	; 0x30
 800999e:	4602      	mov	r2, r0
 80099a0:	460b      	mov	r3, r1
 80099a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099a6:	f7f6 fc97 	bl	80002d8 <__aeabi_dsub>
 80099aa:	f806 7b01 	strb.w	r7, [r6], #1
 80099ae:	42ae      	cmp	r6, r5
 80099b0:	e9cd 0100 	strd	r0, r1, [sp]
 80099b4:	f04f 0200 	mov.w	r2, #0
 80099b8:	d126      	bne.n	8009a08 <_dtoa_r+0x5e8>
 80099ba:	4b1c      	ldr	r3, [pc, #112]	; (8009a2c <_dtoa_r+0x60c>)
 80099bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80099c0:	f7f6 fc8c 	bl	80002dc <__adddf3>
 80099c4:	4602      	mov	r2, r0
 80099c6:	460b      	mov	r3, r1
 80099c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099cc:	f7f7 f8cc 	bl	8000b68 <__aeabi_dcmpgt>
 80099d0:	2800      	cmp	r0, #0
 80099d2:	d174      	bne.n	8009abe <_dtoa_r+0x69e>
 80099d4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80099d8:	2000      	movs	r0, #0
 80099da:	4914      	ldr	r1, [pc, #80]	; (8009a2c <_dtoa_r+0x60c>)
 80099dc:	f7f6 fc7c 	bl	80002d8 <__aeabi_dsub>
 80099e0:	4602      	mov	r2, r0
 80099e2:	460b      	mov	r3, r1
 80099e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099e8:	f7f7 f8a0 	bl	8000b2c <__aeabi_dcmplt>
 80099ec:	2800      	cmp	r0, #0
 80099ee:	f43f af30 	beq.w	8009852 <_dtoa_r+0x432>
 80099f2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80099f6:	2b30      	cmp	r3, #48	; 0x30
 80099f8:	f105 32ff 	add.w	r2, r5, #4294967295
 80099fc:	d002      	beq.n	8009a04 <_dtoa_r+0x5e4>
 80099fe:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009a02:	e04a      	b.n	8009a9a <_dtoa_r+0x67a>
 8009a04:	4615      	mov	r5, r2
 8009a06:	e7f4      	b.n	80099f2 <_dtoa_r+0x5d2>
 8009a08:	4b05      	ldr	r3, [pc, #20]	; (8009a20 <_dtoa_r+0x600>)
 8009a0a:	f7f6 fe1d 	bl	8000648 <__aeabi_dmul>
 8009a0e:	e9cd 0100 	strd	r0, r1, [sp]
 8009a12:	e7bc      	b.n	800998e <_dtoa_r+0x56e>
 8009a14:	0800c1b8 	.word	0x0800c1b8
 8009a18:	0800c190 	.word	0x0800c190
 8009a1c:	3ff00000 	.word	0x3ff00000
 8009a20:	40240000 	.word	0x40240000
 8009a24:	401c0000 	.word	0x401c0000
 8009a28:	40140000 	.word	0x40140000
 8009a2c:	3fe00000 	.word	0x3fe00000
 8009a30:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009a34:	465d      	mov	r5, fp
 8009a36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a3a:	4630      	mov	r0, r6
 8009a3c:	4639      	mov	r1, r7
 8009a3e:	f7f6 ff2d 	bl	800089c <__aeabi_ddiv>
 8009a42:	f7f7 f8b1 	bl	8000ba8 <__aeabi_d2iz>
 8009a46:	4680      	mov	r8, r0
 8009a48:	f7f6 fd94 	bl	8000574 <__aeabi_i2d>
 8009a4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a50:	f7f6 fdfa 	bl	8000648 <__aeabi_dmul>
 8009a54:	4602      	mov	r2, r0
 8009a56:	460b      	mov	r3, r1
 8009a58:	4630      	mov	r0, r6
 8009a5a:	4639      	mov	r1, r7
 8009a5c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8009a60:	f7f6 fc3a 	bl	80002d8 <__aeabi_dsub>
 8009a64:	f805 6b01 	strb.w	r6, [r5], #1
 8009a68:	eba5 060b 	sub.w	r6, r5, fp
 8009a6c:	45b1      	cmp	r9, r6
 8009a6e:	4602      	mov	r2, r0
 8009a70:	460b      	mov	r3, r1
 8009a72:	d139      	bne.n	8009ae8 <_dtoa_r+0x6c8>
 8009a74:	f7f6 fc32 	bl	80002dc <__adddf3>
 8009a78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a7c:	4606      	mov	r6, r0
 8009a7e:	460f      	mov	r7, r1
 8009a80:	f7f7 f872 	bl	8000b68 <__aeabi_dcmpgt>
 8009a84:	b9c8      	cbnz	r0, 8009aba <_dtoa_r+0x69a>
 8009a86:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	4639      	mov	r1, r7
 8009a8e:	f7f7 f843 	bl	8000b18 <__aeabi_dcmpeq>
 8009a92:	b110      	cbz	r0, 8009a9a <_dtoa_r+0x67a>
 8009a94:	f018 0f01 	tst.w	r8, #1
 8009a98:	d10f      	bne.n	8009aba <_dtoa_r+0x69a>
 8009a9a:	9904      	ldr	r1, [sp, #16]
 8009a9c:	4620      	mov	r0, r4
 8009a9e:	f000 fb96 	bl	800a1ce <_Bfree>
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009aa6:	702b      	strb	r3, [r5, #0]
 8009aa8:	f10a 0301 	add.w	r3, sl, #1
 8009aac:	6013      	str	r3, [r2, #0]
 8009aae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	f000 8241 	beq.w	8009f38 <_dtoa_r+0xb18>
 8009ab6:	601d      	str	r5, [r3, #0]
 8009ab8:	e23e      	b.n	8009f38 <_dtoa_r+0xb18>
 8009aba:	f8cd a020 	str.w	sl, [sp, #32]
 8009abe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009ac2:	2a39      	cmp	r2, #57	; 0x39
 8009ac4:	f105 33ff 	add.w	r3, r5, #4294967295
 8009ac8:	d108      	bne.n	8009adc <_dtoa_r+0x6bc>
 8009aca:	459b      	cmp	fp, r3
 8009acc:	d10a      	bne.n	8009ae4 <_dtoa_r+0x6c4>
 8009ace:	9b08      	ldr	r3, [sp, #32]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	9308      	str	r3, [sp, #32]
 8009ad4:	2330      	movs	r3, #48	; 0x30
 8009ad6:	f88b 3000 	strb.w	r3, [fp]
 8009ada:	465b      	mov	r3, fp
 8009adc:	781a      	ldrb	r2, [r3, #0]
 8009ade:	3201      	adds	r2, #1
 8009ae0:	701a      	strb	r2, [r3, #0]
 8009ae2:	e78c      	b.n	80099fe <_dtoa_r+0x5de>
 8009ae4:	461d      	mov	r5, r3
 8009ae6:	e7ea      	b.n	8009abe <_dtoa_r+0x69e>
 8009ae8:	2200      	movs	r2, #0
 8009aea:	4b9b      	ldr	r3, [pc, #620]	; (8009d58 <_dtoa_r+0x938>)
 8009aec:	f7f6 fdac 	bl	8000648 <__aeabi_dmul>
 8009af0:	2200      	movs	r2, #0
 8009af2:	2300      	movs	r3, #0
 8009af4:	4606      	mov	r6, r0
 8009af6:	460f      	mov	r7, r1
 8009af8:	f7f7 f80e 	bl	8000b18 <__aeabi_dcmpeq>
 8009afc:	2800      	cmp	r0, #0
 8009afe:	d09a      	beq.n	8009a36 <_dtoa_r+0x616>
 8009b00:	e7cb      	b.n	8009a9a <_dtoa_r+0x67a>
 8009b02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b04:	2a00      	cmp	r2, #0
 8009b06:	f000 808b 	beq.w	8009c20 <_dtoa_r+0x800>
 8009b0a:	9a06      	ldr	r2, [sp, #24]
 8009b0c:	2a01      	cmp	r2, #1
 8009b0e:	dc6e      	bgt.n	8009bee <_dtoa_r+0x7ce>
 8009b10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009b12:	2a00      	cmp	r2, #0
 8009b14:	d067      	beq.n	8009be6 <_dtoa_r+0x7c6>
 8009b16:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009b1a:	9f07      	ldr	r7, [sp, #28]
 8009b1c:	9d05      	ldr	r5, [sp, #20]
 8009b1e:	9a05      	ldr	r2, [sp, #20]
 8009b20:	2101      	movs	r1, #1
 8009b22:	441a      	add	r2, r3
 8009b24:	4620      	mov	r0, r4
 8009b26:	9205      	str	r2, [sp, #20]
 8009b28:	4498      	add	r8, r3
 8009b2a:	f000 fbf0 	bl	800a30e <__i2b>
 8009b2e:	4606      	mov	r6, r0
 8009b30:	2d00      	cmp	r5, #0
 8009b32:	dd0c      	ble.n	8009b4e <_dtoa_r+0x72e>
 8009b34:	f1b8 0f00 	cmp.w	r8, #0
 8009b38:	dd09      	ble.n	8009b4e <_dtoa_r+0x72e>
 8009b3a:	4545      	cmp	r5, r8
 8009b3c:	9a05      	ldr	r2, [sp, #20]
 8009b3e:	462b      	mov	r3, r5
 8009b40:	bfa8      	it	ge
 8009b42:	4643      	movge	r3, r8
 8009b44:	1ad2      	subs	r2, r2, r3
 8009b46:	9205      	str	r2, [sp, #20]
 8009b48:	1aed      	subs	r5, r5, r3
 8009b4a:	eba8 0803 	sub.w	r8, r8, r3
 8009b4e:	9b07      	ldr	r3, [sp, #28]
 8009b50:	b1eb      	cbz	r3, 8009b8e <_dtoa_r+0x76e>
 8009b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d067      	beq.n	8009c28 <_dtoa_r+0x808>
 8009b58:	b18f      	cbz	r7, 8009b7e <_dtoa_r+0x75e>
 8009b5a:	4631      	mov	r1, r6
 8009b5c:	463a      	mov	r2, r7
 8009b5e:	4620      	mov	r0, r4
 8009b60:	f000 fc74 	bl	800a44c <__pow5mult>
 8009b64:	9a04      	ldr	r2, [sp, #16]
 8009b66:	4601      	mov	r1, r0
 8009b68:	4606      	mov	r6, r0
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f000 fbd8 	bl	800a320 <__multiply>
 8009b70:	9904      	ldr	r1, [sp, #16]
 8009b72:	9008      	str	r0, [sp, #32]
 8009b74:	4620      	mov	r0, r4
 8009b76:	f000 fb2a 	bl	800a1ce <_Bfree>
 8009b7a:	9b08      	ldr	r3, [sp, #32]
 8009b7c:	9304      	str	r3, [sp, #16]
 8009b7e:	9b07      	ldr	r3, [sp, #28]
 8009b80:	1bda      	subs	r2, r3, r7
 8009b82:	d004      	beq.n	8009b8e <_dtoa_r+0x76e>
 8009b84:	9904      	ldr	r1, [sp, #16]
 8009b86:	4620      	mov	r0, r4
 8009b88:	f000 fc60 	bl	800a44c <__pow5mult>
 8009b8c:	9004      	str	r0, [sp, #16]
 8009b8e:	2101      	movs	r1, #1
 8009b90:	4620      	mov	r0, r4
 8009b92:	f000 fbbc 	bl	800a30e <__i2b>
 8009b96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b98:	4607      	mov	r7, r0
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f000 81d0 	beq.w	8009f40 <_dtoa_r+0xb20>
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	4601      	mov	r1, r0
 8009ba4:	4620      	mov	r0, r4
 8009ba6:	f000 fc51 	bl	800a44c <__pow5mult>
 8009baa:	9b06      	ldr	r3, [sp, #24]
 8009bac:	2b01      	cmp	r3, #1
 8009bae:	4607      	mov	r7, r0
 8009bb0:	dc40      	bgt.n	8009c34 <_dtoa_r+0x814>
 8009bb2:	9b00      	ldr	r3, [sp, #0]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d139      	bne.n	8009c2c <_dtoa_r+0x80c>
 8009bb8:	9b01      	ldr	r3, [sp, #4]
 8009bba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d136      	bne.n	8009c30 <_dtoa_r+0x810>
 8009bc2:	9b01      	ldr	r3, [sp, #4]
 8009bc4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009bc8:	0d1b      	lsrs	r3, r3, #20
 8009bca:	051b      	lsls	r3, r3, #20
 8009bcc:	b12b      	cbz	r3, 8009bda <_dtoa_r+0x7ba>
 8009bce:	9b05      	ldr	r3, [sp, #20]
 8009bd0:	3301      	adds	r3, #1
 8009bd2:	9305      	str	r3, [sp, #20]
 8009bd4:	f108 0801 	add.w	r8, r8, #1
 8009bd8:	2301      	movs	r3, #1
 8009bda:	9307      	str	r3, [sp, #28]
 8009bdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d12a      	bne.n	8009c38 <_dtoa_r+0x818>
 8009be2:	2001      	movs	r0, #1
 8009be4:	e030      	b.n	8009c48 <_dtoa_r+0x828>
 8009be6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009be8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009bec:	e795      	b.n	8009b1a <_dtoa_r+0x6fa>
 8009bee:	9b07      	ldr	r3, [sp, #28]
 8009bf0:	f109 37ff 	add.w	r7, r9, #4294967295
 8009bf4:	42bb      	cmp	r3, r7
 8009bf6:	bfbf      	itttt	lt
 8009bf8:	9b07      	ldrlt	r3, [sp, #28]
 8009bfa:	9707      	strlt	r7, [sp, #28]
 8009bfc:	1afa      	sublt	r2, r7, r3
 8009bfe:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009c00:	bfbb      	ittet	lt
 8009c02:	189b      	addlt	r3, r3, r2
 8009c04:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009c06:	1bdf      	subge	r7, r3, r7
 8009c08:	2700      	movlt	r7, #0
 8009c0a:	f1b9 0f00 	cmp.w	r9, #0
 8009c0e:	bfb5      	itete	lt
 8009c10:	9b05      	ldrlt	r3, [sp, #20]
 8009c12:	9d05      	ldrge	r5, [sp, #20]
 8009c14:	eba3 0509 	sublt.w	r5, r3, r9
 8009c18:	464b      	movge	r3, r9
 8009c1a:	bfb8      	it	lt
 8009c1c:	2300      	movlt	r3, #0
 8009c1e:	e77e      	b.n	8009b1e <_dtoa_r+0x6fe>
 8009c20:	9f07      	ldr	r7, [sp, #28]
 8009c22:	9d05      	ldr	r5, [sp, #20]
 8009c24:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009c26:	e783      	b.n	8009b30 <_dtoa_r+0x710>
 8009c28:	9a07      	ldr	r2, [sp, #28]
 8009c2a:	e7ab      	b.n	8009b84 <_dtoa_r+0x764>
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	e7d4      	b.n	8009bda <_dtoa_r+0x7ba>
 8009c30:	9b00      	ldr	r3, [sp, #0]
 8009c32:	e7d2      	b.n	8009bda <_dtoa_r+0x7ba>
 8009c34:	2300      	movs	r3, #0
 8009c36:	9307      	str	r3, [sp, #28]
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8009c3e:	6918      	ldr	r0, [r3, #16]
 8009c40:	f000 fb17 	bl	800a272 <__hi0bits>
 8009c44:	f1c0 0020 	rsb	r0, r0, #32
 8009c48:	4440      	add	r0, r8
 8009c4a:	f010 001f 	ands.w	r0, r0, #31
 8009c4e:	d047      	beq.n	8009ce0 <_dtoa_r+0x8c0>
 8009c50:	f1c0 0320 	rsb	r3, r0, #32
 8009c54:	2b04      	cmp	r3, #4
 8009c56:	dd3b      	ble.n	8009cd0 <_dtoa_r+0x8b0>
 8009c58:	9b05      	ldr	r3, [sp, #20]
 8009c5a:	f1c0 001c 	rsb	r0, r0, #28
 8009c5e:	4403      	add	r3, r0
 8009c60:	9305      	str	r3, [sp, #20]
 8009c62:	4405      	add	r5, r0
 8009c64:	4480      	add	r8, r0
 8009c66:	9b05      	ldr	r3, [sp, #20]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	dd05      	ble.n	8009c78 <_dtoa_r+0x858>
 8009c6c:	461a      	mov	r2, r3
 8009c6e:	9904      	ldr	r1, [sp, #16]
 8009c70:	4620      	mov	r0, r4
 8009c72:	f000 fc39 	bl	800a4e8 <__lshift>
 8009c76:	9004      	str	r0, [sp, #16]
 8009c78:	f1b8 0f00 	cmp.w	r8, #0
 8009c7c:	dd05      	ble.n	8009c8a <_dtoa_r+0x86a>
 8009c7e:	4639      	mov	r1, r7
 8009c80:	4642      	mov	r2, r8
 8009c82:	4620      	mov	r0, r4
 8009c84:	f000 fc30 	bl	800a4e8 <__lshift>
 8009c88:	4607      	mov	r7, r0
 8009c8a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009c8c:	b353      	cbz	r3, 8009ce4 <_dtoa_r+0x8c4>
 8009c8e:	4639      	mov	r1, r7
 8009c90:	9804      	ldr	r0, [sp, #16]
 8009c92:	f000 fc7d 	bl	800a590 <__mcmp>
 8009c96:	2800      	cmp	r0, #0
 8009c98:	da24      	bge.n	8009ce4 <_dtoa_r+0x8c4>
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	220a      	movs	r2, #10
 8009c9e:	9904      	ldr	r1, [sp, #16]
 8009ca0:	4620      	mov	r0, r4
 8009ca2:	f000 faab 	bl	800a1fc <__multadd>
 8009ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ca8:	9004      	str	r0, [sp, #16]
 8009caa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	f000 814d 	beq.w	8009f4e <_dtoa_r+0xb2e>
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	4631      	mov	r1, r6
 8009cb8:	220a      	movs	r2, #10
 8009cba:	4620      	mov	r0, r4
 8009cbc:	f000 fa9e 	bl	800a1fc <__multadd>
 8009cc0:	9b02      	ldr	r3, [sp, #8]
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	4606      	mov	r6, r0
 8009cc6:	dc4f      	bgt.n	8009d68 <_dtoa_r+0x948>
 8009cc8:	9b06      	ldr	r3, [sp, #24]
 8009cca:	2b02      	cmp	r3, #2
 8009ccc:	dd4c      	ble.n	8009d68 <_dtoa_r+0x948>
 8009cce:	e011      	b.n	8009cf4 <_dtoa_r+0x8d4>
 8009cd0:	d0c9      	beq.n	8009c66 <_dtoa_r+0x846>
 8009cd2:	9a05      	ldr	r2, [sp, #20]
 8009cd4:	331c      	adds	r3, #28
 8009cd6:	441a      	add	r2, r3
 8009cd8:	9205      	str	r2, [sp, #20]
 8009cda:	441d      	add	r5, r3
 8009cdc:	4498      	add	r8, r3
 8009cde:	e7c2      	b.n	8009c66 <_dtoa_r+0x846>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	e7f6      	b.n	8009cd2 <_dtoa_r+0x8b2>
 8009ce4:	f1b9 0f00 	cmp.w	r9, #0
 8009ce8:	dc38      	bgt.n	8009d5c <_dtoa_r+0x93c>
 8009cea:	9b06      	ldr	r3, [sp, #24]
 8009cec:	2b02      	cmp	r3, #2
 8009cee:	dd35      	ble.n	8009d5c <_dtoa_r+0x93c>
 8009cf0:	f8cd 9008 	str.w	r9, [sp, #8]
 8009cf4:	9b02      	ldr	r3, [sp, #8]
 8009cf6:	b963      	cbnz	r3, 8009d12 <_dtoa_r+0x8f2>
 8009cf8:	4639      	mov	r1, r7
 8009cfa:	2205      	movs	r2, #5
 8009cfc:	4620      	mov	r0, r4
 8009cfe:	f000 fa7d 	bl	800a1fc <__multadd>
 8009d02:	4601      	mov	r1, r0
 8009d04:	4607      	mov	r7, r0
 8009d06:	9804      	ldr	r0, [sp, #16]
 8009d08:	f000 fc42 	bl	800a590 <__mcmp>
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	f73f adcc 	bgt.w	80098aa <_dtoa_r+0x48a>
 8009d12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d14:	465d      	mov	r5, fp
 8009d16:	ea6f 0a03 	mvn.w	sl, r3
 8009d1a:	f04f 0900 	mov.w	r9, #0
 8009d1e:	4639      	mov	r1, r7
 8009d20:	4620      	mov	r0, r4
 8009d22:	f000 fa54 	bl	800a1ce <_Bfree>
 8009d26:	2e00      	cmp	r6, #0
 8009d28:	f43f aeb7 	beq.w	8009a9a <_dtoa_r+0x67a>
 8009d2c:	f1b9 0f00 	cmp.w	r9, #0
 8009d30:	d005      	beq.n	8009d3e <_dtoa_r+0x91e>
 8009d32:	45b1      	cmp	r9, r6
 8009d34:	d003      	beq.n	8009d3e <_dtoa_r+0x91e>
 8009d36:	4649      	mov	r1, r9
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f000 fa48 	bl	800a1ce <_Bfree>
 8009d3e:	4631      	mov	r1, r6
 8009d40:	4620      	mov	r0, r4
 8009d42:	f000 fa44 	bl	800a1ce <_Bfree>
 8009d46:	e6a8      	b.n	8009a9a <_dtoa_r+0x67a>
 8009d48:	2700      	movs	r7, #0
 8009d4a:	463e      	mov	r6, r7
 8009d4c:	e7e1      	b.n	8009d12 <_dtoa_r+0x8f2>
 8009d4e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009d52:	463e      	mov	r6, r7
 8009d54:	e5a9      	b.n	80098aa <_dtoa_r+0x48a>
 8009d56:	bf00      	nop
 8009d58:	40240000 	.word	0x40240000
 8009d5c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d5e:	f8cd 9008 	str.w	r9, [sp, #8]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	f000 80fa 	beq.w	8009f5c <_dtoa_r+0xb3c>
 8009d68:	2d00      	cmp	r5, #0
 8009d6a:	dd05      	ble.n	8009d78 <_dtoa_r+0x958>
 8009d6c:	4631      	mov	r1, r6
 8009d6e:	462a      	mov	r2, r5
 8009d70:	4620      	mov	r0, r4
 8009d72:	f000 fbb9 	bl	800a4e8 <__lshift>
 8009d76:	4606      	mov	r6, r0
 8009d78:	9b07      	ldr	r3, [sp, #28]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d04c      	beq.n	8009e18 <_dtoa_r+0x9f8>
 8009d7e:	6871      	ldr	r1, [r6, #4]
 8009d80:	4620      	mov	r0, r4
 8009d82:	f000 f9f0 	bl	800a166 <_Balloc>
 8009d86:	6932      	ldr	r2, [r6, #16]
 8009d88:	3202      	adds	r2, #2
 8009d8a:	4605      	mov	r5, r0
 8009d8c:	0092      	lsls	r2, r2, #2
 8009d8e:	f106 010c 	add.w	r1, r6, #12
 8009d92:	300c      	adds	r0, #12
 8009d94:	f000 f9dc 	bl	800a150 <memcpy>
 8009d98:	2201      	movs	r2, #1
 8009d9a:	4629      	mov	r1, r5
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	f000 fba3 	bl	800a4e8 <__lshift>
 8009da2:	9b00      	ldr	r3, [sp, #0]
 8009da4:	f8cd b014 	str.w	fp, [sp, #20]
 8009da8:	f003 0301 	and.w	r3, r3, #1
 8009dac:	46b1      	mov	r9, r6
 8009dae:	9307      	str	r3, [sp, #28]
 8009db0:	4606      	mov	r6, r0
 8009db2:	4639      	mov	r1, r7
 8009db4:	9804      	ldr	r0, [sp, #16]
 8009db6:	f7ff faa7 	bl	8009308 <quorem>
 8009dba:	4649      	mov	r1, r9
 8009dbc:	4605      	mov	r5, r0
 8009dbe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009dc2:	9804      	ldr	r0, [sp, #16]
 8009dc4:	f000 fbe4 	bl	800a590 <__mcmp>
 8009dc8:	4632      	mov	r2, r6
 8009dca:	9000      	str	r0, [sp, #0]
 8009dcc:	4639      	mov	r1, r7
 8009dce:	4620      	mov	r0, r4
 8009dd0:	f000 fbf8 	bl	800a5c4 <__mdiff>
 8009dd4:	68c3      	ldr	r3, [r0, #12]
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	bb03      	cbnz	r3, 8009e1c <_dtoa_r+0x9fc>
 8009dda:	4601      	mov	r1, r0
 8009ddc:	9008      	str	r0, [sp, #32]
 8009dde:	9804      	ldr	r0, [sp, #16]
 8009de0:	f000 fbd6 	bl	800a590 <__mcmp>
 8009de4:	9a08      	ldr	r2, [sp, #32]
 8009de6:	4603      	mov	r3, r0
 8009de8:	4611      	mov	r1, r2
 8009dea:	4620      	mov	r0, r4
 8009dec:	9308      	str	r3, [sp, #32]
 8009dee:	f000 f9ee 	bl	800a1ce <_Bfree>
 8009df2:	9b08      	ldr	r3, [sp, #32]
 8009df4:	b9a3      	cbnz	r3, 8009e20 <_dtoa_r+0xa00>
 8009df6:	9a06      	ldr	r2, [sp, #24]
 8009df8:	b992      	cbnz	r2, 8009e20 <_dtoa_r+0xa00>
 8009dfa:	9a07      	ldr	r2, [sp, #28]
 8009dfc:	b982      	cbnz	r2, 8009e20 <_dtoa_r+0xa00>
 8009dfe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009e02:	d029      	beq.n	8009e58 <_dtoa_r+0xa38>
 8009e04:	9b00      	ldr	r3, [sp, #0]
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	dd01      	ble.n	8009e0e <_dtoa_r+0x9ee>
 8009e0a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8009e0e:	9b05      	ldr	r3, [sp, #20]
 8009e10:	1c5d      	adds	r5, r3, #1
 8009e12:	f883 8000 	strb.w	r8, [r3]
 8009e16:	e782      	b.n	8009d1e <_dtoa_r+0x8fe>
 8009e18:	4630      	mov	r0, r6
 8009e1a:	e7c2      	b.n	8009da2 <_dtoa_r+0x982>
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	e7e3      	b.n	8009de8 <_dtoa_r+0x9c8>
 8009e20:	9a00      	ldr	r2, [sp, #0]
 8009e22:	2a00      	cmp	r2, #0
 8009e24:	db04      	blt.n	8009e30 <_dtoa_r+0xa10>
 8009e26:	d125      	bne.n	8009e74 <_dtoa_r+0xa54>
 8009e28:	9a06      	ldr	r2, [sp, #24]
 8009e2a:	bb1a      	cbnz	r2, 8009e74 <_dtoa_r+0xa54>
 8009e2c:	9a07      	ldr	r2, [sp, #28]
 8009e2e:	bb0a      	cbnz	r2, 8009e74 <_dtoa_r+0xa54>
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	ddec      	ble.n	8009e0e <_dtoa_r+0x9ee>
 8009e34:	2201      	movs	r2, #1
 8009e36:	9904      	ldr	r1, [sp, #16]
 8009e38:	4620      	mov	r0, r4
 8009e3a:	f000 fb55 	bl	800a4e8 <__lshift>
 8009e3e:	4639      	mov	r1, r7
 8009e40:	9004      	str	r0, [sp, #16]
 8009e42:	f000 fba5 	bl	800a590 <__mcmp>
 8009e46:	2800      	cmp	r0, #0
 8009e48:	dc03      	bgt.n	8009e52 <_dtoa_r+0xa32>
 8009e4a:	d1e0      	bne.n	8009e0e <_dtoa_r+0x9ee>
 8009e4c:	f018 0f01 	tst.w	r8, #1
 8009e50:	d0dd      	beq.n	8009e0e <_dtoa_r+0x9ee>
 8009e52:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009e56:	d1d8      	bne.n	8009e0a <_dtoa_r+0x9ea>
 8009e58:	9b05      	ldr	r3, [sp, #20]
 8009e5a:	9a05      	ldr	r2, [sp, #20]
 8009e5c:	1c5d      	adds	r5, r3, #1
 8009e5e:	2339      	movs	r3, #57	; 0x39
 8009e60:	7013      	strb	r3, [r2, #0]
 8009e62:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009e66:	2b39      	cmp	r3, #57	; 0x39
 8009e68:	f105 32ff 	add.w	r2, r5, #4294967295
 8009e6c:	d04f      	beq.n	8009f0e <_dtoa_r+0xaee>
 8009e6e:	3301      	adds	r3, #1
 8009e70:	7013      	strb	r3, [r2, #0]
 8009e72:	e754      	b.n	8009d1e <_dtoa_r+0x8fe>
 8009e74:	9a05      	ldr	r2, [sp, #20]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	f102 0501 	add.w	r5, r2, #1
 8009e7c:	dd06      	ble.n	8009e8c <_dtoa_r+0xa6c>
 8009e7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009e82:	d0e9      	beq.n	8009e58 <_dtoa_r+0xa38>
 8009e84:	f108 0801 	add.w	r8, r8, #1
 8009e88:	9b05      	ldr	r3, [sp, #20]
 8009e8a:	e7c2      	b.n	8009e12 <_dtoa_r+0x9f2>
 8009e8c:	9a02      	ldr	r2, [sp, #8]
 8009e8e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8009e92:	eba5 030b 	sub.w	r3, r5, fp
 8009e96:	4293      	cmp	r3, r2
 8009e98:	d021      	beq.n	8009ede <_dtoa_r+0xabe>
 8009e9a:	2300      	movs	r3, #0
 8009e9c:	220a      	movs	r2, #10
 8009e9e:	9904      	ldr	r1, [sp, #16]
 8009ea0:	4620      	mov	r0, r4
 8009ea2:	f000 f9ab 	bl	800a1fc <__multadd>
 8009ea6:	45b1      	cmp	r9, r6
 8009ea8:	9004      	str	r0, [sp, #16]
 8009eaa:	f04f 0300 	mov.w	r3, #0
 8009eae:	f04f 020a 	mov.w	r2, #10
 8009eb2:	4649      	mov	r1, r9
 8009eb4:	4620      	mov	r0, r4
 8009eb6:	d105      	bne.n	8009ec4 <_dtoa_r+0xaa4>
 8009eb8:	f000 f9a0 	bl	800a1fc <__multadd>
 8009ebc:	4681      	mov	r9, r0
 8009ebe:	4606      	mov	r6, r0
 8009ec0:	9505      	str	r5, [sp, #20]
 8009ec2:	e776      	b.n	8009db2 <_dtoa_r+0x992>
 8009ec4:	f000 f99a 	bl	800a1fc <__multadd>
 8009ec8:	4631      	mov	r1, r6
 8009eca:	4681      	mov	r9, r0
 8009ecc:	2300      	movs	r3, #0
 8009ece:	220a      	movs	r2, #10
 8009ed0:	4620      	mov	r0, r4
 8009ed2:	f000 f993 	bl	800a1fc <__multadd>
 8009ed6:	4606      	mov	r6, r0
 8009ed8:	e7f2      	b.n	8009ec0 <_dtoa_r+0xaa0>
 8009eda:	f04f 0900 	mov.w	r9, #0
 8009ede:	2201      	movs	r2, #1
 8009ee0:	9904      	ldr	r1, [sp, #16]
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	f000 fb00 	bl	800a4e8 <__lshift>
 8009ee8:	4639      	mov	r1, r7
 8009eea:	9004      	str	r0, [sp, #16]
 8009eec:	f000 fb50 	bl	800a590 <__mcmp>
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	dcb6      	bgt.n	8009e62 <_dtoa_r+0xa42>
 8009ef4:	d102      	bne.n	8009efc <_dtoa_r+0xadc>
 8009ef6:	f018 0f01 	tst.w	r8, #1
 8009efa:	d1b2      	bne.n	8009e62 <_dtoa_r+0xa42>
 8009efc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009f00:	2b30      	cmp	r3, #48	; 0x30
 8009f02:	f105 32ff 	add.w	r2, r5, #4294967295
 8009f06:	f47f af0a 	bne.w	8009d1e <_dtoa_r+0x8fe>
 8009f0a:	4615      	mov	r5, r2
 8009f0c:	e7f6      	b.n	8009efc <_dtoa_r+0xadc>
 8009f0e:	4593      	cmp	fp, r2
 8009f10:	d105      	bne.n	8009f1e <_dtoa_r+0xafe>
 8009f12:	2331      	movs	r3, #49	; 0x31
 8009f14:	f10a 0a01 	add.w	sl, sl, #1
 8009f18:	f88b 3000 	strb.w	r3, [fp]
 8009f1c:	e6ff      	b.n	8009d1e <_dtoa_r+0x8fe>
 8009f1e:	4615      	mov	r5, r2
 8009f20:	e79f      	b.n	8009e62 <_dtoa_r+0xa42>
 8009f22:	f8df b064 	ldr.w	fp, [pc, #100]	; 8009f88 <_dtoa_r+0xb68>
 8009f26:	e007      	b.n	8009f38 <_dtoa_r+0xb18>
 8009f28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f2a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8009f8c <_dtoa_r+0xb6c>
 8009f2e:	b11b      	cbz	r3, 8009f38 <_dtoa_r+0xb18>
 8009f30:	f10b 0308 	add.w	r3, fp, #8
 8009f34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009f36:	6013      	str	r3, [r2, #0]
 8009f38:	4658      	mov	r0, fp
 8009f3a:	b017      	add	sp, #92	; 0x5c
 8009f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f40:	9b06      	ldr	r3, [sp, #24]
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	f77f ae35 	ble.w	8009bb2 <_dtoa_r+0x792>
 8009f48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f4a:	9307      	str	r3, [sp, #28]
 8009f4c:	e649      	b.n	8009be2 <_dtoa_r+0x7c2>
 8009f4e:	9b02      	ldr	r3, [sp, #8]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	dc03      	bgt.n	8009f5c <_dtoa_r+0xb3c>
 8009f54:	9b06      	ldr	r3, [sp, #24]
 8009f56:	2b02      	cmp	r3, #2
 8009f58:	f73f aecc 	bgt.w	8009cf4 <_dtoa_r+0x8d4>
 8009f5c:	465d      	mov	r5, fp
 8009f5e:	4639      	mov	r1, r7
 8009f60:	9804      	ldr	r0, [sp, #16]
 8009f62:	f7ff f9d1 	bl	8009308 <quorem>
 8009f66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8009f6a:	f805 8b01 	strb.w	r8, [r5], #1
 8009f6e:	9a02      	ldr	r2, [sp, #8]
 8009f70:	eba5 030b 	sub.w	r3, r5, fp
 8009f74:	429a      	cmp	r2, r3
 8009f76:	ddb0      	ble.n	8009eda <_dtoa_r+0xaba>
 8009f78:	2300      	movs	r3, #0
 8009f7a:	220a      	movs	r2, #10
 8009f7c:	9904      	ldr	r1, [sp, #16]
 8009f7e:	4620      	mov	r0, r4
 8009f80:	f000 f93c 	bl	800a1fc <__multadd>
 8009f84:	9004      	str	r0, [sp, #16]
 8009f86:	e7ea      	b.n	8009f5e <_dtoa_r+0xb3e>
 8009f88:	0800c0fc 	.word	0x0800c0fc
 8009f8c:	0800c120 	.word	0x0800c120

08009f90 <std>:
 8009f90:	2300      	movs	r3, #0
 8009f92:	b510      	push	{r4, lr}
 8009f94:	4604      	mov	r4, r0
 8009f96:	e9c0 3300 	strd	r3, r3, [r0]
 8009f9a:	6083      	str	r3, [r0, #8]
 8009f9c:	8181      	strh	r1, [r0, #12]
 8009f9e:	6643      	str	r3, [r0, #100]	; 0x64
 8009fa0:	81c2      	strh	r2, [r0, #14]
 8009fa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009fa6:	6183      	str	r3, [r0, #24]
 8009fa8:	4619      	mov	r1, r3
 8009faa:	2208      	movs	r2, #8
 8009fac:	305c      	adds	r0, #92	; 0x5c
 8009fae:	f7fe fd0f 	bl	80089d0 <memset>
 8009fb2:	4b05      	ldr	r3, [pc, #20]	; (8009fc8 <std+0x38>)
 8009fb4:	6263      	str	r3, [r4, #36]	; 0x24
 8009fb6:	4b05      	ldr	r3, [pc, #20]	; (8009fcc <std+0x3c>)
 8009fb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8009fba:	4b05      	ldr	r3, [pc, #20]	; (8009fd0 <std+0x40>)
 8009fbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009fbe:	4b05      	ldr	r3, [pc, #20]	; (8009fd4 <std+0x44>)
 8009fc0:	6224      	str	r4, [r4, #32]
 8009fc2:	6323      	str	r3, [r4, #48]	; 0x30
 8009fc4:	bd10      	pop	{r4, pc}
 8009fc6:	bf00      	nop
 8009fc8:	0800adcd 	.word	0x0800adcd
 8009fcc:	0800adef 	.word	0x0800adef
 8009fd0:	0800ae27 	.word	0x0800ae27
 8009fd4:	0800ae4b 	.word	0x0800ae4b

08009fd8 <_cleanup_r>:
 8009fd8:	4901      	ldr	r1, [pc, #4]	; (8009fe0 <_cleanup_r+0x8>)
 8009fda:	f000 b885 	b.w	800a0e8 <_fwalk_reent>
 8009fde:	bf00      	nop
 8009fe0:	0800b125 	.word	0x0800b125

08009fe4 <__sfmoreglue>:
 8009fe4:	b570      	push	{r4, r5, r6, lr}
 8009fe6:	1e4a      	subs	r2, r1, #1
 8009fe8:	2568      	movs	r5, #104	; 0x68
 8009fea:	4355      	muls	r5, r2
 8009fec:	460e      	mov	r6, r1
 8009fee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ff2:	f000 fbef 	bl	800a7d4 <_malloc_r>
 8009ff6:	4604      	mov	r4, r0
 8009ff8:	b140      	cbz	r0, 800a00c <__sfmoreglue+0x28>
 8009ffa:	2100      	movs	r1, #0
 8009ffc:	e9c0 1600 	strd	r1, r6, [r0]
 800a000:	300c      	adds	r0, #12
 800a002:	60a0      	str	r0, [r4, #8]
 800a004:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a008:	f7fe fce2 	bl	80089d0 <memset>
 800a00c:	4620      	mov	r0, r4
 800a00e:	bd70      	pop	{r4, r5, r6, pc}

0800a010 <__sinit>:
 800a010:	6983      	ldr	r3, [r0, #24]
 800a012:	b510      	push	{r4, lr}
 800a014:	4604      	mov	r4, r0
 800a016:	bb33      	cbnz	r3, 800a066 <__sinit+0x56>
 800a018:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a01c:	6503      	str	r3, [r0, #80]	; 0x50
 800a01e:	4b12      	ldr	r3, [pc, #72]	; (800a068 <__sinit+0x58>)
 800a020:	4a12      	ldr	r2, [pc, #72]	; (800a06c <__sinit+0x5c>)
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	6282      	str	r2, [r0, #40]	; 0x28
 800a026:	4298      	cmp	r0, r3
 800a028:	bf04      	itt	eq
 800a02a:	2301      	moveq	r3, #1
 800a02c:	6183      	streq	r3, [r0, #24]
 800a02e:	f000 f81f 	bl	800a070 <__sfp>
 800a032:	6060      	str	r0, [r4, #4]
 800a034:	4620      	mov	r0, r4
 800a036:	f000 f81b 	bl	800a070 <__sfp>
 800a03a:	60a0      	str	r0, [r4, #8]
 800a03c:	4620      	mov	r0, r4
 800a03e:	f000 f817 	bl	800a070 <__sfp>
 800a042:	2200      	movs	r2, #0
 800a044:	60e0      	str	r0, [r4, #12]
 800a046:	2104      	movs	r1, #4
 800a048:	6860      	ldr	r0, [r4, #4]
 800a04a:	f7ff ffa1 	bl	8009f90 <std>
 800a04e:	2201      	movs	r2, #1
 800a050:	2109      	movs	r1, #9
 800a052:	68a0      	ldr	r0, [r4, #8]
 800a054:	f7ff ff9c 	bl	8009f90 <std>
 800a058:	2202      	movs	r2, #2
 800a05a:	2112      	movs	r1, #18
 800a05c:	68e0      	ldr	r0, [r4, #12]
 800a05e:	f7ff ff97 	bl	8009f90 <std>
 800a062:	2301      	movs	r3, #1
 800a064:	61a3      	str	r3, [r4, #24]
 800a066:	bd10      	pop	{r4, pc}
 800a068:	0800c0e8 	.word	0x0800c0e8
 800a06c:	08009fd9 	.word	0x08009fd9

0800a070 <__sfp>:
 800a070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a072:	4b1b      	ldr	r3, [pc, #108]	; (800a0e0 <__sfp+0x70>)
 800a074:	681e      	ldr	r6, [r3, #0]
 800a076:	69b3      	ldr	r3, [r6, #24]
 800a078:	4607      	mov	r7, r0
 800a07a:	b913      	cbnz	r3, 800a082 <__sfp+0x12>
 800a07c:	4630      	mov	r0, r6
 800a07e:	f7ff ffc7 	bl	800a010 <__sinit>
 800a082:	3648      	adds	r6, #72	; 0x48
 800a084:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a088:	3b01      	subs	r3, #1
 800a08a:	d503      	bpl.n	800a094 <__sfp+0x24>
 800a08c:	6833      	ldr	r3, [r6, #0]
 800a08e:	b133      	cbz	r3, 800a09e <__sfp+0x2e>
 800a090:	6836      	ldr	r6, [r6, #0]
 800a092:	e7f7      	b.n	800a084 <__sfp+0x14>
 800a094:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a098:	b16d      	cbz	r5, 800a0b6 <__sfp+0x46>
 800a09a:	3468      	adds	r4, #104	; 0x68
 800a09c:	e7f4      	b.n	800a088 <__sfp+0x18>
 800a09e:	2104      	movs	r1, #4
 800a0a0:	4638      	mov	r0, r7
 800a0a2:	f7ff ff9f 	bl	8009fe4 <__sfmoreglue>
 800a0a6:	6030      	str	r0, [r6, #0]
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	d1f1      	bne.n	800a090 <__sfp+0x20>
 800a0ac:	230c      	movs	r3, #12
 800a0ae:	603b      	str	r3, [r7, #0]
 800a0b0:	4604      	mov	r4, r0
 800a0b2:	4620      	mov	r0, r4
 800a0b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a0b6:	4b0b      	ldr	r3, [pc, #44]	; (800a0e4 <__sfp+0x74>)
 800a0b8:	6665      	str	r5, [r4, #100]	; 0x64
 800a0ba:	e9c4 5500 	strd	r5, r5, [r4]
 800a0be:	60a5      	str	r5, [r4, #8]
 800a0c0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a0c4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a0c8:	2208      	movs	r2, #8
 800a0ca:	4629      	mov	r1, r5
 800a0cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a0d0:	f7fe fc7e 	bl	80089d0 <memset>
 800a0d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a0d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a0dc:	e7e9      	b.n	800a0b2 <__sfp+0x42>
 800a0de:	bf00      	nop
 800a0e0:	0800c0e8 	.word	0x0800c0e8
 800a0e4:	ffff0001 	.word	0xffff0001

0800a0e8 <_fwalk_reent>:
 800a0e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a0ec:	4680      	mov	r8, r0
 800a0ee:	4689      	mov	r9, r1
 800a0f0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a0f4:	2600      	movs	r6, #0
 800a0f6:	b914      	cbnz	r4, 800a0fe <_fwalk_reent+0x16>
 800a0f8:	4630      	mov	r0, r6
 800a0fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0fe:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a102:	3f01      	subs	r7, #1
 800a104:	d501      	bpl.n	800a10a <_fwalk_reent+0x22>
 800a106:	6824      	ldr	r4, [r4, #0]
 800a108:	e7f5      	b.n	800a0f6 <_fwalk_reent+0xe>
 800a10a:	89ab      	ldrh	r3, [r5, #12]
 800a10c:	2b01      	cmp	r3, #1
 800a10e:	d907      	bls.n	800a120 <_fwalk_reent+0x38>
 800a110:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a114:	3301      	adds	r3, #1
 800a116:	d003      	beq.n	800a120 <_fwalk_reent+0x38>
 800a118:	4629      	mov	r1, r5
 800a11a:	4640      	mov	r0, r8
 800a11c:	47c8      	blx	r9
 800a11e:	4306      	orrs	r6, r0
 800a120:	3568      	adds	r5, #104	; 0x68
 800a122:	e7ee      	b.n	800a102 <_fwalk_reent+0x1a>

0800a124 <_localeconv_r>:
 800a124:	4b04      	ldr	r3, [pc, #16]	; (800a138 <_localeconv_r+0x14>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	6a18      	ldr	r0, [r3, #32]
 800a12a:	4b04      	ldr	r3, [pc, #16]	; (800a13c <_localeconv_r+0x18>)
 800a12c:	2800      	cmp	r0, #0
 800a12e:	bf08      	it	eq
 800a130:	4618      	moveq	r0, r3
 800a132:	30f0      	adds	r0, #240	; 0xf0
 800a134:	4770      	bx	lr
 800a136:	bf00      	nop
 800a138:	20000010 	.word	0x20000010
 800a13c:	20000074 	.word	0x20000074

0800a140 <malloc>:
 800a140:	4b02      	ldr	r3, [pc, #8]	; (800a14c <malloc+0xc>)
 800a142:	4601      	mov	r1, r0
 800a144:	6818      	ldr	r0, [r3, #0]
 800a146:	f000 bb45 	b.w	800a7d4 <_malloc_r>
 800a14a:	bf00      	nop
 800a14c:	20000010 	.word	0x20000010

0800a150 <memcpy>:
 800a150:	b510      	push	{r4, lr}
 800a152:	1e43      	subs	r3, r0, #1
 800a154:	440a      	add	r2, r1
 800a156:	4291      	cmp	r1, r2
 800a158:	d100      	bne.n	800a15c <memcpy+0xc>
 800a15a:	bd10      	pop	{r4, pc}
 800a15c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a160:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a164:	e7f7      	b.n	800a156 <memcpy+0x6>

0800a166 <_Balloc>:
 800a166:	b570      	push	{r4, r5, r6, lr}
 800a168:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a16a:	4604      	mov	r4, r0
 800a16c:	460e      	mov	r6, r1
 800a16e:	b93d      	cbnz	r5, 800a180 <_Balloc+0x1a>
 800a170:	2010      	movs	r0, #16
 800a172:	f7ff ffe5 	bl	800a140 <malloc>
 800a176:	6260      	str	r0, [r4, #36]	; 0x24
 800a178:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a17c:	6005      	str	r5, [r0, #0]
 800a17e:	60c5      	str	r5, [r0, #12]
 800a180:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a182:	68eb      	ldr	r3, [r5, #12]
 800a184:	b183      	cbz	r3, 800a1a8 <_Balloc+0x42>
 800a186:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a188:	68db      	ldr	r3, [r3, #12]
 800a18a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a18e:	b9b8      	cbnz	r0, 800a1c0 <_Balloc+0x5a>
 800a190:	2101      	movs	r1, #1
 800a192:	fa01 f506 	lsl.w	r5, r1, r6
 800a196:	1d6a      	adds	r2, r5, #5
 800a198:	0092      	lsls	r2, r2, #2
 800a19a:	4620      	mov	r0, r4
 800a19c:	f000 fabe 	bl	800a71c <_calloc_r>
 800a1a0:	b160      	cbz	r0, 800a1bc <_Balloc+0x56>
 800a1a2:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800a1a6:	e00e      	b.n	800a1c6 <_Balloc+0x60>
 800a1a8:	2221      	movs	r2, #33	; 0x21
 800a1aa:	2104      	movs	r1, #4
 800a1ac:	4620      	mov	r0, r4
 800a1ae:	f000 fab5 	bl	800a71c <_calloc_r>
 800a1b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1b4:	60e8      	str	r0, [r5, #12]
 800a1b6:	68db      	ldr	r3, [r3, #12]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d1e4      	bne.n	800a186 <_Balloc+0x20>
 800a1bc:	2000      	movs	r0, #0
 800a1be:	bd70      	pop	{r4, r5, r6, pc}
 800a1c0:	6802      	ldr	r2, [r0, #0]
 800a1c2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a1cc:	e7f7      	b.n	800a1be <_Balloc+0x58>

0800a1ce <_Bfree>:
 800a1ce:	b570      	push	{r4, r5, r6, lr}
 800a1d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a1d2:	4606      	mov	r6, r0
 800a1d4:	460d      	mov	r5, r1
 800a1d6:	b93c      	cbnz	r4, 800a1e8 <_Bfree+0x1a>
 800a1d8:	2010      	movs	r0, #16
 800a1da:	f7ff ffb1 	bl	800a140 <malloc>
 800a1de:	6270      	str	r0, [r6, #36]	; 0x24
 800a1e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a1e4:	6004      	str	r4, [r0, #0]
 800a1e6:	60c4      	str	r4, [r0, #12]
 800a1e8:	b13d      	cbz	r5, 800a1fa <_Bfree+0x2c>
 800a1ea:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a1ec:	686a      	ldr	r2, [r5, #4]
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1f4:	6029      	str	r1, [r5, #0]
 800a1f6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800a1fa:	bd70      	pop	{r4, r5, r6, pc}

0800a1fc <__multadd>:
 800a1fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a200:	690d      	ldr	r5, [r1, #16]
 800a202:	461f      	mov	r7, r3
 800a204:	4606      	mov	r6, r0
 800a206:	460c      	mov	r4, r1
 800a208:	f101 0c14 	add.w	ip, r1, #20
 800a20c:	2300      	movs	r3, #0
 800a20e:	f8dc 0000 	ldr.w	r0, [ip]
 800a212:	b281      	uxth	r1, r0
 800a214:	fb02 7101 	mla	r1, r2, r1, r7
 800a218:	0c0f      	lsrs	r7, r1, #16
 800a21a:	0c00      	lsrs	r0, r0, #16
 800a21c:	fb02 7000 	mla	r0, r2, r0, r7
 800a220:	b289      	uxth	r1, r1
 800a222:	3301      	adds	r3, #1
 800a224:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800a228:	429d      	cmp	r5, r3
 800a22a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800a22e:	f84c 1b04 	str.w	r1, [ip], #4
 800a232:	dcec      	bgt.n	800a20e <__multadd+0x12>
 800a234:	b1d7      	cbz	r7, 800a26c <__multadd+0x70>
 800a236:	68a3      	ldr	r3, [r4, #8]
 800a238:	42ab      	cmp	r3, r5
 800a23a:	dc12      	bgt.n	800a262 <__multadd+0x66>
 800a23c:	6861      	ldr	r1, [r4, #4]
 800a23e:	4630      	mov	r0, r6
 800a240:	3101      	adds	r1, #1
 800a242:	f7ff ff90 	bl	800a166 <_Balloc>
 800a246:	6922      	ldr	r2, [r4, #16]
 800a248:	3202      	adds	r2, #2
 800a24a:	f104 010c 	add.w	r1, r4, #12
 800a24e:	4680      	mov	r8, r0
 800a250:	0092      	lsls	r2, r2, #2
 800a252:	300c      	adds	r0, #12
 800a254:	f7ff ff7c 	bl	800a150 <memcpy>
 800a258:	4621      	mov	r1, r4
 800a25a:	4630      	mov	r0, r6
 800a25c:	f7ff ffb7 	bl	800a1ce <_Bfree>
 800a260:	4644      	mov	r4, r8
 800a262:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a266:	3501      	adds	r5, #1
 800a268:	615f      	str	r7, [r3, #20]
 800a26a:	6125      	str	r5, [r4, #16]
 800a26c:	4620      	mov	r0, r4
 800a26e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a272 <__hi0bits>:
 800a272:	0c02      	lsrs	r2, r0, #16
 800a274:	0412      	lsls	r2, r2, #16
 800a276:	4603      	mov	r3, r0
 800a278:	b9b2      	cbnz	r2, 800a2a8 <__hi0bits+0x36>
 800a27a:	0403      	lsls	r3, r0, #16
 800a27c:	2010      	movs	r0, #16
 800a27e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a282:	bf04      	itt	eq
 800a284:	021b      	lsleq	r3, r3, #8
 800a286:	3008      	addeq	r0, #8
 800a288:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a28c:	bf04      	itt	eq
 800a28e:	011b      	lsleq	r3, r3, #4
 800a290:	3004      	addeq	r0, #4
 800a292:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a296:	bf04      	itt	eq
 800a298:	009b      	lsleq	r3, r3, #2
 800a29a:	3002      	addeq	r0, #2
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	db06      	blt.n	800a2ae <__hi0bits+0x3c>
 800a2a0:	005b      	lsls	r3, r3, #1
 800a2a2:	d503      	bpl.n	800a2ac <__hi0bits+0x3a>
 800a2a4:	3001      	adds	r0, #1
 800a2a6:	4770      	bx	lr
 800a2a8:	2000      	movs	r0, #0
 800a2aa:	e7e8      	b.n	800a27e <__hi0bits+0xc>
 800a2ac:	2020      	movs	r0, #32
 800a2ae:	4770      	bx	lr

0800a2b0 <__lo0bits>:
 800a2b0:	6803      	ldr	r3, [r0, #0]
 800a2b2:	f013 0207 	ands.w	r2, r3, #7
 800a2b6:	4601      	mov	r1, r0
 800a2b8:	d00b      	beq.n	800a2d2 <__lo0bits+0x22>
 800a2ba:	07da      	lsls	r2, r3, #31
 800a2bc:	d423      	bmi.n	800a306 <__lo0bits+0x56>
 800a2be:	0798      	lsls	r0, r3, #30
 800a2c0:	bf49      	itett	mi
 800a2c2:	085b      	lsrmi	r3, r3, #1
 800a2c4:	089b      	lsrpl	r3, r3, #2
 800a2c6:	2001      	movmi	r0, #1
 800a2c8:	600b      	strmi	r3, [r1, #0]
 800a2ca:	bf5c      	itt	pl
 800a2cc:	600b      	strpl	r3, [r1, #0]
 800a2ce:	2002      	movpl	r0, #2
 800a2d0:	4770      	bx	lr
 800a2d2:	b298      	uxth	r0, r3
 800a2d4:	b9a8      	cbnz	r0, 800a302 <__lo0bits+0x52>
 800a2d6:	0c1b      	lsrs	r3, r3, #16
 800a2d8:	2010      	movs	r0, #16
 800a2da:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a2de:	bf04      	itt	eq
 800a2e0:	0a1b      	lsreq	r3, r3, #8
 800a2e2:	3008      	addeq	r0, #8
 800a2e4:	071a      	lsls	r2, r3, #28
 800a2e6:	bf04      	itt	eq
 800a2e8:	091b      	lsreq	r3, r3, #4
 800a2ea:	3004      	addeq	r0, #4
 800a2ec:	079a      	lsls	r2, r3, #30
 800a2ee:	bf04      	itt	eq
 800a2f0:	089b      	lsreq	r3, r3, #2
 800a2f2:	3002      	addeq	r0, #2
 800a2f4:	07da      	lsls	r2, r3, #31
 800a2f6:	d402      	bmi.n	800a2fe <__lo0bits+0x4e>
 800a2f8:	085b      	lsrs	r3, r3, #1
 800a2fa:	d006      	beq.n	800a30a <__lo0bits+0x5a>
 800a2fc:	3001      	adds	r0, #1
 800a2fe:	600b      	str	r3, [r1, #0]
 800a300:	4770      	bx	lr
 800a302:	4610      	mov	r0, r2
 800a304:	e7e9      	b.n	800a2da <__lo0bits+0x2a>
 800a306:	2000      	movs	r0, #0
 800a308:	4770      	bx	lr
 800a30a:	2020      	movs	r0, #32
 800a30c:	4770      	bx	lr

0800a30e <__i2b>:
 800a30e:	b510      	push	{r4, lr}
 800a310:	460c      	mov	r4, r1
 800a312:	2101      	movs	r1, #1
 800a314:	f7ff ff27 	bl	800a166 <_Balloc>
 800a318:	2201      	movs	r2, #1
 800a31a:	6144      	str	r4, [r0, #20]
 800a31c:	6102      	str	r2, [r0, #16]
 800a31e:	bd10      	pop	{r4, pc}

0800a320 <__multiply>:
 800a320:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a324:	4614      	mov	r4, r2
 800a326:	690a      	ldr	r2, [r1, #16]
 800a328:	6923      	ldr	r3, [r4, #16]
 800a32a:	429a      	cmp	r2, r3
 800a32c:	bfb8      	it	lt
 800a32e:	460b      	movlt	r3, r1
 800a330:	4688      	mov	r8, r1
 800a332:	bfbc      	itt	lt
 800a334:	46a0      	movlt	r8, r4
 800a336:	461c      	movlt	r4, r3
 800a338:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a33c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a340:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a344:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a348:	eb07 0609 	add.w	r6, r7, r9
 800a34c:	42b3      	cmp	r3, r6
 800a34e:	bfb8      	it	lt
 800a350:	3101      	addlt	r1, #1
 800a352:	f7ff ff08 	bl	800a166 <_Balloc>
 800a356:	f100 0514 	add.w	r5, r0, #20
 800a35a:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800a35e:	462b      	mov	r3, r5
 800a360:	2200      	movs	r2, #0
 800a362:	4573      	cmp	r3, lr
 800a364:	d316      	bcc.n	800a394 <__multiply+0x74>
 800a366:	f104 0214 	add.w	r2, r4, #20
 800a36a:	f108 0114 	add.w	r1, r8, #20
 800a36e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800a372:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	9b00      	ldr	r3, [sp, #0]
 800a37a:	9201      	str	r2, [sp, #4]
 800a37c:	4293      	cmp	r3, r2
 800a37e:	d80c      	bhi.n	800a39a <__multiply+0x7a>
 800a380:	2e00      	cmp	r6, #0
 800a382:	dd03      	ble.n	800a38c <__multiply+0x6c>
 800a384:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d05d      	beq.n	800a448 <__multiply+0x128>
 800a38c:	6106      	str	r6, [r0, #16]
 800a38e:	b003      	add	sp, #12
 800a390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a394:	f843 2b04 	str.w	r2, [r3], #4
 800a398:	e7e3      	b.n	800a362 <__multiply+0x42>
 800a39a:	f8b2 b000 	ldrh.w	fp, [r2]
 800a39e:	f1bb 0f00 	cmp.w	fp, #0
 800a3a2:	d023      	beq.n	800a3ec <__multiply+0xcc>
 800a3a4:	4689      	mov	r9, r1
 800a3a6:	46ac      	mov	ip, r5
 800a3a8:	f04f 0800 	mov.w	r8, #0
 800a3ac:	f859 4b04 	ldr.w	r4, [r9], #4
 800a3b0:	f8dc a000 	ldr.w	sl, [ip]
 800a3b4:	b2a3      	uxth	r3, r4
 800a3b6:	fa1f fa8a 	uxth.w	sl, sl
 800a3ba:	fb0b a303 	mla	r3, fp, r3, sl
 800a3be:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a3c2:	f8dc 4000 	ldr.w	r4, [ip]
 800a3c6:	4443      	add	r3, r8
 800a3c8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a3cc:	fb0b 840a 	mla	r4, fp, sl, r8
 800a3d0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800a3d4:	46e2      	mov	sl, ip
 800a3d6:	b29b      	uxth	r3, r3
 800a3d8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a3dc:	454f      	cmp	r7, r9
 800a3de:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800a3e2:	f84a 3b04 	str.w	r3, [sl], #4
 800a3e6:	d82b      	bhi.n	800a440 <__multiply+0x120>
 800a3e8:	f8cc 8004 	str.w	r8, [ip, #4]
 800a3ec:	9b01      	ldr	r3, [sp, #4]
 800a3ee:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800a3f2:	3204      	adds	r2, #4
 800a3f4:	f1ba 0f00 	cmp.w	sl, #0
 800a3f8:	d020      	beq.n	800a43c <__multiply+0x11c>
 800a3fa:	682b      	ldr	r3, [r5, #0]
 800a3fc:	4689      	mov	r9, r1
 800a3fe:	46a8      	mov	r8, r5
 800a400:	f04f 0b00 	mov.w	fp, #0
 800a404:	f8b9 c000 	ldrh.w	ip, [r9]
 800a408:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800a40c:	fb0a 440c 	mla	r4, sl, ip, r4
 800a410:	445c      	add	r4, fp
 800a412:	46c4      	mov	ip, r8
 800a414:	b29b      	uxth	r3, r3
 800a416:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800a41a:	f84c 3b04 	str.w	r3, [ip], #4
 800a41e:	f859 3b04 	ldr.w	r3, [r9], #4
 800a422:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800a426:	0c1b      	lsrs	r3, r3, #16
 800a428:	fb0a b303 	mla	r3, sl, r3, fp
 800a42c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800a430:	454f      	cmp	r7, r9
 800a432:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800a436:	d805      	bhi.n	800a444 <__multiply+0x124>
 800a438:	f8c8 3004 	str.w	r3, [r8, #4]
 800a43c:	3504      	adds	r5, #4
 800a43e:	e79b      	b.n	800a378 <__multiply+0x58>
 800a440:	46d4      	mov	ip, sl
 800a442:	e7b3      	b.n	800a3ac <__multiply+0x8c>
 800a444:	46e0      	mov	r8, ip
 800a446:	e7dd      	b.n	800a404 <__multiply+0xe4>
 800a448:	3e01      	subs	r6, #1
 800a44a:	e799      	b.n	800a380 <__multiply+0x60>

0800a44c <__pow5mult>:
 800a44c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a450:	4615      	mov	r5, r2
 800a452:	f012 0203 	ands.w	r2, r2, #3
 800a456:	4606      	mov	r6, r0
 800a458:	460f      	mov	r7, r1
 800a45a:	d007      	beq.n	800a46c <__pow5mult+0x20>
 800a45c:	3a01      	subs	r2, #1
 800a45e:	4c21      	ldr	r4, [pc, #132]	; (800a4e4 <__pow5mult+0x98>)
 800a460:	2300      	movs	r3, #0
 800a462:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a466:	f7ff fec9 	bl	800a1fc <__multadd>
 800a46a:	4607      	mov	r7, r0
 800a46c:	10ad      	asrs	r5, r5, #2
 800a46e:	d035      	beq.n	800a4dc <__pow5mult+0x90>
 800a470:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a472:	b93c      	cbnz	r4, 800a484 <__pow5mult+0x38>
 800a474:	2010      	movs	r0, #16
 800a476:	f7ff fe63 	bl	800a140 <malloc>
 800a47a:	6270      	str	r0, [r6, #36]	; 0x24
 800a47c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a480:	6004      	str	r4, [r0, #0]
 800a482:	60c4      	str	r4, [r0, #12]
 800a484:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a488:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a48c:	b94c      	cbnz	r4, 800a4a2 <__pow5mult+0x56>
 800a48e:	f240 2171 	movw	r1, #625	; 0x271
 800a492:	4630      	mov	r0, r6
 800a494:	f7ff ff3b 	bl	800a30e <__i2b>
 800a498:	2300      	movs	r3, #0
 800a49a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a49e:	4604      	mov	r4, r0
 800a4a0:	6003      	str	r3, [r0, #0]
 800a4a2:	f04f 0800 	mov.w	r8, #0
 800a4a6:	07eb      	lsls	r3, r5, #31
 800a4a8:	d50a      	bpl.n	800a4c0 <__pow5mult+0x74>
 800a4aa:	4639      	mov	r1, r7
 800a4ac:	4622      	mov	r2, r4
 800a4ae:	4630      	mov	r0, r6
 800a4b0:	f7ff ff36 	bl	800a320 <__multiply>
 800a4b4:	4639      	mov	r1, r7
 800a4b6:	4681      	mov	r9, r0
 800a4b8:	4630      	mov	r0, r6
 800a4ba:	f7ff fe88 	bl	800a1ce <_Bfree>
 800a4be:	464f      	mov	r7, r9
 800a4c0:	106d      	asrs	r5, r5, #1
 800a4c2:	d00b      	beq.n	800a4dc <__pow5mult+0x90>
 800a4c4:	6820      	ldr	r0, [r4, #0]
 800a4c6:	b938      	cbnz	r0, 800a4d8 <__pow5mult+0x8c>
 800a4c8:	4622      	mov	r2, r4
 800a4ca:	4621      	mov	r1, r4
 800a4cc:	4630      	mov	r0, r6
 800a4ce:	f7ff ff27 	bl	800a320 <__multiply>
 800a4d2:	6020      	str	r0, [r4, #0]
 800a4d4:	f8c0 8000 	str.w	r8, [r0]
 800a4d8:	4604      	mov	r4, r0
 800a4da:	e7e4      	b.n	800a4a6 <__pow5mult+0x5a>
 800a4dc:	4638      	mov	r0, r7
 800a4de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a4e2:	bf00      	nop
 800a4e4:	0800c280 	.word	0x0800c280

0800a4e8 <__lshift>:
 800a4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a4ec:	460c      	mov	r4, r1
 800a4ee:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a4f2:	6923      	ldr	r3, [r4, #16]
 800a4f4:	6849      	ldr	r1, [r1, #4]
 800a4f6:	eb0a 0903 	add.w	r9, sl, r3
 800a4fa:	68a3      	ldr	r3, [r4, #8]
 800a4fc:	4607      	mov	r7, r0
 800a4fe:	4616      	mov	r6, r2
 800a500:	f109 0501 	add.w	r5, r9, #1
 800a504:	42ab      	cmp	r3, r5
 800a506:	db32      	blt.n	800a56e <__lshift+0x86>
 800a508:	4638      	mov	r0, r7
 800a50a:	f7ff fe2c 	bl	800a166 <_Balloc>
 800a50e:	2300      	movs	r3, #0
 800a510:	4680      	mov	r8, r0
 800a512:	f100 0114 	add.w	r1, r0, #20
 800a516:	461a      	mov	r2, r3
 800a518:	4553      	cmp	r3, sl
 800a51a:	db2b      	blt.n	800a574 <__lshift+0x8c>
 800a51c:	6920      	ldr	r0, [r4, #16]
 800a51e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a522:	f104 0314 	add.w	r3, r4, #20
 800a526:	f016 021f 	ands.w	r2, r6, #31
 800a52a:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a52e:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a532:	d025      	beq.n	800a580 <__lshift+0x98>
 800a534:	f1c2 0e20 	rsb	lr, r2, #32
 800a538:	2000      	movs	r0, #0
 800a53a:	681e      	ldr	r6, [r3, #0]
 800a53c:	468a      	mov	sl, r1
 800a53e:	4096      	lsls	r6, r2
 800a540:	4330      	orrs	r0, r6
 800a542:	f84a 0b04 	str.w	r0, [sl], #4
 800a546:	f853 0b04 	ldr.w	r0, [r3], #4
 800a54a:	459c      	cmp	ip, r3
 800a54c:	fa20 f00e 	lsr.w	r0, r0, lr
 800a550:	d814      	bhi.n	800a57c <__lshift+0x94>
 800a552:	6048      	str	r0, [r1, #4]
 800a554:	b108      	cbz	r0, 800a55a <__lshift+0x72>
 800a556:	f109 0502 	add.w	r5, r9, #2
 800a55a:	3d01      	subs	r5, #1
 800a55c:	4638      	mov	r0, r7
 800a55e:	f8c8 5010 	str.w	r5, [r8, #16]
 800a562:	4621      	mov	r1, r4
 800a564:	f7ff fe33 	bl	800a1ce <_Bfree>
 800a568:	4640      	mov	r0, r8
 800a56a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a56e:	3101      	adds	r1, #1
 800a570:	005b      	lsls	r3, r3, #1
 800a572:	e7c7      	b.n	800a504 <__lshift+0x1c>
 800a574:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800a578:	3301      	adds	r3, #1
 800a57a:	e7cd      	b.n	800a518 <__lshift+0x30>
 800a57c:	4651      	mov	r1, sl
 800a57e:	e7dc      	b.n	800a53a <__lshift+0x52>
 800a580:	3904      	subs	r1, #4
 800a582:	f853 2b04 	ldr.w	r2, [r3], #4
 800a586:	f841 2f04 	str.w	r2, [r1, #4]!
 800a58a:	459c      	cmp	ip, r3
 800a58c:	d8f9      	bhi.n	800a582 <__lshift+0x9a>
 800a58e:	e7e4      	b.n	800a55a <__lshift+0x72>

0800a590 <__mcmp>:
 800a590:	6903      	ldr	r3, [r0, #16]
 800a592:	690a      	ldr	r2, [r1, #16]
 800a594:	1a9b      	subs	r3, r3, r2
 800a596:	b530      	push	{r4, r5, lr}
 800a598:	d10c      	bne.n	800a5b4 <__mcmp+0x24>
 800a59a:	0092      	lsls	r2, r2, #2
 800a59c:	3014      	adds	r0, #20
 800a59e:	3114      	adds	r1, #20
 800a5a0:	1884      	adds	r4, r0, r2
 800a5a2:	4411      	add	r1, r2
 800a5a4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a5a8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a5ac:	4295      	cmp	r5, r2
 800a5ae:	d003      	beq.n	800a5b8 <__mcmp+0x28>
 800a5b0:	d305      	bcc.n	800a5be <__mcmp+0x2e>
 800a5b2:	2301      	movs	r3, #1
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	bd30      	pop	{r4, r5, pc}
 800a5b8:	42a0      	cmp	r0, r4
 800a5ba:	d3f3      	bcc.n	800a5a4 <__mcmp+0x14>
 800a5bc:	e7fa      	b.n	800a5b4 <__mcmp+0x24>
 800a5be:	f04f 33ff 	mov.w	r3, #4294967295
 800a5c2:	e7f7      	b.n	800a5b4 <__mcmp+0x24>

0800a5c4 <__mdiff>:
 800a5c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5c8:	460d      	mov	r5, r1
 800a5ca:	4607      	mov	r7, r0
 800a5cc:	4611      	mov	r1, r2
 800a5ce:	4628      	mov	r0, r5
 800a5d0:	4614      	mov	r4, r2
 800a5d2:	f7ff ffdd 	bl	800a590 <__mcmp>
 800a5d6:	1e06      	subs	r6, r0, #0
 800a5d8:	d108      	bne.n	800a5ec <__mdiff+0x28>
 800a5da:	4631      	mov	r1, r6
 800a5dc:	4638      	mov	r0, r7
 800a5de:	f7ff fdc2 	bl	800a166 <_Balloc>
 800a5e2:	2301      	movs	r3, #1
 800a5e4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a5e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5ec:	bfa4      	itt	ge
 800a5ee:	4623      	movge	r3, r4
 800a5f0:	462c      	movge	r4, r5
 800a5f2:	4638      	mov	r0, r7
 800a5f4:	6861      	ldr	r1, [r4, #4]
 800a5f6:	bfa6      	itte	ge
 800a5f8:	461d      	movge	r5, r3
 800a5fa:	2600      	movge	r6, #0
 800a5fc:	2601      	movlt	r6, #1
 800a5fe:	f7ff fdb2 	bl	800a166 <_Balloc>
 800a602:	692b      	ldr	r3, [r5, #16]
 800a604:	60c6      	str	r6, [r0, #12]
 800a606:	6926      	ldr	r6, [r4, #16]
 800a608:	f105 0914 	add.w	r9, r5, #20
 800a60c:	f104 0214 	add.w	r2, r4, #20
 800a610:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800a614:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800a618:	f100 0514 	add.w	r5, r0, #20
 800a61c:	f04f 0e00 	mov.w	lr, #0
 800a620:	f852 ab04 	ldr.w	sl, [r2], #4
 800a624:	f859 4b04 	ldr.w	r4, [r9], #4
 800a628:	fa1e f18a 	uxtah	r1, lr, sl
 800a62c:	b2a3      	uxth	r3, r4
 800a62e:	1ac9      	subs	r1, r1, r3
 800a630:	0c23      	lsrs	r3, r4, #16
 800a632:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800a636:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a63a:	b289      	uxth	r1, r1
 800a63c:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800a640:	45c8      	cmp	r8, r9
 800a642:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a646:	4694      	mov	ip, r2
 800a648:	f845 3b04 	str.w	r3, [r5], #4
 800a64c:	d8e8      	bhi.n	800a620 <__mdiff+0x5c>
 800a64e:	45bc      	cmp	ip, r7
 800a650:	d304      	bcc.n	800a65c <__mdiff+0x98>
 800a652:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800a656:	b183      	cbz	r3, 800a67a <__mdiff+0xb6>
 800a658:	6106      	str	r6, [r0, #16]
 800a65a:	e7c5      	b.n	800a5e8 <__mdiff+0x24>
 800a65c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a660:	fa1e f381 	uxtah	r3, lr, r1
 800a664:	141a      	asrs	r2, r3, #16
 800a666:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a66a:	b29b      	uxth	r3, r3
 800a66c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a670:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800a674:	f845 3b04 	str.w	r3, [r5], #4
 800a678:	e7e9      	b.n	800a64e <__mdiff+0x8a>
 800a67a:	3e01      	subs	r6, #1
 800a67c:	e7e9      	b.n	800a652 <__mdiff+0x8e>

0800a67e <__d2b>:
 800a67e:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a682:	460e      	mov	r6, r1
 800a684:	2101      	movs	r1, #1
 800a686:	ec59 8b10 	vmov	r8, r9, d0
 800a68a:	4615      	mov	r5, r2
 800a68c:	f7ff fd6b 	bl	800a166 <_Balloc>
 800a690:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800a694:	4607      	mov	r7, r0
 800a696:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a69a:	bb34      	cbnz	r4, 800a6ea <__d2b+0x6c>
 800a69c:	9301      	str	r3, [sp, #4]
 800a69e:	f1b8 0300 	subs.w	r3, r8, #0
 800a6a2:	d027      	beq.n	800a6f4 <__d2b+0x76>
 800a6a4:	a802      	add	r0, sp, #8
 800a6a6:	f840 3d08 	str.w	r3, [r0, #-8]!
 800a6aa:	f7ff fe01 	bl	800a2b0 <__lo0bits>
 800a6ae:	9900      	ldr	r1, [sp, #0]
 800a6b0:	b1f0      	cbz	r0, 800a6f0 <__d2b+0x72>
 800a6b2:	9a01      	ldr	r2, [sp, #4]
 800a6b4:	f1c0 0320 	rsb	r3, r0, #32
 800a6b8:	fa02 f303 	lsl.w	r3, r2, r3
 800a6bc:	430b      	orrs	r3, r1
 800a6be:	40c2      	lsrs	r2, r0
 800a6c0:	617b      	str	r3, [r7, #20]
 800a6c2:	9201      	str	r2, [sp, #4]
 800a6c4:	9b01      	ldr	r3, [sp, #4]
 800a6c6:	61bb      	str	r3, [r7, #24]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	bf14      	ite	ne
 800a6cc:	2102      	movne	r1, #2
 800a6ce:	2101      	moveq	r1, #1
 800a6d0:	6139      	str	r1, [r7, #16]
 800a6d2:	b1c4      	cbz	r4, 800a706 <__d2b+0x88>
 800a6d4:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800a6d8:	4404      	add	r4, r0
 800a6da:	6034      	str	r4, [r6, #0]
 800a6dc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a6e0:	6028      	str	r0, [r5, #0]
 800a6e2:	4638      	mov	r0, r7
 800a6e4:	b003      	add	sp, #12
 800a6e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a6ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a6ee:	e7d5      	b.n	800a69c <__d2b+0x1e>
 800a6f0:	6179      	str	r1, [r7, #20]
 800a6f2:	e7e7      	b.n	800a6c4 <__d2b+0x46>
 800a6f4:	a801      	add	r0, sp, #4
 800a6f6:	f7ff fddb 	bl	800a2b0 <__lo0bits>
 800a6fa:	9b01      	ldr	r3, [sp, #4]
 800a6fc:	617b      	str	r3, [r7, #20]
 800a6fe:	2101      	movs	r1, #1
 800a700:	6139      	str	r1, [r7, #16]
 800a702:	3020      	adds	r0, #32
 800a704:	e7e5      	b.n	800a6d2 <__d2b+0x54>
 800a706:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800a70a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a70e:	6030      	str	r0, [r6, #0]
 800a710:	6918      	ldr	r0, [r3, #16]
 800a712:	f7ff fdae 	bl	800a272 <__hi0bits>
 800a716:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800a71a:	e7e1      	b.n	800a6e0 <__d2b+0x62>

0800a71c <_calloc_r>:
 800a71c:	b538      	push	{r3, r4, r5, lr}
 800a71e:	fb02 f401 	mul.w	r4, r2, r1
 800a722:	4621      	mov	r1, r4
 800a724:	f000 f856 	bl	800a7d4 <_malloc_r>
 800a728:	4605      	mov	r5, r0
 800a72a:	b118      	cbz	r0, 800a734 <_calloc_r+0x18>
 800a72c:	4622      	mov	r2, r4
 800a72e:	2100      	movs	r1, #0
 800a730:	f7fe f94e 	bl	80089d0 <memset>
 800a734:	4628      	mov	r0, r5
 800a736:	bd38      	pop	{r3, r4, r5, pc}

0800a738 <_free_r>:
 800a738:	b538      	push	{r3, r4, r5, lr}
 800a73a:	4605      	mov	r5, r0
 800a73c:	2900      	cmp	r1, #0
 800a73e:	d045      	beq.n	800a7cc <_free_r+0x94>
 800a740:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a744:	1f0c      	subs	r4, r1, #4
 800a746:	2b00      	cmp	r3, #0
 800a748:	bfb8      	it	lt
 800a74a:	18e4      	addlt	r4, r4, r3
 800a74c:	f000 fdb5 	bl	800b2ba <__malloc_lock>
 800a750:	4a1f      	ldr	r2, [pc, #124]	; (800a7d0 <_free_r+0x98>)
 800a752:	6813      	ldr	r3, [r2, #0]
 800a754:	4610      	mov	r0, r2
 800a756:	b933      	cbnz	r3, 800a766 <_free_r+0x2e>
 800a758:	6063      	str	r3, [r4, #4]
 800a75a:	6014      	str	r4, [r2, #0]
 800a75c:	4628      	mov	r0, r5
 800a75e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a762:	f000 bdab 	b.w	800b2bc <__malloc_unlock>
 800a766:	42a3      	cmp	r3, r4
 800a768:	d90c      	bls.n	800a784 <_free_r+0x4c>
 800a76a:	6821      	ldr	r1, [r4, #0]
 800a76c:	1862      	adds	r2, r4, r1
 800a76e:	4293      	cmp	r3, r2
 800a770:	bf04      	itt	eq
 800a772:	681a      	ldreq	r2, [r3, #0]
 800a774:	685b      	ldreq	r3, [r3, #4]
 800a776:	6063      	str	r3, [r4, #4]
 800a778:	bf04      	itt	eq
 800a77a:	1852      	addeq	r2, r2, r1
 800a77c:	6022      	streq	r2, [r4, #0]
 800a77e:	6004      	str	r4, [r0, #0]
 800a780:	e7ec      	b.n	800a75c <_free_r+0x24>
 800a782:	4613      	mov	r3, r2
 800a784:	685a      	ldr	r2, [r3, #4]
 800a786:	b10a      	cbz	r2, 800a78c <_free_r+0x54>
 800a788:	42a2      	cmp	r2, r4
 800a78a:	d9fa      	bls.n	800a782 <_free_r+0x4a>
 800a78c:	6819      	ldr	r1, [r3, #0]
 800a78e:	1858      	adds	r0, r3, r1
 800a790:	42a0      	cmp	r0, r4
 800a792:	d10b      	bne.n	800a7ac <_free_r+0x74>
 800a794:	6820      	ldr	r0, [r4, #0]
 800a796:	4401      	add	r1, r0
 800a798:	1858      	adds	r0, r3, r1
 800a79a:	4282      	cmp	r2, r0
 800a79c:	6019      	str	r1, [r3, #0]
 800a79e:	d1dd      	bne.n	800a75c <_free_r+0x24>
 800a7a0:	6810      	ldr	r0, [r2, #0]
 800a7a2:	6852      	ldr	r2, [r2, #4]
 800a7a4:	605a      	str	r2, [r3, #4]
 800a7a6:	4401      	add	r1, r0
 800a7a8:	6019      	str	r1, [r3, #0]
 800a7aa:	e7d7      	b.n	800a75c <_free_r+0x24>
 800a7ac:	d902      	bls.n	800a7b4 <_free_r+0x7c>
 800a7ae:	230c      	movs	r3, #12
 800a7b0:	602b      	str	r3, [r5, #0]
 800a7b2:	e7d3      	b.n	800a75c <_free_r+0x24>
 800a7b4:	6820      	ldr	r0, [r4, #0]
 800a7b6:	1821      	adds	r1, r4, r0
 800a7b8:	428a      	cmp	r2, r1
 800a7ba:	bf04      	itt	eq
 800a7bc:	6811      	ldreq	r1, [r2, #0]
 800a7be:	6852      	ldreq	r2, [r2, #4]
 800a7c0:	6062      	str	r2, [r4, #4]
 800a7c2:	bf04      	itt	eq
 800a7c4:	1809      	addeq	r1, r1, r0
 800a7c6:	6021      	streq	r1, [r4, #0]
 800a7c8:	605c      	str	r4, [r3, #4]
 800a7ca:	e7c7      	b.n	800a75c <_free_r+0x24>
 800a7cc:	bd38      	pop	{r3, r4, r5, pc}
 800a7ce:	bf00      	nop
 800a7d0:	2000020c 	.word	0x2000020c

0800a7d4 <_malloc_r>:
 800a7d4:	b570      	push	{r4, r5, r6, lr}
 800a7d6:	1ccd      	adds	r5, r1, #3
 800a7d8:	f025 0503 	bic.w	r5, r5, #3
 800a7dc:	3508      	adds	r5, #8
 800a7de:	2d0c      	cmp	r5, #12
 800a7e0:	bf38      	it	cc
 800a7e2:	250c      	movcc	r5, #12
 800a7e4:	2d00      	cmp	r5, #0
 800a7e6:	4606      	mov	r6, r0
 800a7e8:	db01      	blt.n	800a7ee <_malloc_r+0x1a>
 800a7ea:	42a9      	cmp	r1, r5
 800a7ec:	d903      	bls.n	800a7f6 <_malloc_r+0x22>
 800a7ee:	230c      	movs	r3, #12
 800a7f0:	6033      	str	r3, [r6, #0]
 800a7f2:	2000      	movs	r0, #0
 800a7f4:	bd70      	pop	{r4, r5, r6, pc}
 800a7f6:	f000 fd60 	bl	800b2ba <__malloc_lock>
 800a7fa:	4a21      	ldr	r2, [pc, #132]	; (800a880 <_malloc_r+0xac>)
 800a7fc:	6814      	ldr	r4, [r2, #0]
 800a7fe:	4621      	mov	r1, r4
 800a800:	b991      	cbnz	r1, 800a828 <_malloc_r+0x54>
 800a802:	4c20      	ldr	r4, [pc, #128]	; (800a884 <_malloc_r+0xb0>)
 800a804:	6823      	ldr	r3, [r4, #0]
 800a806:	b91b      	cbnz	r3, 800a810 <_malloc_r+0x3c>
 800a808:	4630      	mov	r0, r6
 800a80a:	f000 facf 	bl	800adac <_sbrk_r>
 800a80e:	6020      	str	r0, [r4, #0]
 800a810:	4629      	mov	r1, r5
 800a812:	4630      	mov	r0, r6
 800a814:	f000 faca 	bl	800adac <_sbrk_r>
 800a818:	1c43      	adds	r3, r0, #1
 800a81a:	d124      	bne.n	800a866 <_malloc_r+0x92>
 800a81c:	230c      	movs	r3, #12
 800a81e:	6033      	str	r3, [r6, #0]
 800a820:	4630      	mov	r0, r6
 800a822:	f000 fd4b 	bl	800b2bc <__malloc_unlock>
 800a826:	e7e4      	b.n	800a7f2 <_malloc_r+0x1e>
 800a828:	680b      	ldr	r3, [r1, #0]
 800a82a:	1b5b      	subs	r3, r3, r5
 800a82c:	d418      	bmi.n	800a860 <_malloc_r+0x8c>
 800a82e:	2b0b      	cmp	r3, #11
 800a830:	d90f      	bls.n	800a852 <_malloc_r+0x7e>
 800a832:	600b      	str	r3, [r1, #0]
 800a834:	50cd      	str	r5, [r1, r3]
 800a836:	18cc      	adds	r4, r1, r3
 800a838:	4630      	mov	r0, r6
 800a83a:	f000 fd3f 	bl	800b2bc <__malloc_unlock>
 800a83e:	f104 000b 	add.w	r0, r4, #11
 800a842:	1d23      	adds	r3, r4, #4
 800a844:	f020 0007 	bic.w	r0, r0, #7
 800a848:	1ac3      	subs	r3, r0, r3
 800a84a:	d0d3      	beq.n	800a7f4 <_malloc_r+0x20>
 800a84c:	425a      	negs	r2, r3
 800a84e:	50e2      	str	r2, [r4, r3]
 800a850:	e7d0      	b.n	800a7f4 <_malloc_r+0x20>
 800a852:	428c      	cmp	r4, r1
 800a854:	684b      	ldr	r3, [r1, #4]
 800a856:	bf16      	itet	ne
 800a858:	6063      	strne	r3, [r4, #4]
 800a85a:	6013      	streq	r3, [r2, #0]
 800a85c:	460c      	movne	r4, r1
 800a85e:	e7eb      	b.n	800a838 <_malloc_r+0x64>
 800a860:	460c      	mov	r4, r1
 800a862:	6849      	ldr	r1, [r1, #4]
 800a864:	e7cc      	b.n	800a800 <_malloc_r+0x2c>
 800a866:	1cc4      	adds	r4, r0, #3
 800a868:	f024 0403 	bic.w	r4, r4, #3
 800a86c:	42a0      	cmp	r0, r4
 800a86e:	d005      	beq.n	800a87c <_malloc_r+0xa8>
 800a870:	1a21      	subs	r1, r4, r0
 800a872:	4630      	mov	r0, r6
 800a874:	f000 fa9a 	bl	800adac <_sbrk_r>
 800a878:	3001      	adds	r0, #1
 800a87a:	d0cf      	beq.n	800a81c <_malloc_r+0x48>
 800a87c:	6025      	str	r5, [r4, #0]
 800a87e:	e7db      	b.n	800a838 <_malloc_r+0x64>
 800a880:	2000020c 	.word	0x2000020c
 800a884:	20000210 	.word	0x20000210

0800a888 <__ssputs_r>:
 800a888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a88c:	688e      	ldr	r6, [r1, #8]
 800a88e:	429e      	cmp	r6, r3
 800a890:	4682      	mov	sl, r0
 800a892:	460c      	mov	r4, r1
 800a894:	4690      	mov	r8, r2
 800a896:	4699      	mov	r9, r3
 800a898:	d837      	bhi.n	800a90a <__ssputs_r+0x82>
 800a89a:	898a      	ldrh	r2, [r1, #12]
 800a89c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a8a0:	d031      	beq.n	800a906 <__ssputs_r+0x7e>
 800a8a2:	6825      	ldr	r5, [r4, #0]
 800a8a4:	6909      	ldr	r1, [r1, #16]
 800a8a6:	1a6f      	subs	r7, r5, r1
 800a8a8:	6965      	ldr	r5, [r4, #20]
 800a8aa:	2302      	movs	r3, #2
 800a8ac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a8b0:	fb95 f5f3 	sdiv	r5, r5, r3
 800a8b4:	f109 0301 	add.w	r3, r9, #1
 800a8b8:	443b      	add	r3, r7
 800a8ba:	429d      	cmp	r5, r3
 800a8bc:	bf38      	it	cc
 800a8be:	461d      	movcc	r5, r3
 800a8c0:	0553      	lsls	r3, r2, #21
 800a8c2:	d530      	bpl.n	800a926 <__ssputs_r+0x9e>
 800a8c4:	4629      	mov	r1, r5
 800a8c6:	f7ff ff85 	bl	800a7d4 <_malloc_r>
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	b950      	cbnz	r0, 800a8e4 <__ssputs_r+0x5c>
 800a8ce:	230c      	movs	r3, #12
 800a8d0:	f8ca 3000 	str.w	r3, [sl]
 800a8d4:	89a3      	ldrh	r3, [r4, #12]
 800a8d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a8da:	81a3      	strh	r3, [r4, #12]
 800a8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8e4:	463a      	mov	r2, r7
 800a8e6:	6921      	ldr	r1, [r4, #16]
 800a8e8:	f7ff fc32 	bl	800a150 <memcpy>
 800a8ec:	89a3      	ldrh	r3, [r4, #12]
 800a8ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a8f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a8f6:	81a3      	strh	r3, [r4, #12]
 800a8f8:	6126      	str	r6, [r4, #16]
 800a8fa:	6165      	str	r5, [r4, #20]
 800a8fc:	443e      	add	r6, r7
 800a8fe:	1bed      	subs	r5, r5, r7
 800a900:	6026      	str	r6, [r4, #0]
 800a902:	60a5      	str	r5, [r4, #8]
 800a904:	464e      	mov	r6, r9
 800a906:	454e      	cmp	r6, r9
 800a908:	d900      	bls.n	800a90c <__ssputs_r+0x84>
 800a90a:	464e      	mov	r6, r9
 800a90c:	4632      	mov	r2, r6
 800a90e:	4641      	mov	r1, r8
 800a910:	6820      	ldr	r0, [r4, #0]
 800a912:	f000 fcb9 	bl	800b288 <memmove>
 800a916:	68a3      	ldr	r3, [r4, #8]
 800a918:	1b9b      	subs	r3, r3, r6
 800a91a:	60a3      	str	r3, [r4, #8]
 800a91c:	6823      	ldr	r3, [r4, #0]
 800a91e:	441e      	add	r6, r3
 800a920:	6026      	str	r6, [r4, #0]
 800a922:	2000      	movs	r0, #0
 800a924:	e7dc      	b.n	800a8e0 <__ssputs_r+0x58>
 800a926:	462a      	mov	r2, r5
 800a928:	f000 fcc9 	bl	800b2be <_realloc_r>
 800a92c:	4606      	mov	r6, r0
 800a92e:	2800      	cmp	r0, #0
 800a930:	d1e2      	bne.n	800a8f8 <__ssputs_r+0x70>
 800a932:	6921      	ldr	r1, [r4, #16]
 800a934:	4650      	mov	r0, sl
 800a936:	f7ff feff 	bl	800a738 <_free_r>
 800a93a:	e7c8      	b.n	800a8ce <__ssputs_r+0x46>

0800a93c <_svfiprintf_r>:
 800a93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a940:	461d      	mov	r5, r3
 800a942:	898b      	ldrh	r3, [r1, #12]
 800a944:	061f      	lsls	r7, r3, #24
 800a946:	b09d      	sub	sp, #116	; 0x74
 800a948:	4680      	mov	r8, r0
 800a94a:	460c      	mov	r4, r1
 800a94c:	4616      	mov	r6, r2
 800a94e:	d50f      	bpl.n	800a970 <_svfiprintf_r+0x34>
 800a950:	690b      	ldr	r3, [r1, #16]
 800a952:	b96b      	cbnz	r3, 800a970 <_svfiprintf_r+0x34>
 800a954:	2140      	movs	r1, #64	; 0x40
 800a956:	f7ff ff3d 	bl	800a7d4 <_malloc_r>
 800a95a:	6020      	str	r0, [r4, #0]
 800a95c:	6120      	str	r0, [r4, #16]
 800a95e:	b928      	cbnz	r0, 800a96c <_svfiprintf_r+0x30>
 800a960:	230c      	movs	r3, #12
 800a962:	f8c8 3000 	str.w	r3, [r8]
 800a966:	f04f 30ff 	mov.w	r0, #4294967295
 800a96a:	e0c8      	b.n	800aafe <_svfiprintf_r+0x1c2>
 800a96c:	2340      	movs	r3, #64	; 0x40
 800a96e:	6163      	str	r3, [r4, #20]
 800a970:	2300      	movs	r3, #0
 800a972:	9309      	str	r3, [sp, #36]	; 0x24
 800a974:	2320      	movs	r3, #32
 800a976:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a97a:	2330      	movs	r3, #48	; 0x30
 800a97c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a980:	9503      	str	r5, [sp, #12]
 800a982:	f04f 0b01 	mov.w	fp, #1
 800a986:	4637      	mov	r7, r6
 800a988:	463d      	mov	r5, r7
 800a98a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a98e:	b10b      	cbz	r3, 800a994 <_svfiprintf_r+0x58>
 800a990:	2b25      	cmp	r3, #37	; 0x25
 800a992:	d13e      	bne.n	800aa12 <_svfiprintf_r+0xd6>
 800a994:	ebb7 0a06 	subs.w	sl, r7, r6
 800a998:	d00b      	beq.n	800a9b2 <_svfiprintf_r+0x76>
 800a99a:	4653      	mov	r3, sl
 800a99c:	4632      	mov	r2, r6
 800a99e:	4621      	mov	r1, r4
 800a9a0:	4640      	mov	r0, r8
 800a9a2:	f7ff ff71 	bl	800a888 <__ssputs_r>
 800a9a6:	3001      	adds	r0, #1
 800a9a8:	f000 80a4 	beq.w	800aaf4 <_svfiprintf_r+0x1b8>
 800a9ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ae:	4453      	add	r3, sl
 800a9b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a9b2:	783b      	ldrb	r3, [r7, #0]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	f000 809d 	beq.w	800aaf4 <_svfiprintf_r+0x1b8>
 800a9ba:	2300      	movs	r3, #0
 800a9bc:	f04f 32ff 	mov.w	r2, #4294967295
 800a9c0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a9c4:	9304      	str	r3, [sp, #16]
 800a9c6:	9307      	str	r3, [sp, #28]
 800a9c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a9cc:	931a      	str	r3, [sp, #104]	; 0x68
 800a9ce:	462f      	mov	r7, r5
 800a9d0:	2205      	movs	r2, #5
 800a9d2:	f817 1b01 	ldrb.w	r1, [r7], #1
 800a9d6:	4850      	ldr	r0, [pc, #320]	; (800ab18 <_svfiprintf_r+0x1dc>)
 800a9d8:	f7f5 fc2a 	bl	8000230 <memchr>
 800a9dc:	9b04      	ldr	r3, [sp, #16]
 800a9de:	b9d0      	cbnz	r0, 800aa16 <_svfiprintf_r+0xda>
 800a9e0:	06d9      	lsls	r1, r3, #27
 800a9e2:	bf44      	itt	mi
 800a9e4:	2220      	movmi	r2, #32
 800a9e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a9ea:	071a      	lsls	r2, r3, #28
 800a9ec:	bf44      	itt	mi
 800a9ee:	222b      	movmi	r2, #43	; 0x2b
 800a9f0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a9f4:	782a      	ldrb	r2, [r5, #0]
 800a9f6:	2a2a      	cmp	r2, #42	; 0x2a
 800a9f8:	d015      	beq.n	800aa26 <_svfiprintf_r+0xea>
 800a9fa:	9a07      	ldr	r2, [sp, #28]
 800a9fc:	462f      	mov	r7, r5
 800a9fe:	2000      	movs	r0, #0
 800aa00:	250a      	movs	r5, #10
 800aa02:	4639      	mov	r1, r7
 800aa04:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa08:	3b30      	subs	r3, #48	; 0x30
 800aa0a:	2b09      	cmp	r3, #9
 800aa0c:	d94d      	bls.n	800aaaa <_svfiprintf_r+0x16e>
 800aa0e:	b1b8      	cbz	r0, 800aa40 <_svfiprintf_r+0x104>
 800aa10:	e00f      	b.n	800aa32 <_svfiprintf_r+0xf6>
 800aa12:	462f      	mov	r7, r5
 800aa14:	e7b8      	b.n	800a988 <_svfiprintf_r+0x4c>
 800aa16:	4a40      	ldr	r2, [pc, #256]	; (800ab18 <_svfiprintf_r+0x1dc>)
 800aa18:	1a80      	subs	r0, r0, r2
 800aa1a:	fa0b f000 	lsl.w	r0, fp, r0
 800aa1e:	4318      	orrs	r0, r3
 800aa20:	9004      	str	r0, [sp, #16]
 800aa22:	463d      	mov	r5, r7
 800aa24:	e7d3      	b.n	800a9ce <_svfiprintf_r+0x92>
 800aa26:	9a03      	ldr	r2, [sp, #12]
 800aa28:	1d11      	adds	r1, r2, #4
 800aa2a:	6812      	ldr	r2, [r2, #0]
 800aa2c:	9103      	str	r1, [sp, #12]
 800aa2e:	2a00      	cmp	r2, #0
 800aa30:	db01      	blt.n	800aa36 <_svfiprintf_r+0xfa>
 800aa32:	9207      	str	r2, [sp, #28]
 800aa34:	e004      	b.n	800aa40 <_svfiprintf_r+0x104>
 800aa36:	4252      	negs	r2, r2
 800aa38:	f043 0302 	orr.w	r3, r3, #2
 800aa3c:	9207      	str	r2, [sp, #28]
 800aa3e:	9304      	str	r3, [sp, #16]
 800aa40:	783b      	ldrb	r3, [r7, #0]
 800aa42:	2b2e      	cmp	r3, #46	; 0x2e
 800aa44:	d10c      	bne.n	800aa60 <_svfiprintf_r+0x124>
 800aa46:	787b      	ldrb	r3, [r7, #1]
 800aa48:	2b2a      	cmp	r3, #42	; 0x2a
 800aa4a:	d133      	bne.n	800aab4 <_svfiprintf_r+0x178>
 800aa4c:	9b03      	ldr	r3, [sp, #12]
 800aa4e:	1d1a      	adds	r2, r3, #4
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	9203      	str	r2, [sp, #12]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	bfb8      	it	lt
 800aa58:	f04f 33ff 	movlt.w	r3, #4294967295
 800aa5c:	3702      	adds	r7, #2
 800aa5e:	9305      	str	r3, [sp, #20]
 800aa60:	4d2e      	ldr	r5, [pc, #184]	; (800ab1c <_svfiprintf_r+0x1e0>)
 800aa62:	7839      	ldrb	r1, [r7, #0]
 800aa64:	2203      	movs	r2, #3
 800aa66:	4628      	mov	r0, r5
 800aa68:	f7f5 fbe2 	bl	8000230 <memchr>
 800aa6c:	b138      	cbz	r0, 800aa7e <_svfiprintf_r+0x142>
 800aa6e:	2340      	movs	r3, #64	; 0x40
 800aa70:	1b40      	subs	r0, r0, r5
 800aa72:	fa03 f000 	lsl.w	r0, r3, r0
 800aa76:	9b04      	ldr	r3, [sp, #16]
 800aa78:	4303      	orrs	r3, r0
 800aa7a:	3701      	adds	r7, #1
 800aa7c:	9304      	str	r3, [sp, #16]
 800aa7e:	7839      	ldrb	r1, [r7, #0]
 800aa80:	4827      	ldr	r0, [pc, #156]	; (800ab20 <_svfiprintf_r+0x1e4>)
 800aa82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800aa86:	2206      	movs	r2, #6
 800aa88:	1c7e      	adds	r6, r7, #1
 800aa8a:	f7f5 fbd1 	bl	8000230 <memchr>
 800aa8e:	2800      	cmp	r0, #0
 800aa90:	d038      	beq.n	800ab04 <_svfiprintf_r+0x1c8>
 800aa92:	4b24      	ldr	r3, [pc, #144]	; (800ab24 <_svfiprintf_r+0x1e8>)
 800aa94:	bb13      	cbnz	r3, 800aadc <_svfiprintf_r+0x1a0>
 800aa96:	9b03      	ldr	r3, [sp, #12]
 800aa98:	3307      	adds	r3, #7
 800aa9a:	f023 0307 	bic.w	r3, r3, #7
 800aa9e:	3308      	adds	r3, #8
 800aaa0:	9303      	str	r3, [sp, #12]
 800aaa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaa4:	444b      	add	r3, r9
 800aaa6:	9309      	str	r3, [sp, #36]	; 0x24
 800aaa8:	e76d      	b.n	800a986 <_svfiprintf_r+0x4a>
 800aaaa:	fb05 3202 	mla	r2, r5, r2, r3
 800aaae:	2001      	movs	r0, #1
 800aab0:	460f      	mov	r7, r1
 800aab2:	e7a6      	b.n	800aa02 <_svfiprintf_r+0xc6>
 800aab4:	2300      	movs	r3, #0
 800aab6:	3701      	adds	r7, #1
 800aab8:	9305      	str	r3, [sp, #20]
 800aaba:	4619      	mov	r1, r3
 800aabc:	250a      	movs	r5, #10
 800aabe:	4638      	mov	r0, r7
 800aac0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aac4:	3a30      	subs	r2, #48	; 0x30
 800aac6:	2a09      	cmp	r2, #9
 800aac8:	d903      	bls.n	800aad2 <_svfiprintf_r+0x196>
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d0c8      	beq.n	800aa60 <_svfiprintf_r+0x124>
 800aace:	9105      	str	r1, [sp, #20]
 800aad0:	e7c6      	b.n	800aa60 <_svfiprintf_r+0x124>
 800aad2:	fb05 2101 	mla	r1, r5, r1, r2
 800aad6:	2301      	movs	r3, #1
 800aad8:	4607      	mov	r7, r0
 800aada:	e7f0      	b.n	800aabe <_svfiprintf_r+0x182>
 800aadc:	ab03      	add	r3, sp, #12
 800aade:	9300      	str	r3, [sp, #0]
 800aae0:	4622      	mov	r2, r4
 800aae2:	4b11      	ldr	r3, [pc, #68]	; (800ab28 <_svfiprintf_r+0x1ec>)
 800aae4:	a904      	add	r1, sp, #16
 800aae6:	4640      	mov	r0, r8
 800aae8:	f7fe f80e 	bl	8008b08 <_printf_float>
 800aaec:	f1b0 3fff 	cmp.w	r0, #4294967295
 800aaf0:	4681      	mov	r9, r0
 800aaf2:	d1d6      	bne.n	800aaa2 <_svfiprintf_r+0x166>
 800aaf4:	89a3      	ldrh	r3, [r4, #12]
 800aaf6:	065b      	lsls	r3, r3, #25
 800aaf8:	f53f af35 	bmi.w	800a966 <_svfiprintf_r+0x2a>
 800aafc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aafe:	b01d      	add	sp, #116	; 0x74
 800ab00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab04:	ab03      	add	r3, sp, #12
 800ab06:	9300      	str	r3, [sp, #0]
 800ab08:	4622      	mov	r2, r4
 800ab0a:	4b07      	ldr	r3, [pc, #28]	; (800ab28 <_svfiprintf_r+0x1ec>)
 800ab0c:	a904      	add	r1, sp, #16
 800ab0e:	4640      	mov	r0, r8
 800ab10:	f7fe fab0 	bl	8009074 <_printf_i>
 800ab14:	e7ea      	b.n	800aaec <_svfiprintf_r+0x1b0>
 800ab16:	bf00      	nop
 800ab18:	0800c28c 	.word	0x0800c28c
 800ab1c:	0800c292 	.word	0x0800c292
 800ab20:	0800c296 	.word	0x0800c296
 800ab24:	08008b09 	.word	0x08008b09
 800ab28:	0800a889 	.word	0x0800a889

0800ab2c <__sfputc_r>:
 800ab2c:	6893      	ldr	r3, [r2, #8]
 800ab2e:	3b01      	subs	r3, #1
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	b410      	push	{r4}
 800ab34:	6093      	str	r3, [r2, #8]
 800ab36:	da08      	bge.n	800ab4a <__sfputc_r+0x1e>
 800ab38:	6994      	ldr	r4, [r2, #24]
 800ab3a:	42a3      	cmp	r3, r4
 800ab3c:	db01      	blt.n	800ab42 <__sfputc_r+0x16>
 800ab3e:	290a      	cmp	r1, #10
 800ab40:	d103      	bne.n	800ab4a <__sfputc_r+0x1e>
 800ab42:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab46:	f000 b985 	b.w	800ae54 <__swbuf_r>
 800ab4a:	6813      	ldr	r3, [r2, #0]
 800ab4c:	1c58      	adds	r0, r3, #1
 800ab4e:	6010      	str	r0, [r2, #0]
 800ab50:	7019      	strb	r1, [r3, #0]
 800ab52:	4608      	mov	r0, r1
 800ab54:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab58:	4770      	bx	lr

0800ab5a <__sfputs_r>:
 800ab5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5c:	4606      	mov	r6, r0
 800ab5e:	460f      	mov	r7, r1
 800ab60:	4614      	mov	r4, r2
 800ab62:	18d5      	adds	r5, r2, r3
 800ab64:	42ac      	cmp	r4, r5
 800ab66:	d101      	bne.n	800ab6c <__sfputs_r+0x12>
 800ab68:	2000      	movs	r0, #0
 800ab6a:	e007      	b.n	800ab7c <__sfputs_r+0x22>
 800ab6c:	463a      	mov	r2, r7
 800ab6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab72:	4630      	mov	r0, r6
 800ab74:	f7ff ffda 	bl	800ab2c <__sfputc_r>
 800ab78:	1c43      	adds	r3, r0, #1
 800ab7a:	d1f3      	bne.n	800ab64 <__sfputs_r+0xa>
 800ab7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ab80 <_vfiprintf_r>:
 800ab80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab84:	460c      	mov	r4, r1
 800ab86:	b09d      	sub	sp, #116	; 0x74
 800ab88:	4617      	mov	r7, r2
 800ab8a:	461d      	mov	r5, r3
 800ab8c:	4606      	mov	r6, r0
 800ab8e:	b118      	cbz	r0, 800ab98 <_vfiprintf_r+0x18>
 800ab90:	6983      	ldr	r3, [r0, #24]
 800ab92:	b90b      	cbnz	r3, 800ab98 <_vfiprintf_r+0x18>
 800ab94:	f7ff fa3c 	bl	800a010 <__sinit>
 800ab98:	4b7c      	ldr	r3, [pc, #496]	; (800ad8c <_vfiprintf_r+0x20c>)
 800ab9a:	429c      	cmp	r4, r3
 800ab9c:	d158      	bne.n	800ac50 <_vfiprintf_r+0xd0>
 800ab9e:	6874      	ldr	r4, [r6, #4]
 800aba0:	89a3      	ldrh	r3, [r4, #12]
 800aba2:	0718      	lsls	r0, r3, #28
 800aba4:	d55e      	bpl.n	800ac64 <_vfiprintf_r+0xe4>
 800aba6:	6923      	ldr	r3, [r4, #16]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d05b      	beq.n	800ac64 <_vfiprintf_r+0xe4>
 800abac:	2300      	movs	r3, #0
 800abae:	9309      	str	r3, [sp, #36]	; 0x24
 800abb0:	2320      	movs	r3, #32
 800abb2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800abb6:	2330      	movs	r3, #48	; 0x30
 800abb8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800abbc:	9503      	str	r5, [sp, #12]
 800abbe:	f04f 0b01 	mov.w	fp, #1
 800abc2:	46b8      	mov	r8, r7
 800abc4:	4645      	mov	r5, r8
 800abc6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800abca:	b10b      	cbz	r3, 800abd0 <_vfiprintf_r+0x50>
 800abcc:	2b25      	cmp	r3, #37	; 0x25
 800abce:	d154      	bne.n	800ac7a <_vfiprintf_r+0xfa>
 800abd0:	ebb8 0a07 	subs.w	sl, r8, r7
 800abd4:	d00b      	beq.n	800abee <_vfiprintf_r+0x6e>
 800abd6:	4653      	mov	r3, sl
 800abd8:	463a      	mov	r2, r7
 800abda:	4621      	mov	r1, r4
 800abdc:	4630      	mov	r0, r6
 800abde:	f7ff ffbc 	bl	800ab5a <__sfputs_r>
 800abe2:	3001      	adds	r0, #1
 800abe4:	f000 80c2 	beq.w	800ad6c <_vfiprintf_r+0x1ec>
 800abe8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800abea:	4453      	add	r3, sl
 800abec:	9309      	str	r3, [sp, #36]	; 0x24
 800abee:	f898 3000 	ldrb.w	r3, [r8]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	f000 80ba 	beq.w	800ad6c <_vfiprintf_r+0x1ec>
 800abf8:	2300      	movs	r3, #0
 800abfa:	f04f 32ff 	mov.w	r2, #4294967295
 800abfe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ac02:	9304      	str	r3, [sp, #16]
 800ac04:	9307      	str	r3, [sp, #28]
 800ac06:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ac0a:	931a      	str	r3, [sp, #104]	; 0x68
 800ac0c:	46a8      	mov	r8, r5
 800ac0e:	2205      	movs	r2, #5
 800ac10:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ac14:	485e      	ldr	r0, [pc, #376]	; (800ad90 <_vfiprintf_r+0x210>)
 800ac16:	f7f5 fb0b 	bl	8000230 <memchr>
 800ac1a:	9b04      	ldr	r3, [sp, #16]
 800ac1c:	bb78      	cbnz	r0, 800ac7e <_vfiprintf_r+0xfe>
 800ac1e:	06d9      	lsls	r1, r3, #27
 800ac20:	bf44      	itt	mi
 800ac22:	2220      	movmi	r2, #32
 800ac24:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ac28:	071a      	lsls	r2, r3, #28
 800ac2a:	bf44      	itt	mi
 800ac2c:	222b      	movmi	r2, #43	; 0x2b
 800ac2e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ac32:	782a      	ldrb	r2, [r5, #0]
 800ac34:	2a2a      	cmp	r2, #42	; 0x2a
 800ac36:	d02a      	beq.n	800ac8e <_vfiprintf_r+0x10e>
 800ac38:	9a07      	ldr	r2, [sp, #28]
 800ac3a:	46a8      	mov	r8, r5
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	250a      	movs	r5, #10
 800ac40:	4641      	mov	r1, r8
 800ac42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac46:	3b30      	subs	r3, #48	; 0x30
 800ac48:	2b09      	cmp	r3, #9
 800ac4a:	d969      	bls.n	800ad20 <_vfiprintf_r+0x1a0>
 800ac4c:	b360      	cbz	r0, 800aca8 <_vfiprintf_r+0x128>
 800ac4e:	e024      	b.n	800ac9a <_vfiprintf_r+0x11a>
 800ac50:	4b50      	ldr	r3, [pc, #320]	; (800ad94 <_vfiprintf_r+0x214>)
 800ac52:	429c      	cmp	r4, r3
 800ac54:	d101      	bne.n	800ac5a <_vfiprintf_r+0xda>
 800ac56:	68b4      	ldr	r4, [r6, #8]
 800ac58:	e7a2      	b.n	800aba0 <_vfiprintf_r+0x20>
 800ac5a:	4b4f      	ldr	r3, [pc, #316]	; (800ad98 <_vfiprintf_r+0x218>)
 800ac5c:	429c      	cmp	r4, r3
 800ac5e:	bf08      	it	eq
 800ac60:	68f4      	ldreq	r4, [r6, #12]
 800ac62:	e79d      	b.n	800aba0 <_vfiprintf_r+0x20>
 800ac64:	4621      	mov	r1, r4
 800ac66:	4630      	mov	r0, r6
 800ac68:	f000 f958 	bl	800af1c <__swsetup_r>
 800ac6c:	2800      	cmp	r0, #0
 800ac6e:	d09d      	beq.n	800abac <_vfiprintf_r+0x2c>
 800ac70:	f04f 30ff 	mov.w	r0, #4294967295
 800ac74:	b01d      	add	sp, #116	; 0x74
 800ac76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac7a:	46a8      	mov	r8, r5
 800ac7c:	e7a2      	b.n	800abc4 <_vfiprintf_r+0x44>
 800ac7e:	4a44      	ldr	r2, [pc, #272]	; (800ad90 <_vfiprintf_r+0x210>)
 800ac80:	1a80      	subs	r0, r0, r2
 800ac82:	fa0b f000 	lsl.w	r0, fp, r0
 800ac86:	4318      	orrs	r0, r3
 800ac88:	9004      	str	r0, [sp, #16]
 800ac8a:	4645      	mov	r5, r8
 800ac8c:	e7be      	b.n	800ac0c <_vfiprintf_r+0x8c>
 800ac8e:	9a03      	ldr	r2, [sp, #12]
 800ac90:	1d11      	adds	r1, r2, #4
 800ac92:	6812      	ldr	r2, [r2, #0]
 800ac94:	9103      	str	r1, [sp, #12]
 800ac96:	2a00      	cmp	r2, #0
 800ac98:	db01      	blt.n	800ac9e <_vfiprintf_r+0x11e>
 800ac9a:	9207      	str	r2, [sp, #28]
 800ac9c:	e004      	b.n	800aca8 <_vfiprintf_r+0x128>
 800ac9e:	4252      	negs	r2, r2
 800aca0:	f043 0302 	orr.w	r3, r3, #2
 800aca4:	9207      	str	r2, [sp, #28]
 800aca6:	9304      	str	r3, [sp, #16]
 800aca8:	f898 3000 	ldrb.w	r3, [r8]
 800acac:	2b2e      	cmp	r3, #46	; 0x2e
 800acae:	d10e      	bne.n	800acce <_vfiprintf_r+0x14e>
 800acb0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800acb4:	2b2a      	cmp	r3, #42	; 0x2a
 800acb6:	d138      	bne.n	800ad2a <_vfiprintf_r+0x1aa>
 800acb8:	9b03      	ldr	r3, [sp, #12]
 800acba:	1d1a      	adds	r2, r3, #4
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	9203      	str	r2, [sp, #12]
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	bfb8      	it	lt
 800acc4:	f04f 33ff 	movlt.w	r3, #4294967295
 800acc8:	f108 0802 	add.w	r8, r8, #2
 800accc:	9305      	str	r3, [sp, #20]
 800acce:	4d33      	ldr	r5, [pc, #204]	; (800ad9c <_vfiprintf_r+0x21c>)
 800acd0:	f898 1000 	ldrb.w	r1, [r8]
 800acd4:	2203      	movs	r2, #3
 800acd6:	4628      	mov	r0, r5
 800acd8:	f7f5 faaa 	bl	8000230 <memchr>
 800acdc:	b140      	cbz	r0, 800acf0 <_vfiprintf_r+0x170>
 800acde:	2340      	movs	r3, #64	; 0x40
 800ace0:	1b40      	subs	r0, r0, r5
 800ace2:	fa03 f000 	lsl.w	r0, r3, r0
 800ace6:	9b04      	ldr	r3, [sp, #16]
 800ace8:	4303      	orrs	r3, r0
 800acea:	f108 0801 	add.w	r8, r8, #1
 800acee:	9304      	str	r3, [sp, #16]
 800acf0:	f898 1000 	ldrb.w	r1, [r8]
 800acf4:	482a      	ldr	r0, [pc, #168]	; (800ada0 <_vfiprintf_r+0x220>)
 800acf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800acfa:	2206      	movs	r2, #6
 800acfc:	f108 0701 	add.w	r7, r8, #1
 800ad00:	f7f5 fa96 	bl	8000230 <memchr>
 800ad04:	2800      	cmp	r0, #0
 800ad06:	d037      	beq.n	800ad78 <_vfiprintf_r+0x1f8>
 800ad08:	4b26      	ldr	r3, [pc, #152]	; (800ada4 <_vfiprintf_r+0x224>)
 800ad0a:	bb1b      	cbnz	r3, 800ad54 <_vfiprintf_r+0x1d4>
 800ad0c:	9b03      	ldr	r3, [sp, #12]
 800ad0e:	3307      	adds	r3, #7
 800ad10:	f023 0307 	bic.w	r3, r3, #7
 800ad14:	3308      	adds	r3, #8
 800ad16:	9303      	str	r3, [sp, #12]
 800ad18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad1a:	444b      	add	r3, r9
 800ad1c:	9309      	str	r3, [sp, #36]	; 0x24
 800ad1e:	e750      	b.n	800abc2 <_vfiprintf_r+0x42>
 800ad20:	fb05 3202 	mla	r2, r5, r2, r3
 800ad24:	2001      	movs	r0, #1
 800ad26:	4688      	mov	r8, r1
 800ad28:	e78a      	b.n	800ac40 <_vfiprintf_r+0xc0>
 800ad2a:	2300      	movs	r3, #0
 800ad2c:	f108 0801 	add.w	r8, r8, #1
 800ad30:	9305      	str	r3, [sp, #20]
 800ad32:	4619      	mov	r1, r3
 800ad34:	250a      	movs	r5, #10
 800ad36:	4640      	mov	r0, r8
 800ad38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad3c:	3a30      	subs	r2, #48	; 0x30
 800ad3e:	2a09      	cmp	r2, #9
 800ad40:	d903      	bls.n	800ad4a <_vfiprintf_r+0x1ca>
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d0c3      	beq.n	800acce <_vfiprintf_r+0x14e>
 800ad46:	9105      	str	r1, [sp, #20]
 800ad48:	e7c1      	b.n	800acce <_vfiprintf_r+0x14e>
 800ad4a:	fb05 2101 	mla	r1, r5, r1, r2
 800ad4e:	2301      	movs	r3, #1
 800ad50:	4680      	mov	r8, r0
 800ad52:	e7f0      	b.n	800ad36 <_vfiprintf_r+0x1b6>
 800ad54:	ab03      	add	r3, sp, #12
 800ad56:	9300      	str	r3, [sp, #0]
 800ad58:	4622      	mov	r2, r4
 800ad5a:	4b13      	ldr	r3, [pc, #76]	; (800ada8 <_vfiprintf_r+0x228>)
 800ad5c:	a904      	add	r1, sp, #16
 800ad5e:	4630      	mov	r0, r6
 800ad60:	f7fd fed2 	bl	8008b08 <_printf_float>
 800ad64:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ad68:	4681      	mov	r9, r0
 800ad6a:	d1d5      	bne.n	800ad18 <_vfiprintf_r+0x198>
 800ad6c:	89a3      	ldrh	r3, [r4, #12]
 800ad6e:	065b      	lsls	r3, r3, #25
 800ad70:	f53f af7e 	bmi.w	800ac70 <_vfiprintf_r+0xf0>
 800ad74:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad76:	e77d      	b.n	800ac74 <_vfiprintf_r+0xf4>
 800ad78:	ab03      	add	r3, sp, #12
 800ad7a:	9300      	str	r3, [sp, #0]
 800ad7c:	4622      	mov	r2, r4
 800ad7e:	4b0a      	ldr	r3, [pc, #40]	; (800ada8 <_vfiprintf_r+0x228>)
 800ad80:	a904      	add	r1, sp, #16
 800ad82:	4630      	mov	r0, r6
 800ad84:	f7fe f976 	bl	8009074 <_printf_i>
 800ad88:	e7ec      	b.n	800ad64 <_vfiprintf_r+0x1e4>
 800ad8a:	bf00      	nop
 800ad8c:	0800c150 	.word	0x0800c150
 800ad90:	0800c28c 	.word	0x0800c28c
 800ad94:	0800c170 	.word	0x0800c170
 800ad98:	0800c130 	.word	0x0800c130
 800ad9c:	0800c292 	.word	0x0800c292
 800ada0:	0800c296 	.word	0x0800c296
 800ada4:	08008b09 	.word	0x08008b09
 800ada8:	0800ab5b 	.word	0x0800ab5b

0800adac <_sbrk_r>:
 800adac:	b538      	push	{r3, r4, r5, lr}
 800adae:	4c06      	ldr	r4, [pc, #24]	; (800adc8 <_sbrk_r+0x1c>)
 800adb0:	2300      	movs	r3, #0
 800adb2:	4605      	mov	r5, r0
 800adb4:	4608      	mov	r0, r1
 800adb6:	6023      	str	r3, [r4, #0]
 800adb8:	f7f6 fe7c 	bl	8001ab4 <_sbrk>
 800adbc:	1c43      	adds	r3, r0, #1
 800adbe:	d102      	bne.n	800adc6 <_sbrk_r+0x1a>
 800adc0:	6823      	ldr	r3, [r4, #0]
 800adc2:	b103      	cbz	r3, 800adc6 <_sbrk_r+0x1a>
 800adc4:	602b      	str	r3, [r5, #0]
 800adc6:	bd38      	pop	{r3, r4, r5, pc}
 800adc8:	20000994 	.word	0x20000994

0800adcc <__sread>:
 800adcc:	b510      	push	{r4, lr}
 800adce:	460c      	mov	r4, r1
 800add0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800add4:	f000 fa9a 	bl	800b30c <_read_r>
 800add8:	2800      	cmp	r0, #0
 800adda:	bfab      	itete	ge
 800addc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800adde:	89a3      	ldrhlt	r3, [r4, #12]
 800ade0:	181b      	addge	r3, r3, r0
 800ade2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ade6:	bfac      	ite	ge
 800ade8:	6563      	strge	r3, [r4, #84]	; 0x54
 800adea:	81a3      	strhlt	r3, [r4, #12]
 800adec:	bd10      	pop	{r4, pc}

0800adee <__swrite>:
 800adee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adf2:	461f      	mov	r7, r3
 800adf4:	898b      	ldrh	r3, [r1, #12]
 800adf6:	05db      	lsls	r3, r3, #23
 800adf8:	4605      	mov	r5, r0
 800adfa:	460c      	mov	r4, r1
 800adfc:	4616      	mov	r6, r2
 800adfe:	d505      	bpl.n	800ae0c <__swrite+0x1e>
 800ae00:	2302      	movs	r3, #2
 800ae02:	2200      	movs	r2, #0
 800ae04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae08:	f000 f9b6 	bl	800b178 <_lseek_r>
 800ae0c:	89a3      	ldrh	r3, [r4, #12]
 800ae0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ae12:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ae16:	81a3      	strh	r3, [r4, #12]
 800ae18:	4632      	mov	r2, r6
 800ae1a:	463b      	mov	r3, r7
 800ae1c:	4628      	mov	r0, r5
 800ae1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae22:	f000 b869 	b.w	800aef8 <_write_r>

0800ae26 <__sseek>:
 800ae26:	b510      	push	{r4, lr}
 800ae28:	460c      	mov	r4, r1
 800ae2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae2e:	f000 f9a3 	bl	800b178 <_lseek_r>
 800ae32:	1c43      	adds	r3, r0, #1
 800ae34:	89a3      	ldrh	r3, [r4, #12]
 800ae36:	bf15      	itete	ne
 800ae38:	6560      	strne	r0, [r4, #84]	; 0x54
 800ae3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ae3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ae42:	81a3      	strheq	r3, [r4, #12]
 800ae44:	bf18      	it	ne
 800ae46:	81a3      	strhne	r3, [r4, #12]
 800ae48:	bd10      	pop	{r4, pc}

0800ae4a <__sclose>:
 800ae4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae4e:	f000 b8d3 	b.w	800aff8 <_close_r>
	...

0800ae54 <__swbuf_r>:
 800ae54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae56:	460e      	mov	r6, r1
 800ae58:	4614      	mov	r4, r2
 800ae5a:	4605      	mov	r5, r0
 800ae5c:	b118      	cbz	r0, 800ae66 <__swbuf_r+0x12>
 800ae5e:	6983      	ldr	r3, [r0, #24]
 800ae60:	b90b      	cbnz	r3, 800ae66 <__swbuf_r+0x12>
 800ae62:	f7ff f8d5 	bl	800a010 <__sinit>
 800ae66:	4b21      	ldr	r3, [pc, #132]	; (800aeec <__swbuf_r+0x98>)
 800ae68:	429c      	cmp	r4, r3
 800ae6a:	d12a      	bne.n	800aec2 <__swbuf_r+0x6e>
 800ae6c:	686c      	ldr	r4, [r5, #4]
 800ae6e:	69a3      	ldr	r3, [r4, #24]
 800ae70:	60a3      	str	r3, [r4, #8]
 800ae72:	89a3      	ldrh	r3, [r4, #12]
 800ae74:	071a      	lsls	r2, r3, #28
 800ae76:	d52e      	bpl.n	800aed6 <__swbuf_r+0x82>
 800ae78:	6923      	ldr	r3, [r4, #16]
 800ae7a:	b363      	cbz	r3, 800aed6 <__swbuf_r+0x82>
 800ae7c:	6923      	ldr	r3, [r4, #16]
 800ae7e:	6820      	ldr	r0, [r4, #0]
 800ae80:	1ac0      	subs	r0, r0, r3
 800ae82:	6963      	ldr	r3, [r4, #20]
 800ae84:	b2f6      	uxtb	r6, r6
 800ae86:	4283      	cmp	r3, r0
 800ae88:	4637      	mov	r7, r6
 800ae8a:	dc04      	bgt.n	800ae96 <__swbuf_r+0x42>
 800ae8c:	4621      	mov	r1, r4
 800ae8e:	4628      	mov	r0, r5
 800ae90:	f000 f948 	bl	800b124 <_fflush_r>
 800ae94:	bb28      	cbnz	r0, 800aee2 <__swbuf_r+0x8e>
 800ae96:	68a3      	ldr	r3, [r4, #8]
 800ae98:	3b01      	subs	r3, #1
 800ae9a:	60a3      	str	r3, [r4, #8]
 800ae9c:	6823      	ldr	r3, [r4, #0]
 800ae9e:	1c5a      	adds	r2, r3, #1
 800aea0:	6022      	str	r2, [r4, #0]
 800aea2:	701e      	strb	r6, [r3, #0]
 800aea4:	6963      	ldr	r3, [r4, #20]
 800aea6:	3001      	adds	r0, #1
 800aea8:	4283      	cmp	r3, r0
 800aeaa:	d004      	beq.n	800aeb6 <__swbuf_r+0x62>
 800aeac:	89a3      	ldrh	r3, [r4, #12]
 800aeae:	07db      	lsls	r3, r3, #31
 800aeb0:	d519      	bpl.n	800aee6 <__swbuf_r+0x92>
 800aeb2:	2e0a      	cmp	r6, #10
 800aeb4:	d117      	bne.n	800aee6 <__swbuf_r+0x92>
 800aeb6:	4621      	mov	r1, r4
 800aeb8:	4628      	mov	r0, r5
 800aeba:	f000 f933 	bl	800b124 <_fflush_r>
 800aebe:	b190      	cbz	r0, 800aee6 <__swbuf_r+0x92>
 800aec0:	e00f      	b.n	800aee2 <__swbuf_r+0x8e>
 800aec2:	4b0b      	ldr	r3, [pc, #44]	; (800aef0 <__swbuf_r+0x9c>)
 800aec4:	429c      	cmp	r4, r3
 800aec6:	d101      	bne.n	800aecc <__swbuf_r+0x78>
 800aec8:	68ac      	ldr	r4, [r5, #8]
 800aeca:	e7d0      	b.n	800ae6e <__swbuf_r+0x1a>
 800aecc:	4b09      	ldr	r3, [pc, #36]	; (800aef4 <__swbuf_r+0xa0>)
 800aece:	429c      	cmp	r4, r3
 800aed0:	bf08      	it	eq
 800aed2:	68ec      	ldreq	r4, [r5, #12]
 800aed4:	e7cb      	b.n	800ae6e <__swbuf_r+0x1a>
 800aed6:	4621      	mov	r1, r4
 800aed8:	4628      	mov	r0, r5
 800aeda:	f000 f81f 	bl	800af1c <__swsetup_r>
 800aede:	2800      	cmp	r0, #0
 800aee0:	d0cc      	beq.n	800ae7c <__swbuf_r+0x28>
 800aee2:	f04f 37ff 	mov.w	r7, #4294967295
 800aee6:	4638      	mov	r0, r7
 800aee8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aeea:	bf00      	nop
 800aeec:	0800c150 	.word	0x0800c150
 800aef0:	0800c170 	.word	0x0800c170
 800aef4:	0800c130 	.word	0x0800c130

0800aef8 <_write_r>:
 800aef8:	b538      	push	{r3, r4, r5, lr}
 800aefa:	4c07      	ldr	r4, [pc, #28]	; (800af18 <_write_r+0x20>)
 800aefc:	4605      	mov	r5, r0
 800aefe:	4608      	mov	r0, r1
 800af00:	4611      	mov	r1, r2
 800af02:	2200      	movs	r2, #0
 800af04:	6022      	str	r2, [r4, #0]
 800af06:	461a      	mov	r2, r3
 800af08:	f7f6 fd83 	bl	8001a12 <_write>
 800af0c:	1c43      	adds	r3, r0, #1
 800af0e:	d102      	bne.n	800af16 <_write_r+0x1e>
 800af10:	6823      	ldr	r3, [r4, #0]
 800af12:	b103      	cbz	r3, 800af16 <_write_r+0x1e>
 800af14:	602b      	str	r3, [r5, #0]
 800af16:	bd38      	pop	{r3, r4, r5, pc}
 800af18:	20000994 	.word	0x20000994

0800af1c <__swsetup_r>:
 800af1c:	4b32      	ldr	r3, [pc, #200]	; (800afe8 <__swsetup_r+0xcc>)
 800af1e:	b570      	push	{r4, r5, r6, lr}
 800af20:	681d      	ldr	r5, [r3, #0]
 800af22:	4606      	mov	r6, r0
 800af24:	460c      	mov	r4, r1
 800af26:	b125      	cbz	r5, 800af32 <__swsetup_r+0x16>
 800af28:	69ab      	ldr	r3, [r5, #24]
 800af2a:	b913      	cbnz	r3, 800af32 <__swsetup_r+0x16>
 800af2c:	4628      	mov	r0, r5
 800af2e:	f7ff f86f 	bl	800a010 <__sinit>
 800af32:	4b2e      	ldr	r3, [pc, #184]	; (800afec <__swsetup_r+0xd0>)
 800af34:	429c      	cmp	r4, r3
 800af36:	d10f      	bne.n	800af58 <__swsetup_r+0x3c>
 800af38:	686c      	ldr	r4, [r5, #4]
 800af3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af3e:	b29a      	uxth	r2, r3
 800af40:	0715      	lsls	r5, r2, #28
 800af42:	d42c      	bmi.n	800af9e <__swsetup_r+0x82>
 800af44:	06d0      	lsls	r0, r2, #27
 800af46:	d411      	bmi.n	800af6c <__swsetup_r+0x50>
 800af48:	2209      	movs	r2, #9
 800af4a:	6032      	str	r2, [r6, #0]
 800af4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af50:	81a3      	strh	r3, [r4, #12]
 800af52:	f04f 30ff 	mov.w	r0, #4294967295
 800af56:	e03e      	b.n	800afd6 <__swsetup_r+0xba>
 800af58:	4b25      	ldr	r3, [pc, #148]	; (800aff0 <__swsetup_r+0xd4>)
 800af5a:	429c      	cmp	r4, r3
 800af5c:	d101      	bne.n	800af62 <__swsetup_r+0x46>
 800af5e:	68ac      	ldr	r4, [r5, #8]
 800af60:	e7eb      	b.n	800af3a <__swsetup_r+0x1e>
 800af62:	4b24      	ldr	r3, [pc, #144]	; (800aff4 <__swsetup_r+0xd8>)
 800af64:	429c      	cmp	r4, r3
 800af66:	bf08      	it	eq
 800af68:	68ec      	ldreq	r4, [r5, #12]
 800af6a:	e7e6      	b.n	800af3a <__swsetup_r+0x1e>
 800af6c:	0751      	lsls	r1, r2, #29
 800af6e:	d512      	bpl.n	800af96 <__swsetup_r+0x7a>
 800af70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af72:	b141      	cbz	r1, 800af86 <__swsetup_r+0x6a>
 800af74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af78:	4299      	cmp	r1, r3
 800af7a:	d002      	beq.n	800af82 <__swsetup_r+0x66>
 800af7c:	4630      	mov	r0, r6
 800af7e:	f7ff fbdb 	bl	800a738 <_free_r>
 800af82:	2300      	movs	r3, #0
 800af84:	6363      	str	r3, [r4, #52]	; 0x34
 800af86:	89a3      	ldrh	r3, [r4, #12]
 800af88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800af8c:	81a3      	strh	r3, [r4, #12]
 800af8e:	2300      	movs	r3, #0
 800af90:	6063      	str	r3, [r4, #4]
 800af92:	6923      	ldr	r3, [r4, #16]
 800af94:	6023      	str	r3, [r4, #0]
 800af96:	89a3      	ldrh	r3, [r4, #12]
 800af98:	f043 0308 	orr.w	r3, r3, #8
 800af9c:	81a3      	strh	r3, [r4, #12]
 800af9e:	6923      	ldr	r3, [r4, #16]
 800afa0:	b94b      	cbnz	r3, 800afb6 <__swsetup_r+0x9a>
 800afa2:	89a3      	ldrh	r3, [r4, #12]
 800afa4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800afa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800afac:	d003      	beq.n	800afb6 <__swsetup_r+0x9a>
 800afae:	4621      	mov	r1, r4
 800afb0:	4630      	mov	r0, r6
 800afb2:	f000 f917 	bl	800b1e4 <__smakebuf_r>
 800afb6:	89a2      	ldrh	r2, [r4, #12]
 800afb8:	f012 0301 	ands.w	r3, r2, #1
 800afbc:	d00c      	beq.n	800afd8 <__swsetup_r+0xbc>
 800afbe:	2300      	movs	r3, #0
 800afc0:	60a3      	str	r3, [r4, #8]
 800afc2:	6963      	ldr	r3, [r4, #20]
 800afc4:	425b      	negs	r3, r3
 800afc6:	61a3      	str	r3, [r4, #24]
 800afc8:	6923      	ldr	r3, [r4, #16]
 800afca:	b953      	cbnz	r3, 800afe2 <__swsetup_r+0xc6>
 800afcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afd0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800afd4:	d1ba      	bne.n	800af4c <__swsetup_r+0x30>
 800afd6:	bd70      	pop	{r4, r5, r6, pc}
 800afd8:	0792      	lsls	r2, r2, #30
 800afda:	bf58      	it	pl
 800afdc:	6963      	ldrpl	r3, [r4, #20]
 800afde:	60a3      	str	r3, [r4, #8]
 800afe0:	e7f2      	b.n	800afc8 <__swsetup_r+0xac>
 800afe2:	2000      	movs	r0, #0
 800afe4:	e7f7      	b.n	800afd6 <__swsetup_r+0xba>
 800afe6:	bf00      	nop
 800afe8:	20000010 	.word	0x20000010
 800afec:	0800c150 	.word	0x0800c150
 800aff0:	0800c170 	.word	0x0800c170
 800aff4:	0800c130 	.word	0x0800c130

0800aff8 <_close_r>:
 800aff8:	b538      	push	{r3, r4, r5, lr}
 800affa:	4c06      	ldr	r4, [pc, #24]	; (800b014 <_close_r+0x1c>)
 800affc:	2300      	movs	r3, #0
 800affe:	4605      	mov	r5, r0
 800b000:	4608      	mov	r0, r1
 800b002:	6023      	str	r3, [r4, #0]
 800b004:	f7f6 fd21 	bl	8001a4a <_close>
 800b008:	1c43      	adds	r3, r0, #1
 800b00a:	d102      	bne.n	800b012 <_close_r+0x1a>
 800b00c:	6823      	ldr	r3, [r4, #0]
 800b00e:	b103      	cbz	r3, 800b012 <_close_r+0x1a>
 800b010:	602b      	str	r3, [r5, #0]
 800b012:	bd38      	pop	{r3, r4, r5, pc}
 800b014:	20000994 	.word	0x20000994

0800b018 <__sflush_r>:
 800b018:	898a      	ldrh	r2, [r1, #12]
 800b01a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b01e:	4605      	mov	r5, r0
 800b020:	0710      	lsls	r0, r2, #28
 800b022:	460c      	mov	r4, r1
 800b024:	d458      	bmi.n	800b0d8 <__sflush_r+0xc0>
 800b026:	684b      	ldr	r3, [r1, #4]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	dc05      	bgt.n	800b038 <__sflush_r+0x20>
 800b02c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b02e:	2b00      	cmp	r3, #0
 800b030:	dc02      	bgt.n	800b038 <__sflush_r+0x20>
 800b032:	2000      	movs	r0, #0
 800b034:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b038:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b03a:	2e00      	cmp	r6, #0
 800b03c:	d0f9      	beq.n	800b032 <__sflush_r+0x1a>
 800b03e:	2300      	movs	r3, #0
 800b040:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b044:	682f      	ldr	r7, [r5, #0]
 800b046:	6a21      	ldr	r1, [r4, #32]
 800b048:	602b      	str	r3, [r5, #0]
 800b04a:	d032      	beq.n	800b0b2 <__sflush_r+0x9a>
 800b04c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b04e:	89a3      	ldrh	r3, [r4, #12]
 800b050:	075a      	lsls	r2, r3, #29
 800b052:	d505      	bpl.n	800b060 <__sflush_r+0x48>
 800b054:	6863      	ldr	r3, [r4, #4]
 800b056:	1ac0      	subs	r0, r0, r3
 800b058:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b05a:	b10b      	cbz	r3, 800b060 <__sflush_r+0x48>
 800b05c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b05e:	1ac0      	subs	r0, r0, r3
 800b060:	2300      	movs	r3, #0
 800b062:	4602      	mov	r2, r0
 800b064:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b066:	6a21      	ldr	r1, [r4, #32]
 800b068:	4628      	mov	r0, r5
 800b06a:	47b0      	blx	r6
 800b06c:	1c43      	adds	r3, r0, #1
 800b06e:	89a3      	ldrh	r3, [r4, #12]
 800b070:	d106      	bne.n	800b080 <__sflush_r+0x68>
 800b072:	6829      	ldr	r1, [r5, #0]
 800b074:	291d      	cmp	r1, #29
 800b076:	d848      	bhi.n	800b10a <__sflush_r+0xf2>
 800b078:	4a29      	ldr	r2, [pc, #164]	; (800b120 <__sflush_r+0x108>)
 800b07a:	40ca      	lsrs	r2, r1
 800b07c:	07d6      	lsls	r6, r2, #31
 800b07e:	d544      	bpl.n	800b10a <__sflush_r+0xf2>
 800b080:	2200      	movs	r2, #0
 800b082:	6062      	str	r2, [r4, #4]
 800b084:	04d9      	lsls	r1, r3, #19
 800b086:	6922      	ldr	r2, [r4, #16]
 800b088:	6022      	str	r2, [r4, #0]
 800b08a:	d504      	bpl.n	800b096 <__sflush_r+0x7e>
 800b08c:	1c42      	adds	r2, r0, #1
 800b08e:	d101      	bne.n	800b094 <__sflush_r+0x7c>
 800b090:	682b      	ldr	r3, [r5, #0]
 800b092:	b903      	cbnz	r3, 800b096 <__sflush_r+0x7e>
 800b094:	6560      	str	r0, [r4, #84]	; 0x54
 800b096:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b098:	602f      	str	r7, [r5, #0]
 800b09a:	2900      	cmp	r1, #0
 800b09c:	d0c9      	beq.n	800b032 <__sflush_r+0x1a>
 800b09e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0a2:	4299      	cmp	r1, r3
 800b0a4:	d002      	beq.n	800b0ac <__sflush_r+0x94>
 800b0a6:	4628      	mov	r0, r5
 800b0a8:	f7ff fb46 	bl	800a738 <_free_r>
 800b0ac:	2000      	movs	r0, #0
 800b0ae:	6360      	str	r0, [r4, #52]	; 0x34
 800b0b0:	e7c0      	b.n	800b034 <__sflush_r+0x1c>
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	4628      	mov	r0, r5
 800b0b6:	47b0      	blx	r6
 800b0b8:	1c41      	adds	r1, r0, #1
 800b0ba:	d1c8      	bne.n	800b04e <__sflush_r+0x36>
 800b0bc:	682b      	ldr	r3, [r5, #0]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d0c5      	beq.n	800b04e <__sflush_r+0x36>
 800b0c2:	2b1d      	cmp	r3, #29
 800b0c4:	d001      	beq.n	800b0ca <__sflush_r+0xb2>
 800b0c6:	2b16      	cmp	r3, #22
 800b0c8:	d101      	bne.n	800b0ce <__sflush_r+0xb6>
 800b0ca:	602f      	str	r7, [r5, #0]
 800b0cc:	e7b1      	b.n	800b032 <__sflush_r+0x1a>
 800b0ce:	89a3      	ldrh	r3, [r4, #12]
 800b0d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b0d4:	81a3      	strh	r3, [r4, #12]
 800b0d6:	e7ad      	b.n	800b034 <__sflush_r+0x1c>
 800b0d8:	690f      	ldr	r7, [r1, #16]
 800b0da:	2f00      	cmp	r7, #0
 800b0dc:	d0a9      	beq.n	800b032 <__sflush_r+0x1a>
 800b0de:	0793      	lsls	r3, r2, #30
 800b0e0:	680e      	ldr	r6, [r1, #0]
 800b0e2:	bf08      	it	eq
 800b0e4:	694b      	ldreq	r3, [r1, #20]
 800b0e6:	600f      	str	r7, [r1, #0]
 800b0e8:	bf18      	it	ne
 800b0ea:	2300      	movne	r3, #0
 800b0ec:	eba6 0807 	sub.w	r8, r6, r7
 800b0f0:	608b      	str	r3, [r1, #8]
 800b0f2:	f1b8 0f00 	cmp.w	r8, #0
 800b0f6:	dd9c      	ble.n	800b032 <__sflush_r+0x1a>
 800b0f8:	4643      	mov	r3, r8
 800b0fa:	463a      	mov	r2, r7
 800b0fc:	6a21      	ldr	r1, [r4, #32]
 800b0fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b100:	4628      	mov	r0, r5
 800b102:	47b0      	blx	r6
 800b104:	2800      	cmp	r0, #0
 800b106:	dc06      	bgt.n	800b116 <__sflush_r+0xfe>
 800b108:	89a3      	ldrh	r3, [r4, #12]
 800b10a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b10e:	81a3      	strh	r3, [r4, #12]
 800b110:	f04f 30ff 	mov.w	r0, #4294967295
 800b114:	e78e      	b.n	800b034 <__sflush_r+0x1c>
 800b116:	4407      	add	r7, r0
 800b118:	eba8 0800 	sub.w	r8, r8, r0
 800b11c:	e7e9      	b.n	800b0f2 <__sflush_r+0xda>
 800b11e:	bf00      	nop
 800b120:	20400001 	.word	0x20400001

0800b124 <_fflush_r>:
 800b124:	b538      	push	{r3, r4, r5, lr}
 800b126:	690b      	ldr	r3, [r1, #16]
 800b128:	4605      	mov	r5, r0
 800b12a:	460c      	mov	r4, r1
 800b12c:	b1db      	cbz	r3, 800b166 <_fflush_r+0x42>
 800b12e:	b118      	cbz	r0, 800b138 <_fflush_r+0x14>
 800b130:	6983      	ldr	r3, [r0, #24]
 800b132:	b90b      	cbnz	r3, 800b138 <_fflush_r+0x14>
 800b134:	f7fe ff6c 	bl	800a010 <__sinit>
 800b138:	4b0c      	ldr	r3, [pc, #48]	; (800b16c <_fflush_r+0x48>)
 800b13a:	429c      	cmp	r4, r3
 800b13c:	d109      	bne.n	800b152 <_fflush_r+0x2e>
 800b13e:	686c      	ldr	r4, [r5, #4]
 800b140:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b144:	b17b      	cbz	r3, 800b166 <_fflush_r+0x42>
 800b146:	4621      	mov	r1, r4
 800b148:	4628      	mov	r0, r5
 800b14a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b14e:	f7ff bf63 	b.w	800b018 <__sflush_r>
 800b152:	4b07      	ldr	r3, [pc, #28]	; (800b170 <_fflush_r+0x4c>)
 800b154:	429c      	cmp	r4, r3
 800b156:	d101      	bne.n	800b15c <_fflush_r+0x38>
 800b158:	68ac      	ldr	r4, [r5, #8]
 800b15a:	e7f1      	b.n	800b140 <_fflush_r+0x1c>
 800b15c:	4b05      	ldr	r3, [pc, #20]	; (800b174 <_fflush_r+0x50>)
 800b15e:	429c      	cmp	r4, r3
 800b160:	bf08      	it	eq
 800b162:	68ec      	ldreq	r4, [r5, #12]
 800b164:	e7ec      	b.n	800b140 <_fflush_r+0x1c>
 800b166:	2000      	movs	r0, #0
 800b168:	bd38      	pop	{r3, r4, r5, pc}
 800b16a:	bf00      	nop
 800b16c:	0800c150 	.word	0x0800c150
 800b170:	0800c170 	.word	0x0800c170
 800b174:	0800c130 	.word	0x0800c130

0800b178 <_lseek_r>:
 800b178:	b538      	push	{r3, r4, r5, lr}
 800b17a:	4c07      	ldr	r4, [pc, #28]	; (800b198 <_lseek_r+0x20>)
 800b17c:	4605      	mov	r5, r0
 800b17e:	4608      	mov	r0, r1
 800b180:	4611      	mov	r1, r2
 800b182:	2200      	movs	r2, #0
 800b184:	6022      	str	r2, [r4, #0]
 800b186:	461a      	mov	r2, r3
 800b188:	f7f6 fc86 	bl	8001a98 <_lseek>
 800b18c:	1c43      	adds	r3, r0, #1
 800b18e:	d102      	bne.n	800b196 <_lseek_r+0x1e>
 800b190:	6823      	ldr	r3, [r4, #0]
 800b192:	b103      	cbz	r3, 800b196 <_lseek_r+0x1e>
 800b194:	602b      	str	r3, [r5, #0]
 800b196:	bd38      	pop	{r3, r4, r5, pc}
 800b198:	20000994 	.word	0x20000994

0800b19c <__swhatbuf_r>:
 800b19c:	b570      	push	{r4, r5, r6, lr}
 800b19e:	460e      	mov	r6, r1
 800b1a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b1a4:	2900      	cmp	r1, #0
 800b1a6:	b096      	sub	sp, #88	; 0x58
 800b1a8:	4614      	mov	r4, r2
 800b1aa:	461d      	mov	r5, r3
 800b1ac:	da07      	bge.n	800b1be <__swhatbuf_r+0x22>
 800b1ae:	2300      	movs	r3, #0
 800b1b0:	602b      	str	r3, [r5, #0]
 800b1b2:	89b3      	ldrh	r3, [r6, #12]
 800b1b4:	061a      	lsls	r2, r3, #24
 800b1b6:	d410      	bmi.n	800b1da <__swhatbuf_r+0x3e>
 800b1b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b1bc:	e00e      	b.n	800b1dc <__swhatbuf_r+0x40>
 800b1be:	466a      	mov	r2, sp
 800b1c0:	f000 f8c4 	bl	800b34c <_fstat_r>
 800b1c4:	2800      	cmp	r0, #0
 800b1c6:	dbf2      	blt.n	800b1ae <__swhatbuf_r+0x12>
 800b1c8:	9a01      	ldr	r2, [sp, #4]
 800b1ca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b1ce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b1d2:	425a      	negs	r2, r3
 800b1d4:	415a      	adcs	r2, r3
 800b1d6:	602a      	str	r2, [r5, #0]
 800b1d8:	e7ee      	b.n	800b1b8 <__swhatbuf_r+0x1c>
 800b1da:	2340      	movs	r3, #64	; 0x40
 800b1dc:	2000      	movs	r0, #0
 800b1de:	6023      	str	r3, [r4, #0]
 800b1e0:	b016      	add	sp, #88	; 0x58
 800b1e2:	bd70      	pop	{r4, r5, r6, pc}

0800b1e4 <__smakebuf_r>:
 800b1e4:	898b      	ldrh	r3, [r1, #12]
 800b1e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b1e8:	079d      	lsls	r5, r3, #30
 800b1ea:	4606      	mov	r6, r0
 800b1ec:	460c      	mov	r4, r1
 800b1ee:	d507      	bpl.n	800b200 <__smakebuf_r+0x1c>
 800b1f0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b1f4:	6023      	str	r3, [r4, #0]
 800b1f6:	6123      	str	r3, [r4, #16]
 800b1f8:	2301      	movs	r3, #1
 800b1fa:	6163      	str	r3, [r4, #20]
 800b1fc:	b002      	add	sp, #8
 800b1fe:	bd70      	pop	{r4, r5, r6, pc}
 800b200:	ab01      	add	r3, sp, #4
 800b202:	466a      	mov	r2, sp
 800b204:	f7ff ffca 	bl	800b19c <__swhatbuf_r>
 800b208:	9900      	ldr	r1, [sp, #0]
 800b20a:	4605      	mov	r5, r0
 800b20c:	4630      	mov	r0, r6
 800b20e:	f7ff fae1 	bl	800a7d4 <_malloc_r>
 800b212:	b948      	cbnz	r0, 800b228 <__smakebuf_r+0x44>
 800b214:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b218:	059a      	lsls	r2, r3, #22
 800b21a:	d4ef      	bmi.n	800b1fc <__smakebuf_r+0x18>
 800b21c:	f023 0303 	bic.w	r3, r3, #3
 800b220:	f043 0302 	orr.w	r3, r3, #2
 800b224:	81a3      	strh	r3, [r4, #12]
 800b226:	e7e3      	b.n	800b1f0 <__smakebuf_r+0xc>
 800b228:	4b0d      	ldr	r3, [pc, #52]	; (800b260 <__smakebuf_r+0x7c>)
 800b22a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b22c:	89a3      	ldrh	r3, [r4, #12]
 800b22e:	6020      	str	r0, [r4, #0]
 800b230:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b234:	81a3      	strh	r3, [r4, #12]
 800b236:	9b00      	ldr	r3, [sp, #0]
 800b238:	6163      	str	r3, [r4, #20]
 800b23a:	9b01      	ldr	r3, [sp, #4]
 800b23c:	6120      	str	r0, [r4, #16]
 800b23e:	b15b      	cbz	r3, 800b258 <__smakebuf_r+0x74>
 800b240:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b244:	4630      	mov	r0, r6
 800b246:	f000 f893 	bl	800b370 <_isatty_r>
 800b24a:	b128      	cbz	r0, 800b258 <__smakebuf_r+0x74>
 800b24c:	89a3      	ldrh	r3, [r4, #12]
 800b24e:	f023 0303 	bic.w	r3, r3, #3
 800b252:	f043 0301 	orr.w	r3, r3, #1
 800b256:	81a3      	strh	r3, [r4, #12]
 800b258:	89a3      	ldrh	r3, [r4, #12]
 800b25a:	431d      	orrs	r5, r3
 800b25c:	81a5      	strh	r5, [r4, #12]
 800b25e:	e7cd      	b.n	800b1fc <__smakebuf_r+0x18>
 800b260:	08009fd9 	.word	0x08009fd9

0800b264 <__ascii_mbtowc>:
 800b264:	b082      	sub	sp, #8
 800b266:	b901      	cbnz	r1, 800b26a <__ascii_mbtowc+0x6>
 800b268:	a901      	add	r1, sp, #4
 800b26a:	b142      	cbz	r2, 800b27e <__ascii_mbtowc+0x1a>
 800b26c:	b14b      	cbz	r3, 800b282 <__ascii_mbtowc+0x1e>
 800b26e:	7813      	ldrb	r3, [r2, #0]
 800b270:	600b      	str	r3, [r1, #0]
 800b272:	7812      	ldrb	r2, [r2, #0]
 800b274:	1c10      	adds	r0, r2, #0
 800b276:	bf18      	it	ne
 800b278:	2001      	movne	r0, #1
 800b27a:	b002      	add	sp, #8
 800b27c:	4770      	bx	lr
 800b27e:	4610      	mov	r0, r2
 800b280:	e7fb      	b.n	800b27a <__ascii_mbtowc+0x16>
 800b282:	f06f 0001 	mvn.w	r0, #1
 800b286:	e7f8      	b.n	800b27a <__ascii_mbtowc+0x16>

0800b288 <memmove>:
 800b288:	4288      	cmp	r0, r1
 800b28a:	b510      	push	{r4, lr}
 800b28c:	eb01 0302 	add.w	r3, r1, r2
 800b290:	d807      	bhi.n	800b2a2 <memmove+0x1a>
 800b292:	1e42      	subs	r2, r0, #1
 800b294:	4299      	cmp	r1, r3
 800b296:	d00a      	beq.n	800b2ae <memmove+0x26>
 800b298:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b29c:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b2a0:	e7f8      	b.n	800b294 <memmove+0xc>
 800b2a2:	4283      	cmp	r3, r0
 800b2a4:	d9f5      	bls.n	800b292 <memmove+0xa>
 800b2a6:	1881      	adds	r1, r0, r2
 800b2a8:	1ad2      	subs	r2, r2, r3
 800b2aa:	42d3      	cmn	r3, r2
 800b2ac:	d100      	bne.n	800b2b0 <memmove+0x28>
 800b2ae:	bd10      	pop	{r4, pc}
 800b2b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b2b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b2b8:	e7f7      	b.n	800b2aa <memmove+0x22>

0800b2ba <__malloc_lock>:
 800b2ba:	4770      	bx	lr

0800b2bc <__malloc_unlock>:
 800b2bc:	4770      	bx	lr

0800b2be <_realloc_r>:
 800b2be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2c0:	4607      	mov	r7, r0
 800b2c2:	4614      	mov	r4, r2
 800b2c4:	460e      	mov	r6, r1
 800b2c6:	b921      	cbnz	r1, 800b2d2 <_realloc_r+0x14>
 800b2c8:	4611      	mov	r1, r2
 800b2ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b2ce:	f7ff ba81 	b.w	800a7d4 <_malloc_r>
 800b2d2:	b922      	cbnz	r2, 800b2de <_realloc_r+0x20>
 800b2d4:	f7ff fa30 	bl	800a738 <_free_r>
 800b2d8:	4625      	mov	r5, r4
 800b2da:	4628      	mov	r0, r5
 800b2dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b2de:	f000 f857 	bl	800b390 <_malloc_usable_size_r>
 800b2e2:	42a0      	cmp	r0, r4
 800b2e4:	d20f      	bcs.n	800b306 <_realloc_r+0x48>
 800b2e6:	4621      	mov	r1, r4
 800b2e8:	4638      	mov	r0, r7
 800b2ea:	f7ff fa73 	bl	800a7d4 <_malloc_r>
 800b2ee:	4605      	mov	r5, r0
 800b2f0:	2800      	cmp	r0, #0
 800b2f2:	d0f2      	beq.n	800b2da <_realloc_r+0x1c>
 800b2f4:	4631      	mov	r1, r6
 800b2f6:	4622      	mov	r2, r4
 800b2f8:	f7fe ff2a 	bl	800a150 <memcpy>
 800b2fc:	4631      	mov	r1, r6
 800b2fe:	4638      	mov	r0, r7
 800b300:	f7ff fa1a 	bl	800a738 <_free_r>
 800b304:	e7e9      	b.n	800b2da <_realloc_r+0x1c>
 800b306:	4635      	mov	r5, r6
 800b308:	e7e7      	b.n	800b2da <_realloc_r+0x1c>
	...

0800b30c <_read_r>:
 800b30c:	b538      	push	{r3, r4, r5, lr}
 800b30e:	4c07      	ldr	r4, [pc, #28]	; (800b32c <_read_r+0x20>)
 800b310:	4605      	mov	r5, r0
 800b312:	4608      	mov	r0, r1
 800b314:	4611      	mov	r1, r2
 800b316:	2200      	movs	r2, #0
 800b318:	6022      	str	r2, [r4, #0]
 800b31a:	461a      	mov	r2, r3
 800b31c:	f7f6 fb5c 	bl	80019d8 <_read>
 800b320:	1c43      	adds	r3, r0, #1
 800b322:	d102      	bne.n	800b32a <_read_r+0x1e>
 800b324:	6823      	ldr	r3, [r4, #0]
 800b326:	b103      	cbz	r3, 800b32a <_read_r+0x1e>
 800b328:	602b      	str	r3, [r5, #0]
 800b32a:	bd38      	pop	{r3, r4, r5, pc}
 800b32c:	20000994 	.word	0x20000994

0800b330 <__ascii_wctomb>:
 800b330:	b149      	cbz	r1, 800b346 <__ascii_wctomb+0x16>
 800b332:	2aff      	cmp	r2, #255	; 0xff
 800b334:	bf85      	ittet	hi
 800b336:	238a      	movhi	r3, #138	; 0x8a
 800b338:	6003      	strhi	r3, [r0, #0]
 800b33a:	700a      	strbls	r2, [r1, #0]
 800b33c:	f04f 30ff 	movhi.w	r0, #4294967295
 800b340:	bf98      	it	ls
 800b342:	2001      	movls	r0, #1
 800b344:	4770      	bx	lr
 800b346:	4608      	mov	r0, r1
 800b348:	4770      	bx	lr
	...

0800b34c <_fstat_r>:
 800b34c:	b538      	push	{r3, r4, r5, lr}
 800b34e:	4c07      	ldr	r4, [pc, #28]	; (800b36c <_fstat_r+0x20>)
 800b350:	2300      	movs	r3, #0
 800b352:	4605      	mov	r5, r0
 800b354:	4608      	mov	r0, r1
 800b356:	4611      	mov	r1, r2
 800b358:	6023      	str	r3, [r4, #0]
 800b35a:	f7f6 fb82 	bl	8001a62 <_fstat>
 800b35e:	1c43      	adds	r3, r0, #1
 800b360:	d102      	bne.n	800b368 <_fstat_r+0x1c>
 800b362:	6823      	ldr	r3, [r4, #0]
 800b364:	b103      	cbz	r3, 800b368 <_fstat_r+0x1c>
 800b366:	602b      	str	r3, [r5, #0]
 800b368:	bd38      	pop	{r3, r4, r5, pc}
 800b36a:	bf00      	nop
 800b36c:	20000994 	.word	0x20000994

0800b370 <_isatty_r>:
 800b370:	b538      	push	{r3, r4, r5, lr}
 800b372:	4c06      	ldr	r4, [pc, #24]	; (800b38c <_isatty_r+0x1c>)
 800b374:	2300      	movs	r3, #0
 800b376:	4605      	mov	r5, r0
 800b378:	4608      	mov	r0, r1
 800b37a:	6023      	str	r3, [r4, #0]
 800b37c:	f7f6 fb81 	bl	8001a82 <_isatty>
 800b380:	1c43      	adds	r3, r0, #1
 800b382:	d102      	bne.n	800b38a <_isatty_r+0x1a>
 800b384:	6823      	ldr	r3, [r4, #0]
 800b386:	b103      	cbz	r3, 800b38a <_isatty_r+0x1a>
 800b388:	602b      	str	r3, [r5, #0]
 800b38a:	bd38      	pop	{r3, r4, r5, pc}
 800b38c:	20000994 	.word	0x20000994

0800b390 <_malloc_usable_size_r>:
 800b390:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b394:	1f18      	subs	r0, r3, #4
 800b396:	2b00      	cmp	r3, #0
 800b398:	bfbc      	itt	lt
 800b39a:	580b      	ldrlt	r3, [r1, r0]
 800b39c:	18c0      	addlt	r0, r0, r3
 800b39e:	4770      	bx	lr

0800b3a0 <_init>:
 800b3a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3a2:	bf00      	nop
 800b3a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3a6:	bc08      	pop	{r3}
 800b3a8:	469e      	mov	lr, r3
 800b3aa:	4770      	bx	lr

0800b3ac <_fini>:
 800b3ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ae:	bf00      	nop
 800b3b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3b2:	bc08      	pop	{r3}
 800b3b4:	469e      	mov	lr, r3
 800b3b6:	4770      	bx	lr
