
---------- Begin Simulation Statistics ----------
simSeconds                                   0.051290                       # Number of seconds simulated (Second)
simTicks                                  51289654000                       # Number of ticks simulated (Tick)
finalTick                                 51289654000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    183.73                       # Real time elapsed on the host (Second)
hostTickRate                                279155104                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639680                       # Number of bytes of host memory used (Byte)
simInsts                                     46698355                       # Number of instructions simulated (Count)
simOps                                       83201955                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   254166                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     452844                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           74536                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.023425                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.391962                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       74273     99.65%     99.65% |         184      0.25%     99.89% |          74      0.10%     99.99% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             74536                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     27812044                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.342253                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.233443                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.701316                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20564334     73.94%     73.94% |     6774839     24.36%     98.30% |      433502      1.56%     99.86% |       12955      0.05%     99.91% |       10140      0.04%     99.94% |       10528      0.04%     99.98% |        2909      0.01%     99.99% |        1565      0.01%    100.00% |        1272      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     27812044                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28100980                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.118717                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.013024                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.282411                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28073773     99.90%     99.90% |       23928      0.09%     99.99% |        2532      0.01%    100.00% |         319      0.00%    100.00% |         290      0.00%    100.00% |         102      0.00%    100.00% |          18      0.00%    100.00% |          17      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28100980                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28063456                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.010741                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.007194                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.204484                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28063275    100.00%    100.00% |          99      0.00%    100.00% |          70      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28063456                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        37524                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    81.872162                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    75.883332                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    38.826971                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       10399     27.71%     27.71% |       23852     63.56%     91.28% |        2527      6.73%     98.01% |         318      0.85%     98.86% |         290      0.77%     99.63% |         102      0.27%     99.90% |          18      0.05%     99.95% |          17      0.05%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        37524                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        37524                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000906                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.070777                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       37517     99.98%     99.98% |           0      0.00%     99.98% |           2      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         37524                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        37012                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.046255                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.550711                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       36754     99.30%     99.30% |         179      0.48%     99.79% |          74      0.20%     99.99% |           2      0.01%     99.99% |           1      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         37012                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         8933770      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8215972      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       10951239      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           37524      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        37013      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        37012      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         14760      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2071      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        20694      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8919010      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8213901      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10930545      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        37013      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        37012      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        16830      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        20694      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         37524      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         37012      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        37524      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        37012      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        37524      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        37012      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        37524      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        37012      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        37524                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    81.872162                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    75.883332                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    38.826971                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       10399     27.71%     27.71% |       23852     63.56%     91.28% |        2527      6.73%     98.01% |         318      0.85%     98.86% |         290      0.77%     99.63% |         102      0.27%     99.90% |          18      0.05%     99.95% |          17      0.05%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        37524                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        37523                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8933770                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.133442                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.007215                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.675580                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8924902     99.90%     99.90% |        7347      0.08%     99.98% |        1157      0.01%    100.00% |         171      0.00%    100.00% |         133      0.00%    100.00% |          39      0.00%    100.00% |          12      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8933770                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8919010                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000665                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000050                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.209665                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8918923    100.00%    100.00% |          47      0.00%    100.00% |          36      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8919010                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        14760                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    81.366260                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    75.248846                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    41.263888                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        5932     40.19%     40.19% |        7309     49.52%     89.71% |        1155      7.83%     97.53% |         171      1.16%     98.69% |         133      0.90%     99.59% |          39      0.26%     99.86% |          12      0.08%     99.94% |           9      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        14760                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10484967                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.174258                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019209                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     3.950750                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10467591     99.83%     99.83% |       15849      0.15%     99.99% |        1191      0.01%    100.00% |         132      0.00%    100.00% |         139      0.00%    100.00% |          54      0.00%    100.00% |           3      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10484967                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10464691                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.015454                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.010695                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.149958                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10464670    100.00%    100.00% |           1      0.00%    100.00% |           6      0.00%    100.00% |           5      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10464691                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        20276                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.135184                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    77.337591                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.457581                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2909     14.35%     14.35% |       15840     78.12%     92.47% |        1191      5.87%     98.34% |         132      0.65%     98.99% |         139      0.69%     99.68% |          54      0.27%     99.95% |           3      0.01%     99.96% |           7      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        20276                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8215971                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.018754                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.001103                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.334446                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8215241     99.99%     99.99% |         556      0.01%    100.00% |         137      0.00%    100.00% |          11      0.00%    100.00% |          15      0.00%    100.00% |           7      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8215971                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8213901                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000644                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000043                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.225379                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8213828    100.00%    100.00% |          40      0.00%    100.00% |          25      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8213901                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2070                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.880193                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.840510                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.252785                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1373     66.33%     66.33% |         527     25.46%     91.79% |         134      6.47%     98.26% |          10      0.48%     98.74% |          15      0.72%     99.47% |           7      0.34%     99.81% |           3      0.14%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2070                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466272                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.349064                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215120                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.796570                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466039     99.95%     99.95% |         176      0.04%     99.99% |          47      0.01%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466272                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       465854                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.275801                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210616                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.449446                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      465853    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       465854                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          418                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           83                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    76.190547                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    42.782591                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         185     44.26%     44.26% |         176     42.11%     86.36% |          47     11.24%     97.61% |           5      1.20%     98.80% |           3      0.72%     99.52% |           2      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          418                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        14760                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    81.366260                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    75.248846                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    41.263888                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        5932     40.19%     40.19% |        7309     49.52%     89.71% |        1155      7.83%     97.53% |         171      1.16%     98.69% |         133      0.90%     99.59% |          39      0.26%     99.86% |          12      0.08%     99.94% |           9      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        14760                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        20276                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.135184                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    77.337591                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.457581                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2909     14.35%     14.35% |       15840     78.12%     92.47% |        1191      5.87%     98.34% |         132      0.65%     98.99% |         139      0.69%     99.68% |          54      0.27%     99.95% |           3      0.01%     99.96% |           7      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        20276                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2070                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.880193                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.840510                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.252785                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1373     66.33%     66.33% |         527     25.46%     91.79% |         134      6.47%     98.26% |          10      0.48%     98.74% |          15      0.72%     99.47% |           7      0.34%     99.81% |           3      0.14%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2070                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          418                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           83                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    76.190547                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    42.782591                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         185     44.26%     44.26% |         176     42.11%     86.36% |          47     11.24%     97.61% |           5      1.20%     98.80% |           3      0.72%     99.52% |           2      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          418                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        74536                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.023425                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.391962                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3        74273     99.65%     99.65% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          184      0.25%     99.89% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11           74      0.10%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        74536                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28063456                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        37525                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28100981                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000722                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.365824                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.548312                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1000.974349                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.002907                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999883                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000732                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.020024                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000722                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.813159                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001453                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10007.332551                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001453                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.003665                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000732                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998655                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.001814                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998674                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         75048                       (Unspecified)
system.caches.network.msg_byte.Control         600384                       (Unspecified)
system.caches.network.msg_count.Data            74025                       (Unspecified)
system.caches.network.msg_byte.Data           5329800                       (Unspecified)
system.caches.network.msg_count.Response_Data        75048                       (Unspecified)
system.caches.network.msg_byte.Response_Data      5403456                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        74024                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       592192                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001453                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  8007.333136                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000722                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.739779                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000732                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.022987                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.363310                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        37524                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       300192                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        37013                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      2664936                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        37524                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      2701728                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        37012                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       296096                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000722                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.552821                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000732                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.021525                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.004717                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7007.333370                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.365306                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        37524                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      2701728                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        37012                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       296096                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.361315                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        37524                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       300192                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        37013                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      2664936                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.363309                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        37524                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       300192                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        37012                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      2664864                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        37524                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      2701728                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        37012                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       296096                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001453                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9007.332863                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000738                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.926698                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000732                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.024410                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.361313                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        37524                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       300192                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        37012                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      2664864                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.365306                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        37524                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      2701728                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        37012                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       296096                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         51289655                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        95181860                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917743                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       92150968                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2172                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12897628                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15346252                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 103                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            51227970                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.798841                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.043564                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  20959837     40.91%     40.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8353534     16.31%     57.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5263286     10.27%     67.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5686653     11.10%     78.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3407153      6.65%     85.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4005846      7.82%     93.07% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2525377      4.93%     98.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    809473      1.58%     99.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    216811      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              51227970                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   62624     10.95%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     10.95% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     53      0.01%     10.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     10.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    869      0.15%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   40      0.01%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 501220     87.63%     98.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6776      1.18%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               213      0.04%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              174      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1593861      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      53666957     58.24%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1913      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37225      0.04%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1842210      2.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262384      0.28%     62.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7052      0.01%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275341      0.30%     62.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14711      0.02%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406502      0.44%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1073      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       524290      0.57%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393262      0.43%     64.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       393216      0.43%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19043321     20.67%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9593504     10.41%     95.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2377824      2.58%     98.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1323091      1.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       92150968                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.796677                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              571975                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006207                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                217570165                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                99698246                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        82226252                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  18533883                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9301798                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9263542                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    81861539                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      9267543                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        148961                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2021132                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        24706                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   96099603                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      796                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22236609                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11311193                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917741                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10844                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         9525                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3310                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72570                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75425                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   147995                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          91683231                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21299941                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    467732                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           32076439                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6891364                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10776498                       # Number of stores executed (Count)
system.cpu.numRate                           1.787558                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     91574568                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    91489794                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      66177179                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     108678202                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.783786                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.608928                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1461                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           61685                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    46698355                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83201955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.098318                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.098318                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.910483                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.910483                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  144618963                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  64314021                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9169917                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7409270                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19308950                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19679767                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  47011645                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835143                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22236609                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11311193                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7573408                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2206791                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7477471                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2755380                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146053                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4253695                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4251539                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999493                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592218                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            5984                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4043                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1941                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          541                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12890934                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            145788                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     49549657                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.679163                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.456960                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        22863602     46.14%     46.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11136415     22.48%     68.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4321846      8.72%     77.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3573638      7.21%     84.55% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          689701      1.39%     85.94% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1144486      2.31%     88.25% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          606227      1.22%     89.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1127598      2.28%     91.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4086144      8.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     49549657                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46698355                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83201955                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    28946256                       # Number of memory references committed (Count)
system.cpu.commit.loads                      18461107                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6243781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9250214                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    76581597                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585495                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587115      1.91%      1.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48127630     57.84%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1898      0.00%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34952      0.04%     59.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1839841      2.21%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262384      0.32%     62.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.32%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6468      0.01%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273245      0.33%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13122      0.02%     62.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404683      0.49%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          419      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       524288      0.63%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393216      0.47%     64.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.16%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       393216      0.47%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16087725     19.34%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9163534     11.01%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2373382      2.85%     98.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1321615      1.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83201955                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4086144                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  6350303                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              30335848                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13404077                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                988781                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 148961                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4194505                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   656                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               98108781                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2983                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8318658                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58000061                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7477471                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5847800                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      42742807                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  299192                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  479                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2831                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           34                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        13565                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8216531                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 41860                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           51227970                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.950080                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.130428                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 34867174     68.06%     68.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   799897      1.56%     69.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   906353      1.77%     71.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1406967      2.75%     74.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1297846      2.53%     76.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1180592      2.30%     78.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1482438      2.89%     81.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1217476      2.38%     84.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8069227     15.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             51227970                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.145789                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.130834                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    10891854                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3775497                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                12799                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3310                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 826043                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    961                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.661556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.111895                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               18419135     99.77%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  473      0.00%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 1285      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2120      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 3934      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                12497      0.07%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 2924      0.02%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 5881      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 6009      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1827      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                351      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                329      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                307      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                578      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                643      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                699      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                532      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                309      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                247      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                181      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 88      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 28      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 46      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 54      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 37      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 56      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 84      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              326      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              501                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                21297806                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10776501                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7595                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       752                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8216935                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       622                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 148961                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7033216                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2153471                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       25924354                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13655504                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2312464                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               97382683                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10900                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 238989                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 564263                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  27068                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              65                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           102332304                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   238225639                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                156490302                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9198475                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              84401427                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 17930859                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  917881                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              917855                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7610735                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        141548316                       # The number of ROB reads (Count)
system.cpu.rob.writes                       193864422                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46698355                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83201955                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     72896.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000685282500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2288                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2288                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               116648                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               34746                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        37524                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       37012                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      37524                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     37012                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    1635                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  37524                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 37012                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    30577                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     4122                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      959                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      155                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       45                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     176                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     179                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1864                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2193                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2299                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2315                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2325                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2330                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2324                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2330                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2437                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2376                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2323                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2304                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2290                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2288                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2290                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      17                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.684003                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.449719                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       9.774335                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15             776     33.92%     33.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31           1511     66.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::464-479            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2288                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2288                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.165647                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.156785                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.554120                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2094     91.52%     91.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                16      0.70%     92.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               172      7.52%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.22%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2288                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   104640                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2401536                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2368768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               46823010.34824684                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               46184129.06431383                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    51289593000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      688118.40                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      2296896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      2367168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 44782832.810687318444                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 46152933.689121790230                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        37524                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        37012                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   1626833250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1249550094500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     43354.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  33760674.77                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      2401536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2401536                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      2368768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2368768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        37524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            37524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        37012                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           37012                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     46823010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           46823010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     46184129                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          46184129                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1     93007139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          93007139                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 35889                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                36987                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          2739                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2599                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2226                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2108                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2142                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2085                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1924                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2014                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         2228                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         2953                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         2719                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1825                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2857                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2238                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          2683                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2325                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2376                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2196                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2022                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2095                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2127                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         2913                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2773                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1859                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1728                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                953914500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              179445000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1626833250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 26579.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            45329.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                10574                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               28975                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             29.46                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.34                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        33326                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   139.948869                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    96.589819                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   180.587098                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        22938     68.83%     68.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         5795     17.39%     86.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1969      5.91%     92.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          784      2.35%     94.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          441      1.32%     95.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          325      0.98%     96.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          281      0.84%     97.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          328      0.98%     98.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          465      1.40%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        33326                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                2296896                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             2367168                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                44.782833                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                46.152934                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.71                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.36                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                54.27                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        123914700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         65858430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       132061440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      100646820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4048633680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   8691236880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  12376291200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    25538643150                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    497.929722                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  32027175750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1712620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  17549858250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        114040080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         60613740                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       124186020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       92425320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4048633680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   8631926100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  12426237120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    25498062060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    497.138508                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  32159854750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1712620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  17417179250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  51289654000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001792                       # Number of seconds simulated (Second)
simTicks                                   1792316000                       # Number of ticks simulated (Tick)
finalTick                                 53081970000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      4.00                       # Real time elapsed on the host (Second)
hostTickRate                                448364349                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639680                       # Number of bytes of host memory used (Byte)
simInsts                                     47746939                       # Number of instructions simulated (Count)
simOps                                       85102518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 11944061                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   21288614                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          182233                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.019195                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.354900                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      181706     99.71%     99.71% |         369      0.20%     99.91% |         148      0.08%     99.99% |           4      0.00%    100.00% |           2      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            182233                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28241443                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.350375                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.239079                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.709055                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20746135     73.46%     73.46% |     6996260     24.77%     98.23% |      458996      1.63%     99.86% |       13636      0.05%     99.91% |       10142      0.04%     99.94% |       10528      0.04%     99.98% |        2909      0.01%     99.99% |        1565      0.01%    100.00% |        1272      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28241443                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28530570                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.244404                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.018259                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       5.310476                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28470840     99.79%     99.79% |       46439      0.16%     99.95% |       10513      0.04%     99.99% |        1368      0.00%    100.00% |         959      0.00%    100.00% |         262      0.00%    100.00% |         140      0.00%    100.00% |          32      0.00%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28530570                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28476466                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.059962                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.009661                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     2.251292                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28460284     99.94%     99.94% |       14768      0.05%    100.00% |         914      0.00%    100.00% |         202      0.00%    100.00% |         248      0.00%    100.00% |          40      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28476466                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        54104                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    98.321714                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    88.355086                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    52.552938                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       10556     19.51%     19.51% |       31671     58.54%     78.05% |        9599     17.74%     95.79% |        1166      2.16%     97.94% |         711      1.31%     99.26% |         222      0.41%     99.67% |         140      0.26%     99.93% |          26      0.05%     99.98% |           8      0.01%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        54104                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        91628                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000742                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.064055                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       91614     99.98%     99.98% |           0      0.00%     99.98% |           4      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |          10      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         91628                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        90605                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.037857                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.498487                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       90088     99.43%     99.43% |         359      0.40%     99.83% |         148      0.16%     99.99% |           4      0.00%     99.99% |           2      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         90605                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9099166      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8348939      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11082466      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           54104      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        53593      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        53593      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         31335      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2075      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        20695      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9067831      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8346864      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11061771      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        53593      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        53593      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        33409      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        20695      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         54105      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         53593      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        54105      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        53593      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        54105      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        53593      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        54105      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        53593      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        54104                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    98.321714                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    88.355086                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    52.552938                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       10556     19.51%     19.51% |       31671     58.54%     78.05% |        9599     17.74%     95.79% |        1166      2.16%     97.94% |         711      1.31%     99.26% |         222      0.41%     99.67% |         140      0.26%     99.93% |          26      0.05%     99.98% |           8      0.01%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        54104                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        91626                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9099166                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.378835                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.016116                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     7.276966                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9073599     99.72%     99.72% |       15415      0.17%     99.89% |        8250      0.09%     99.98% |        1022      0.01%     99.99% |         556      0.01%    100.00% |         160      0.00%    100.00% |         134      0.00%    100.00% |          18      0.00%    100.00% |           7      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9099166                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9067831                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.003348                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000189                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.557817                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9067512    100.00%    100.00% |         290      0.00%    100.00% |          23      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9067831                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        31335                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean   110.038743                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    98.297792                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    58.645715                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        6087     19.43%     19.43% |       15125     48.27%     67.69% |        8227     26.25%     93.95% |        1019      3.25%     97.20% |         554      1.77%     98.97% |         159      0.51%     99.48% |         134      0.43%     99.90% |          18      0.06%     99.96% |           7      0.02%     99.98% |           5      0.02%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        31335                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10616041                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.237497                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022381                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     4.702505                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10590792     99.76%     99.76% |       23034      0.22%     99.98% |        1633      0.02%     99.99% |         231      0.00%    100.00% |         261      0.00%    100.00% |          74      0.00%    100.00% |           3      0.00%    100.00% |          10      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10616041                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10595764                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.080771                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.013952                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     2.598573                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10587883     99.93%     99.93% |        7193      0.07%     99.99% |         442      0.00%    100.00% |          99      0.00%    100.00% |         122      0.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10595764                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        20277                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.134586                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    77.337265                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.456782                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2909     14.35%     14.35% |       15841     78.12%     92.47% |        1191      5.87%     98.34% |         132      0.65%     98.99% |         139      0.69%     99.68% |          54      0.27%     99.95% |           3      0.01%     99.96% |           7      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        20277                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8348938                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.100836                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.005396                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.172098                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8340257     99.90%     99.90% |        7814      0.09%     99.99% |         583      0.01%    100.00% |         110      0.00%    100.00% |         139      0.00%    100.00% |          26      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8348938                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8346864                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.083005                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.004348                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     2.891858                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8338882     99.90%     99.90% |        7285      0.09%     99.99% |         449      0.01%    100.00% |         100      0.00%    100.00% |         124      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8346864                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2074                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.864031                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    66.835032                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    41.215935                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1375     66.30%     66.30% |         529     25.51%     91.80% |         134      6.46%     98.26% |          10      0.48%     98.75% |          15      0.72%     99.47% |           7      0.34%     99.81% |           3      0.14%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2074                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466425                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.348956                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215047                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.796119                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466192     99.95%     99.95% |         176      0.04%     99.99% |          47      0.01%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466425                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       466007                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.275717                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210545                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.449404                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      466006    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       466007                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          418                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean           83                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    76.190547                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    42.782591                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         185     44.26%     44.26% |         176     42.11%     86.36% |          47     11.24%     97.61% |           5      1.20%     98.80% |           3      0.72%     99.52% |           2      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          418                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        31335                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean   110.038743                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    98.297792                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    58.645715                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        6087     19.43%     19.43% |       15125     48.27%     67.69% |        8227     26.25%     93.95% |        1019      3.25%     97.20% |         554      1.77%     98.97% |         159      0.51%     99.48% |         134      0.43%     99.90% |          18      0.06%     99.96% |           7      0.02%     99.98% |           5      0.02%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        31335                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        20277                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.134586                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    77.337265                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.456782                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2909     14.35%     14.35% |       15841     78.12%     92.47% |        1191      5.87%     98.34% |         132      0.65%     98.99% |         139      0.69%     99.68% |          54      0.27%     99.95% |           3      0.01%     99.96% |           7      0.03%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        20277                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2074                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.864031                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    66.835032                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    41.215935                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1375     66.30%     66.30% |         529     25.51%     91.80% |         134      6.46%     98.26% |          10      0.48%     98.75% |          15      0.72%     99.47% |           7      0.34%     99.81% |           3      0.14%     99.95% |           1      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2074                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          418                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean           83                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    76.190547                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    42.782591                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         185     44.26%     44.26% |         176     42.11%     86.36% |          47     11.24%     97.61% |           5      1.20%     98.80% |           3      0.72%     99.52% |           2      0.48%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          418                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       107697                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.016268                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.326768                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       107433     99.75%     99.75% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          185      0.17%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11           74      0.07%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            1      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       107697                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28476466                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        54105                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28530571                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001010                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.360254                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.577351                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1027.227098                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  53081970000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004058                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999887                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001019                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.019347                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001010                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.819468                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  53081970000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002029                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time 10002.065880                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002029                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.003542                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001019                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998700                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002594                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998719                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        108210                       (Unspecified)
system.caches.network.msg_byte.Control         865680                       (Unspecified)
system.caches.network.msg_count.Data           107186                       (Unspecified)
system.caches.network.msg_byte.Data           7717392                       (Unspecified)
system.caches.network.msg_count.Response_Data       108209                       (Unspecified)
system.caches.network.msg_byte.Response_Data      7791048                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       107186                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       857488                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.018502                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7851.352663                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.009251                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3000.200857                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.009251                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time         3000                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1792316000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     4.625426                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        54105                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       432840                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        53593                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      3858696                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        54104                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      3895488                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        53593                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       428744                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001010                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.540937                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001019                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.020798                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.006432                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  7002.066672                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  53081970000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     4.625328                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        54104                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      3895488                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        53593                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       428744                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     4.625524                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        54105                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       432840                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        53593                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      3858696                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     4.625482                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        54105                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       432840                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        53593                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      3858696                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        54105                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      3895560                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        53593                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       428744                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002029                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  9002.066182                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001026                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.902190                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001020                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.023586                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  53081970000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     4.625579                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        54105                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       432840                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        53593                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      3858696                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     4.625384                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        54105                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      3895560                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        53593                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       428744                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  53081970000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  53081970000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  53081970000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1792316                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1918282                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1915284                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                17718                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             11425                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1783062                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.074154                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.112705                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1303283     73.09%     73.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     90840      5.09%     78.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     66237      3.71%     81.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     42628      2.39%     84.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     90143      5.06%     89.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     42400      2.38%     91.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     81671      4.58%     96.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     25392      1.42%     97.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40468      2.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1783062                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   16240     32.84%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     32.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  33068     66.87%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     99.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               146      0.30%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        991521     51.77%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     51.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       132267      6.91%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65538      3.42%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        65537      3.42%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       330655     17.26%     82.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        66129      3.45%     86.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       198097     10.34%     96.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65538      3.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1915284                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.068608                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               49454                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.025821                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  4345353                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1267830                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1256485                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1317736                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   668178                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           657946                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1305798                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       658940                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           155                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2124                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         5294                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1918283                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       529208                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      132264                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         5394                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1915275                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        528749                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        14                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             660416                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         132262                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       131667                       # Number of stores executed (Count)
system.cpu.numRate                           1.068603                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1915023                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1914431                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1518065                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1772715                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.068133                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.856350                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             147                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            9254                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1048584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1900563                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.709273                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.709273                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.585044                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.585044                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2114395                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1058094                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      722394                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     592411                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      330650                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     264518                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    924942                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         529208                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        132264                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       200593                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        66550                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  132866                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             66433                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                66433                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   66429                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999940                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           17792                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1780783                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.067263                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.489454                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1419600     79.72%     79.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           41307      2.32%     82.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           48592      2.73%     84.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           74018      4.16%     88.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            8289      0.47%     89.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5            1651      0.09%     89.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     89.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.00%     89.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          187325     10.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1780783                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1048584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1900563                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      655364                       # Number of memory references committed (Count)
system.cpu.commit.loads                        524290                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     131075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     655360                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1507346                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       983055     51.72%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131072      6.90%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      3.45%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      3.45%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       327682     17.24%     82.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        65538      3.45%     86.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       196608     10.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65536      3.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1900563                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        187325                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                   743205                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                782911                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    207975                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 48816                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    155                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                66135                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1920137                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             811478                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1062863                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      132866                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              66430                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        971427                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                     314                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    132969                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     5                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1783062                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.080436                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.584981                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1508933     84.63%     84.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                        1      0.00%     84.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      106      0.01%     84.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    16345      0.92%     85.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      148      0.01%     85.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                      247      0.01%     85.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    58333      3.27%     88.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    66181      3.71%     92.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   132768      7.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1783062                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.074131                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.593011                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      330189                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    4918                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   1189                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.732209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            33.428974                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 475693     90.73%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   14      0.00%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   14      0.00%     90.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                    4      0.00%     90.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  317      0.06%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  287      0.05%     90.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  397      0.08%     90.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                21292      4.06%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                14677      2.80%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 89      0.02%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  5      0.00%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                223      0.04%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                116      0.02%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                286      0.05%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                655      0.12%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7147      1.36%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                352      0.07%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                194      0.04%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                230      0.04%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                260      0.05%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 98      0.02%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                145      0.03%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 60      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                432      0.08%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 41      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                216      0.04%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                257      0.05%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                102      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                185      0.04%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              502      0.10%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              606                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  528749                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  131667                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       256                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1792316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  132969                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1792316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1792316000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    155                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   767647                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    7418                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    232146                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                775696                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1918531                       # Number of instructions processed by rename (Count)
system.cpu.rename.LQFullEvents                 759441                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             1918528                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4101943                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2116786                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    728362                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1900559                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    17968                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    262069                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3509902                       # The number of ROB reads (Count)
system.cpu.rob.writes                         3839003                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1048584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1900563                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     32982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000183464500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1034                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1034                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                48570                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               15554                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        16581                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       16581                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      16581                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     16581                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     180                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  16581                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 16581                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    16183                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      217                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      13                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1024                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1042                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1036                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1036                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1037                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1035                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1038                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1034                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1034                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.854932                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.841835                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.611475                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11                 1      0.10%      0.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 2      0.19%      0.29% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                23      2.22%      2.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                17      1.64%      4.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                55      5.32%      9.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               915     88.49%     97.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                21      2.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1034                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1034                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.029014                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.027577                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.222477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1015     98.16%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 8      0.77%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                11      1.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1034                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    11520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1061184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1061184                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               592074165.49313855                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               592074165.49313855                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1792319000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       54047.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      1049664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      1060736                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 585646727.474396228790                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 591824209.570187449455                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        16581                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        16581                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    903685250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  45443760500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     54501.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2740712.89                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      1061184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1061184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      1061184                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1061184                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        16581                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            16581                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        16581                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           16581                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    592074165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          592074165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    592074165                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         592074165                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1184148331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1184148331                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 16401                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                16574                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1027                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1062                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1037                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1034                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1037                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1052                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          996                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          955                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1057                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1099                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1036                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                596166500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               82005000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           903685250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 36349.40                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            55099.40                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  288                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               15141                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              1.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            91.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        17544                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   120.269950                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    76.861751                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   215.282863                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        16102     91.78%     91.78% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          307      1.75%     93.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           50      0.28%     93.82% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           40      0.23%     94.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           50      0.28%     94.33% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           52      0.30%     94.62% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           63      0.36%     94.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           95      0.54%     95.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          785      4.47%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        17544                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1049664                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             1060736                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               585.646727                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               591.824210                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     9.20                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 4.58                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                4.62                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                46.79                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1792316000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         63338940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         33665445                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        58569420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       43357320                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 141367200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    479056500                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    284832960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     1104187785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    616.067582                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    673482750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     59800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1059033250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         61939500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         32914035                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        58533720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       43158960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 141367200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    464741520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    296887680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     1099542615                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    613.475869                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    710069750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     59800000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1022446250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1792316000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000758                       # Number of seconds simulated (Second)
simTicks                                    757963000                       # Number of ticks simulated (Tick)
finalTick                                 53839933000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.38                       # Real time elapsed on the host (Second)
hostTickRate                                318514444                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648896                       # Number of bytes of host memory used (Byte)
simInsts                                     48412043                       # Number of instructions simulated (Count)
simOps                                       86497559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 20343152                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   36346923                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          307957                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.017645                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.340517                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      307140     99.73%     99.73% |         571      0.19%     99.92% |         230      0.07%     99.99% |           6      0.00%    100.00% |           4      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            307957                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28527099                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.370455                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.248433                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.765625                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20830733     73.02%     73.02% |     7089617     24.85%     97.87% |      509018      1.78%     99.66% |       54808      0.19%     99.85% |       26624      0.09%     99.94% |       10545      0.04%     99.98% |        2917      0.01%     99.99% |        1565      0.01%    100.00% |        1272      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28527099                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28816256                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.263226                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.019405                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       5.459720                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28755015     99.79%     99.79% |       47253      0.16%     99.95% |       11013      0.04%     99.99% |        1464      0.01%     99.99% |        1023      0.00%    100.00% |         295      0.00%    100.00% |         141      0.00%    100.00% |          35      0.00%    100.00% |          12      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28816256                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28753138                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.059425                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.009571                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     2.241190                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28736949     99.94%     99.94% |       14773      0.05%    100.00% |         916      0.00%    100.00% |         202      0.00%    100.00% |         248      0.00%    100.00% |          40      0.00%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28753138                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        63118                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    94.104344                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    84.360672                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    51.792225                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       18066     28.62%     28.62% |       32480     51.46%     80.08% |       10097     16.00%     96.08% |        1262      2.00%     98.08% |         775      1.23%     99.31% |         255      0.40%     99.71% |         141      0.22%     99.93% |          29      0.05%     99.98% |           8      0.01%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        63118                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       154746                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.000737                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.064507                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      154723     99.99%     99.99% |           0      0.00%     99.99% |           6      0.00%     99.99% |           0      0.00%     99.99% |           1      0.00%     99.99% |           0      0.00%     99.99% |          15      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        154746                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       153211                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.034723                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.477790                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      152411     99.48%     99.48% |         555      0.36%     99.84% |         229      0.15%     99.99% |           6      0.00%     99.99% |           4      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        153211                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9118547      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8482540      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11215170      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           63118      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        62607      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        62606      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         39782      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         2578      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        20759      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9078765      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8479962      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11194411      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        62607      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        62606      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        42359      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        20759      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         63118      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         62607      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        63118      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        62606      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        63118      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        62607      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        63118      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        62606      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        63118                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    94.104344                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    84.360672                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    51.792225                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       18066     28.62%     28.62% |       32480     51.46%     80.08% |       10097     16.00%     96.08% |        1262      2.00%     98.08% |         775      1.23%     99.31% |         255      0.40%     99.71% |         141      0.22%     99.93% |          29      0.05%     99.98% |           8      0.01%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        63118                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       154743                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9118547                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.440453                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.020002                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     7.637527                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9091683     99.71%     99.71% |       16075      0.18%     99.88% |        8700      0.10%     99.98% |        1113      0.01%     99.99% |         617      0.01%    100.00% |         192      0.00%    100.00% |         135      0.00%    100.00% |          20      0.00%    100.00% |           7      0.00%    100.00% |           5      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9118547                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9078765                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.003415                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000194                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.562784                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9078442    100.00%    100.00% |         293      0.00%    100.00% |          24      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9078765                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        39782                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean   101.178121                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    89.594878                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    57.506640                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       13241     33.28%     33.28% |       15782     39.67%     72.96% |        8676     21.81%     94.76% |        1110      2.79%     97.55% |         615      1.55%     99.10% |         191      0.48%     99.58% |         135      0.34%     99.92% |          20      0.05%     99.97% |           7      0.02%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        39782                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748628                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.235094                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.022129                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     4.681355                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10723346     99.76%     99.76% |       23052      0.21%     99.98% |        1645      0.02%     99.99% |         233      0.00%    100.00% |         261      0.00%    100.00% |          74      0.00%    100.00% |           3      0.00%    100.00% |          11      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748628                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10728293                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.079781                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.013781                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     2.582520                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10720412     99.93%     99.93% |        7193      0.07%     99.99% |         442      0.00%    100.00% |          99      0.00%    100.00% |         122      0.00%    100.00% |          20      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10728293                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        20335                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    83.174871                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    77.353027                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    36.584206                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        2934     14.43%     14.43% |       15859     77.99%     92.42% |        1203      5.92%     98.33% |         134      0.66%     98.99% |         139      0.68%     99.68% |          54      0.27%     99.94% |           3      0.01%     99.96% |           8      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        20335                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8482539                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.103566                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.005565                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     3.207664                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8473682     99.90%     99.90% |        7946      0.09%     99.99% |         620      0.01%    100.00% |         113      0.00%    100.00% |         142      0.00%    100.00% |          27      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8482539                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8479962                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.081731                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.004282                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     2.869670                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8471979     99.91%     99.91% |        7285      0.09%     99.99% |         450      0.01%    100.00% |         100      0.00%    100.00% |         124      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8479962                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         2577                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    72.956927                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    67.135976                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    40.071443                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        1703     66.08%     66.08% |         661     25.65%     91.73% |         170      6.60%     98.33% |          13      0.50%     98.84% |          18      0.70%     99.53% |           8      0.31%     99.84% |           3      0.12%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         2577                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466542                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.350378                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215092                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.823606                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466304     99.95%     99.95% |         180      0.04%     99.99% |          48      0.01%    100.00% |           5      0.00%    100.00% |           3      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466542                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       466118                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.276005                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210525                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.478337                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      466115    100.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       466118                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          424                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    83.110849                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    76.273642                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    42.832396                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         188     44.34%     44.34% |         178     41.98%     86.32% |          48     11.32%     97.64% |           5      1.18%     98.82% |           3      0.71%     99.53% |           2      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          424                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        39782                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean   101.178121                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    89.594878                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    57.506640                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       13241     33.28%     33.28% |       15782     39.67%     72.96% |        8676     21.81%     94.76% |        1110      2.79%     97.55% |         615      1.55%     99.10% |         191      0.48%     99.58% |         135      0.34%     99.92% |          20      0.05%     99.97% |           7      0.02%     99.99% |           5      0.01%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        39782                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        20335                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    83.174871                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    77.353027                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    36.584206                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        2934     14.43%     14.43% |       15859     77.99%     92.42% |        1203      5.92%     98.33% |         134      0.66%     98.99% |         139      0.68%     99.68% |          54      0.27%     99.94% |           3      0.01%     99.96% |           8      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        20335                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         2577                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    72.956927                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    67.135976                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    40.071443                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        1703     66.08%     66.08% |         661     25.65%     91.73% |         170      6.60%     98.33% |          13      0.50%     98.84% |          18      0.70%     99.53% |           8      0.31%     99.84% |           3      0.12%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         2577                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          424                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    83.110849                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    76.273642                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    42.832396                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         188     44.34%     44.34% |         178     41.98%     86.32% |          48     11.32%     97.64% |           5      1.18%     98.82% |           3      0.71%     99.53% |           2      0.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          424                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       125724                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.015399                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.318507                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       125434     99.77%     99.77% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          202      0.16%     99.93% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11           82      0.07%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::20-23            2      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       125724                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28753138                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        63119                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28816257                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001163                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5000.407504                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.574565                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1027.051724                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  53839933000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004670                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999889                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001172                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.028473                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001163                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.822009                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  53839933000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002335                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9999.947140                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002335                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.003492                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001172                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998718                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002939                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998737                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        126238                       (Unspecified)
system.caches.network.msg_byte.Control        1009904                       (Unspecified)
system.caches.network.msg_count.Data           125214                       (Unspecified)
system.caches.network.msg_byte.Data           9015408                       (Unspecified)
system.caches.network.msg_count.Response_Data       126236                       (Unspecified)
system.caches.network.msg_byte.Response_Data      9088992                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       125212                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      1001696                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.023785                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7851.561356                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.011891                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3003.716540                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.011892                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.667579                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    757963000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.946168                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        63119                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       504952                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        62607                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      4507704                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        63118                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      4544496                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        62606                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       500848                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001163                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4000.585643                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001172                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.029903                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007375                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6999.947845                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  53839933000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.946135                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        63118                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      4544496                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        62606                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       500848                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.946201                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        63119                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       504952                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        62607                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      4507704                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.946102                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        63119                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       504952                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        62607                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      4507704                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        63118                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      4544496                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        62606                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       500848                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002335                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8999.947362                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001180                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2000.941810                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001173                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.032652                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  53839933000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.946201                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        63119                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       504952                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        62607                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      4507704                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.946003                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        63118                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      4544496                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        62606                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       500848                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  53839933000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  53839933000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  53839933000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           757963                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1406297                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       28                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1403633                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     64                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                11300                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             12328                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              742655                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.890020                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.394652                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    382444     51.50%     51.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     67433      9.08%     60.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     42341      5.70%     66.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     33874      4.56%     70.84% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     66599      8.97%     79.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     50140      6.75%     86.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     74468     10.03%     96.59% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     16856      2.27%     98.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8500      1.14%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                742655                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     236     68.80%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     68.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.58%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     69.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 1      0.29%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     69.68% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     62     18.08%     87.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    19      5.54%     93.29% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                15      4.37%     97.67% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                8      2.33%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          959      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        740554     52.76%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           19      0.00%     52.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           150      0.01%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       131163      9.34%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           48      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           74      0.01%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          113      0.01%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           18      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65541      4.67%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       200530     14.29%     81.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        67357      4.80%     85.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       131299      9.35%     95.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65742      4.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1403633                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.851849                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 343                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000244                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2762125                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1023075                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1008328                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    788203                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   394586                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           394015                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1008903                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       394114                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           688                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           2607                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          372                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1406325                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       76                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       332079                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      133299                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        28                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            19                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          340                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 43                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 79                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             639                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      718                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1403039                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        331698                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       594                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             464728                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         133816                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133030                       # Number of stores executed (Count)
system.cpu.numRate                           1.851065                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1402746                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1402343                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        992708                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1134467                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.850147                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.875044                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             339                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           15308                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      665104                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1395041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.139616                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.139616                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.877489                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.877489                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1610243                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    807034                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      262995                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     328209                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      340264                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     270006                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    733084                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       27                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         332079                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        133299                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       204908                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        73760                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  135186                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             68433                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               537                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                67206                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   66709                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992605                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     231                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             420                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           75                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           11215                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               621                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       740677                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.883467                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.057677                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          464968     62.78%     62.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           75229     10.16%     72.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             892      0.12%     73.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9222      1.25%     74.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           57793      7.80%     82.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             307      0.04%     82.14% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             148      0.02%     82.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             177      0.02%     82.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          131941     17.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       740677                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               665104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1395041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      462975                       # Number of memory references committed (Count)
system.cpu.commit.loads                        330386                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     133169                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     393860                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1197959                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          228      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       734773     52.67%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          139      0.01%     52.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131124      9.40%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           14      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           45      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           97      0.01%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            5      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      4.70%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       199157     14.28%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        66890      4.79%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       131229      9.41%     95.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65699      4.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1395041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        131941                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                    88433                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                459813                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    176971                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 16750                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    688                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                66791                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   157                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1409050                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   711                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             145336                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         674016                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      135186                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              66954                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        594441                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1688                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  264                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1768                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                    133716                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   339                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             742655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.900857                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.178009                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   532314     71.68%     71.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      279      0.04%     71.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8457      1.14%     72.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     8528      1.15%     74.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      419      0.06%     74.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    57744      7.78%     81.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      208      0.03%     81.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      388      0.05%     81.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   134318     18.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               742655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.178354                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.889247                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      262396                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1698                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  43                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    712                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      3                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.711843                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            26.503383                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 272767     82.56%     82.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    5      0.00%     82.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    3      0.00%     82.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14219      4.30%     86.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14707      4.45%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                22318      6.76%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1487      0.45%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  535      0.16%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   63      0.02%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   49      0.01%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  9      0.00%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 83      0.03%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                217      0.07%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                574      0.17%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                561      0.17%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                669      0.20%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                449      0.14%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                370      0.11%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                292      0.09%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                205      0.06%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                123      0.04%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 22      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  3      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  3      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 39      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 78      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                101      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 80      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 73      0.02%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              282      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              473                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  331683                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133030                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       203                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    757963000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  133992                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       312                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    757963000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    757963000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    688                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    96968                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    3627                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            395                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    185134                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                455843                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1408108                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    306                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 446838                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    391                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1411577                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     2962278                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1618873                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    263359                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1397598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    13984                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  28                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    132459                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2014537                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2814482                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   665104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1395041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     18015.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000018432500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           562                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           562                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                26382                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                8457                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         9013                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        9014                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       9013                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      9014                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      12                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   9013                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  9014                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8632                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      237                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       86                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       30                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       11                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        4                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       6                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      11                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     533                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     552                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     559                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     558                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     568                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     571                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     570                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     568                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     567                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     565                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     563                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     562                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          562                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       16.016014                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      16.012172                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.345214                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.18%      0.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 1      0.18%      0.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 1      0.18%      0.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                 4      0.71%      1.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               536     95.37%     96.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                18      3.20%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::20                 1      0.18%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            562                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          562                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.037367                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.035209                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.274318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               551     98.04%     98.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 2      0.36%     98.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 8      1.42%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.18%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            562                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      768                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   576832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                576896                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               761029232.29761875                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               761113669.13688409                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      758011000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       42048.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       576064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       576832                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 760015990.226435899734                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 761029232.297618746758                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         9013                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         9014                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    273259750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  18777171250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     30318.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2083111.96                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       576832                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          576832                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       576896                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       576896                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         9013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             9013                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         9014                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            9014                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    761029232                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          761029232                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    761113669                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         761113669                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1522142901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1522142901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9001                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9013                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           585                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           591                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           572                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           548                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           611                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           573                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          554                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          454                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          640                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           514                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           521                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           558                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           517                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          530                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          529                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          782                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          662                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                104491000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               45005000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           273259750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 11608.82                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            30358.82                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8133                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                8073                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             90.36                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.57                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         1799                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   639.893274                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   422.663871                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   414.841532                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          307     17.07%     17.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          234     13.01%     30.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          101      5.61%     35.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           79      4.39%     40.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           87      4.84%     44.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           43      2.39%     47.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           38      2.11%     49.42% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           30      1.67%     51.08% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          880     48.92%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         1799                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 576064                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              576832                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               760.015990                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               761.029232                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    11.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.94                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.95                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.96                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    757963000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          6326040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          3347190                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        32229960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       22341600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 59620080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    259683450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     72377280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      455925600                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    601.514322                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    184107250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     25220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    548635750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          6583080                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          3480015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        32037180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       24706260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 59620080.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    261144930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     71146560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      458718105                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    605.198545                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    180744500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     25220000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    551998500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    757963000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
