// Generated for: spectre
// Generated on: Nov 10 12:35:27 2010
// Design library name: 16BitMul
// Design cell name: Multiplier_15_0_1000
// Design view name: schematic
simulator lang=spectre
global 0 vdd! VDD! GND!

// Library name: CORE9GPLL
// Cell name: FA1LL
// View name: cmos_sch
subckt FA1LL A B CI CO Z inh_gnd inh_vdd
    MP15 (Z net184 inh_vdd inh_vdd) EPLLGP_BS3JU w=1.05u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP14 (net122 A net98 inh_vdd) EPLLGP_BS3JU w=0.68u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP13 (net146 CI inh_vdd inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP7 (CO net168 inh_vdd inh_vdd) EPLLGP_BS3JU w=1.05u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP5 (net114 A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP6 (net168 B net114 inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP8 (net146 B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP9 (net184 CI net122 inh_vdd) EPLLGP_BS3JU w=0.68u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP10 (net98 B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.68u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP11 (net146 A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP4 (net135 A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP2 (net168 CI net135 inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP1 (net135 B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP12 (net184 net168 net146 inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u \
        nfing=1 ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 \
        nbti=0 lpe=0
    MN13 (Z net184 inh_gnd inh_gnd) ENLLGP_BS3JU w=0.585u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN12 (net156 A net176 inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN5 (CO net168 inh_gnd inh_gnd) ENLLGP_BS3JU w=0.585u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN11 (net188 CI inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN4 (net168 B net204 inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN6 (net184 CI net156 inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN7 (net176 B inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN8 (net188 B inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN9 (net184 net168 net188 inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN10 (net188 A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN3 (net168 CI net200 inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN2 (net200 B inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN1 (net200 A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN0 (net204 A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
ends FA1LL
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11
// View name: schematic
subckt UBFA_11 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_10
// View name: schematic
subckt UBFA_10 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_9
// View name: schematic
subckt UBFA_9 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_8
// View name: schematic
subckt UBFA_8 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_7
// View name: schematic
subckt UBFA_7 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_6
// View name: schematic
subckt UBFA_6 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_5
// View name: schematic
subckt UBFA_5 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_29
// View name: schematic
subckt UBFA_29 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_29
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_28
// View name: schematic
subckt UBFA_28 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_28
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_27
// View name: schematic
subckt UBFA_27 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_27
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_26
// View name: schematic
subckt UBFA_26 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_26
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_25
// View name: schematic
subckt UBFA_25 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_25
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_24
// View name: schematic
subckt UBFA_24 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_24
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_23
// View name: schematic
subckt UBFA_23 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_23
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_22
// View name: schematic
subckt UBFA_22 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_22
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_4
// View name: schematic
subckt UBFA_4 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21
// View name: schematic
subckt UBFA_21 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20
// View name: schematic
subckt UBFA_20 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19
// View name: schematic
subckt UBFA_19 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18
// View name: schematic
subckt UBFA_18 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17
// View name: schematic
subckt UBFA_17 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16
// View name: schematic
subckt UBFA_16 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15
// View name: schematic
subckt UBFA_15 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14
// View name: schematic
subckt UBFA_14 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13
// View name: schematic
subckt UBFA_13 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12
// View name: schematic
subckt UBFA_12 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_3
// View name: schematic
subckt UBFA_3 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_3
// End of subcircuit definition.

// Library name: CORE9GPLL
// Cell name: HA1LL
// View name: cmos_sch
subckt HA1LL A B CO S inh_gnd inh_vdd
    MN5 (net34 net14 inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN10 (S net0119 inh_gnd inh_gnd) ENLLGP_BS3JU w=0.585u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN8 (CO net14 inh_gnd inh_gnd) ENLLGP_BS3JU w=0.585u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN6 (net0119 B net34 inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN4 (net0119 A net34 inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN3 (net35 A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN2 (net14 B net35 inh_gnd) ENLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MP10 (S net0119 inh_vdd inh_vdd) EPLLGP_BS3JU w=1.05u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP8 (CO net14 inh_vdd inh_vdd) EPLLGP_BS3JU w=1.05u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP6 (net0119 net14 inh_vdd inh_vdd) EPLLGP_BS3JU w=0.36u l=0.13u \
        nfing=1 ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 \
        nbti=0 lpe=0
    MP5 (net0119 A net0128 inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP4 (net0128 B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.63u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP3 (net14 A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.36u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP2 (net14 B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.36u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
ends HA1LL
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_2
// View name: schematic
subckt UBHA_2 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: DADTR_30_0_29_1_2004
// View name: schematic
subckt DADTR_30_0_29_1_2004 S1_30 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 \
        S1_23 S1_22 S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 \
        S1_12 S1_11 S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 S1_2 S1_1 \
        S1_0 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 S2_22 S2_21 \
        S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 S2_11 S2_10 \
        S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 S2_1 PP0_30 PP0_29 PP0_28 \
        PP0_27 PP0_26 PP0_25 PP0_24 PP0_23 PP0_22 PP0_21 PP0_20 PP0_19 \
        PP0_18 PP0_17 PP0_16 PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 \
        PP0_9 PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 PP0_1 PP0_0 PP1_29 \
        PP1_28 PP1_27 PP1_26 PP1_25 PP1_24 PP1_23 PP1_22 PP1_21 PP1_20 \
        PP1_19 PP1_18 PP1_17 PP1_16 PP1_15 PP1_14 PP1_13 PP1_12 PP1_11 \
        PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 PP1_1 \
        PP2_29 PP2_28 PP2_27 PP2_26 PP2_25 PP2_24 PP2_23 PP2_22 PP2_21 \
        PP2_20 PP2_19 PP2_18 PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 \
        PP2_11 PP2_10 PP2_9 PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 PP2_2 \
        inh_gnd inh_vdd
    U9 (S1_12 S2_11 PP0_11 PP1_11 PP2_11 inh_gnd inh_vdd) UBFA_11
    U8 (S1_11 S2_10 PP0_10 PP1_10 PP2_10 inh_gnd inh_vdd) UBFA_10
    U7 (S1_10 S2_9 PP0_9 PP1_9 PP2_9 inh_gnd inh_vdd) UBFA_9
    U6 (S1_9 S2_8 PP0_8 PP1_8 PP2_8 inh_gnd inh_vdd) UBFA_8
    U5 (S1_8 S2_7 PP0_7 PP1_7 PP2_7 inh_gnd inh_vdd) UBFA_7
    U4 (S1_7 S2_6 PP0_6 PP1_6 PP2_6 inh_gnd inh_vdd) UBFA_6
    U3 (S1_6 S2_5 PP0_5 PP1_5 PP2_5 inh_gnd inh_vdd) UBFA_5
    U27 (S2_30 S2_29 PP0_29 PP1_29 PP2_29 inh_gnd inh_vdd) UBFA_29
    U26 (S1_29 S2_28 PP0_28 PP1_28 PP2_28 inh_gnd inh_vdd) UBFA_28
    U25 (S1_28 S2_27 PP0_27 PP1_27 PP2_27 inh_gnd inh_vdd) UBFA_27
    U24 (S1_27 S2_26 PP0_26 PP1_26 PP2_26 inh_gnd inh_vdd) UBFA_26
    U23 (S1_26 S2_25 PP0_25 PP1_25 PP2_25 inh_gnd inh_vdd) UBFA_25
    U22 (S1_25 S2_24 PP0_24 PP1_24 PP2_24 inh_gnd inh_vdd) UBFA_24
    U21 (S1_24 S2_23 PP0_23 PP1_23 PP2_23 inh_gnd inh_vdd) UBFA_23
    U20 (S1_23 S2_22 PP0_22 PP1_22 PP2_22 inh_gnd inh_vdd) UBFA_22
    U2 (S1_5 S2_4 PP0_4 PP1_4 PP2_4 inh_gnd inh_vdd) UBFA_4
    U19 (S1_22 S2_21 PP0_21 PP1_21 PP2_21 inh_gnd inh_vdd) UBFA_21
    U18 (S1_21 S2_20 PP0_20 PP1_20 PP2_20 inh_gnd inh_vdd) UBFA_20
    U17 (S1_20 S2_19 PP0_19 PP1_19 PP2_19 inh_gnd inh_vdd) UBFA_19
    U16 (S1_19 S2_18 PP0_18 PP1_18 PP2_18 inh_gnd inh_vdd) UBFA_18
    U15 (S1_18 S2_17 PP0_17 PP1_17 PP2_17 inh_gnd inh_vdd) UBFA_17
    U14 (S1_17 S2_16 PP0_16 PP1_16 PP2_16 inh_gnd inh_vdd) UBFA_16
    U13 (S1_16 S2_15 PP0_15 PP1_15 PP2_15 inh_gnd inh_vdd) UBFA_15
    U12 (S1_15 S2_14 PP0_14 PP1_14 PP2_14 inh_gnd inh_vdd) UBFA_14
    U11 (S1_14 S2_13 PP0_13 PP1_13 PP2_13 inh_gnd inh_vdd) UBFA_13
    U10 (S1_13 S2_12 PP0_12 PP1_12 PP2_12 inh_gnd inh_vdd) UBFA_12
    U1 (S1_4 S2_3 PP0_3 PP1_3 PP2_3 inh_gnd inh_vdd) UBFA_3
    U0 (S1_3 S2_2 PP0_2 PP1_2 inh_gnd inh_vdd) UBHA_2
    Thru\#0 (GND! S2_1) iprobe
    Thru\#4 (GND! S1_30) iprobe
    Thru\#3 (GND! S1_2) iprobe
    Thru\#2 (GND! S1_1) iprobe
    Thru\#1 (GND! S1_0) iprobe
ends DADTR_30_0_29_1_2004
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_348
// View name: schematic
subckt UBFA_12_348 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_348
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11_347
// View name: schematic
subckt UBFA_11_347 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11_347
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_10_346
// View name: schematic
subckt UBFA_10_346 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_10_346
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_9_345
// View name: schematic
subckt UBFA_9_345 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_9_345
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_8_344
// View name: schematic
subckt UBFA_8_344 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_8_344
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_7_343
// View name: schematic
subckt UBFA_7_343 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_7_343
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_6_342
// View name: schematic
subckt UBFA_6_342 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_6_342
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_28_364
// View name: schematic
subckt UBFA_28_364 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_28_364
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_27_363
// View name: schematic
subckt UBFA_27_363 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_27_363
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_26_362
// View name: schematic
subckt UBFA_26_362 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_26_362
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_25_361
// View name: schematic
subckt UBFA_25_361 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_25_361
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_24_360
// View name: schematic
subckt UBFA_24_360 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_24_360
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_23_359
// View name: schematic
subckt UBFA_23_359 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_23_359
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_5_341
// View name: schematic
subckt UBFA_5_341 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_5_341
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_22_358
// View name: schematic
subckt UBFA_22_358 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_22_358
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21_357
// View name: schematic
subckt UBFA_21_357 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21_357
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_356
// View name: schematic
subckt UBFA_20_356 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_356
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_355
// View name: schematic
subckt UBFA_19_355 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_355
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_354
// View name: schematic
subckt UBFA_18_354 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_354
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_353
// View name: schematic
subckt UBFA_17_353 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_353
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_352
// View name: schematic
subckt UBFA_16_352 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_352
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_351
// View name: schematic
subckt UBFA_15_351 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_351
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_350
// View name: schematic
subckt UBFA_14_350 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_350
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_349
// View name: schematic
subckt UBFA_13_349 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_349
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_4_340
// View name: schematic
subckt UBFA_4_340 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_4_340
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_3
// View name: schematic
subckt UBHA_3 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: DADTR_30_0_29_1_2003
// View name: schematic
subckt DADTR_30_0_29_1_2003 S1_30 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 \
        S1_23 S1_22 S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 \
        S1_12 S1_11 S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 S1_2 S1_1 \
        S1_0 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 S2_22 S2_21 \
        S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 S2_11 S2_10 \
        S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 S2_1 PP0_30 PP0_29 PP0_28 \
        PP0_27 PP0_26 PP0_25 PP0_24 PP0_23 PP0_22 PP0_21 PP0_20 PP0_19 \
        PP0_18 PP0_17 PP0_16 PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 \
        PP0_9 PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 PP0_1 PP0_0 PP1_29 \
        PP1_28 PP1_27 PP1_26 PP1_25 PP1_24 PP1_23 PP1_22 PP1_21 PP1_20 \
        PP1_19 PP1_18 PP1_17 PP1_16 PP1_15 PP1_14 PP1_13 PP1_12 PP1_11 \
        PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 PP1_1 \
        PP2_28 PP2_27 PP2_26 PP2_25 PP2_24 PP2_23 PP2_22 PP2_21 PP2_20 \
        PP2_19 PP2_18 PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 PP2_11 \
        PP2_10 PP2_9 PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 PP2_2 PP3_28 \
        PP3_27 PP3_26 PP3_25 PP3_24 PP3_23 PP3_22 PP3_21 PP3_20 PP3_19 \
        PP3_18 PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 PP3_10 \
        PP3_9 PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 inh_gnd inh_vdd
    U34 (UNCONNECTED S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 S1_23 S1_22 S1_21 \
        S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 S1_12 S1_11 S1_10 \
        S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 UNCONNECTED0 UNCONNECTED1 \
        UNCONNECTED2 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 S2_22 \
        S2_21 S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 S2_11 \
        S2_10 S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 UNCONNECTED3 GND! \
        PP0_29 PP3_28 PP3_27 PP3_26 PP3_25 PP3_24 PP3_23 PP3_22 PP3_21 \
        PP3_20 PP3_19 PP3_18 PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 \
        PP3_11 PP3_10 PP3_9 PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP2_3 PP0_2 GND! \
        GND! PP1_29 W1_28 W1_27 W1_26 W1_25 W1_24 W1_23 W1_22 W1_21 W1_20 \
        W1_19 W1_18 W1_17 W1_16 W1_15 W1_14 W1_13 W1_12 W1_11 W1_10 W1_9 \
        W1_8 W1_7 W1_6 W1_5 W1_4 PP3_3 PP1_2 GND! W2_29 W2_28 W2_27 W2_26 \
        W2_25 W2_24 W2_23 W2_22 W2_21 W2_20 W2_19 W2_18 W2_17 W2_16 W2_15 \
        W2_14 W2_13 W2_12 W2_11 W2_10 W2_9 W2_8 W2_7 W2_6 W2_5 W2_4 W2_3 \
        GND! inh_gnd inh_vdd) DADTR_30_0_29_1_2004
    Thru\#0 (GND! S2_1) iprobe
    Thru\#4 (GND! S1_30) iprobe
    Thru\#3 (GND! S1_2) iprobe
    Thru\#2 (GND! S1_1) iprobe
    Thru\#1 (GND! S1_0) iprobe
    U9 (W1_13 W2_12 PP0_12 PP1_12 PP2_12 inh_gnd inh_vdd) UBFA_12_348
    U8 (W1_12 W2_11 PP0_11 PP1_11 PP2_11 inh_gnd inh_vdd) UBFA_11_347
    U7 (W1_11 W2_10 PP0_10 PP1_10 PP2_10 inh_gnd inh_vdd) UBFA_10_346
    U6 (W1_10 W2_9 PP0_9 PP1_9 PP2_9 inh_gnd inh_vdd) UBFA_9_345
    U5 (W1_9 W2_8 PP0_8 PP1_8 PP2_8 inh_gnd inh_vdd) UBFA_8_344
    U4 (W1_8 W2_7 PP0_7 PP1_7 PP2_7 inh_gnd inh_vdd) UBFA_7_343
    U3 (W1_7 W2_6 PP0_6 PP1_6 PP2_6 inh_gnd inh_vdd) UBFA_6_342
    U25 (W2_29 W2_28 PP0_28 PP1_28 PP2_28 inh_gnd inh_vdd) UBFA_28_364
    U24 (W1_28 W2_27 PP0_27 PP1_27 PP2_27 inh_gnd inh_vdd) UBFA_27_363
    U23 (W1_27 W2_26 PP0_26 PP1_26 PP2_26 inh_gnd inh_vdd) UBFA_26_362
    U22 (W1_26 W2_25 PP0_25 PP1_25 PP2_25 inh_gnd inh_vdd) UBFA_25_361
    U21 (W1_25 W2_24 PP0_24 PP1_24 PP2_24 inh_gnd inh_vdd) UBFA_24_360
    U20 (W1_24 W2_23 PP0_23 PP1_23 PP2_23 inh_gnd inh_vdd) UBFA_23_359
    U2 (W1_6 W2_5 PP0_5 PP1_5 PP2_5 inh_gnd inh_vdd) UBFA_5_341
    U19 (W1_23 W2_22 PP0_22 PP1_22 PP2_22 inh_gnd inh_vdd) UBFA_22_358
    U18 (W1_22 W2_21 PP0_21 PP1_21 PP2_21 inh_gnd inh_vdd) UBFA_21_357
    U17 (W1_21 W2_20 PP0_20 PP1_20 PP2_20 inh_gnd inh_vdd) UBFA_20_356
    U16 (W1_20 W2_19 PP0_19 PP1_19 PP2_19 inh_gnd inh_vdd) UBFA_19_355
    U15 (W1_19 W2_18 PP0_18 PP1_18 PP2_18 inh_gnd inh_vdd) UBFA_18_354
    U14 (W1_18 W2_17 PP0_17 PP1_17 PP2_17 inh_gnd inh_vdd) UBFA_17_353
    U13 (W1_17 W2_16 PP0_16 PP1_16 PP2_16 inh_gnd inh_vdd) UBFA_16_352
    U12 (W1_16 W2_15 PP0_15 PP1_15 PP2_15 inh_gnd inh_vdd) UBFA_15_351
    U11 (W1_15 W2_14 PP0_14 PP1_14 PP2_14 inh_gnd inh_vdd) UBFA_14_350
    U10 (W1_14 W2_13 PP0_13 PP1_13 PP2_13 inh_gnd inh_vdd) UBFA_13_349
    U1 (W1_5 W2_4 PP0_4 PP1_4 PP2_4 inh_gnd inh_vdd) UBFA_4_340
    U0 (W1_4 W2_3 PP0_3 PP1_3 inh_gnd inh_vdd) UBHA_3
ends DADTR_30_0_29_1_2003
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_9_376
// View name: schematic
subckt UBFA_9_376 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_9_376
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_8_375
// View name: schematic
subckt UBFA_8_375 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_8_375
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_8_374
// View name: schematic
subckt UBFA_8_374 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_8_374
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_7_373
// View name: schematic
subckt UBFA_7_373 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_7_373
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_7_372
// View name: schematic
subckt UBFA_7_372 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_7_372
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_27_412
// View name: schematic
subckt UBFA_27_412 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_27_412
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_26_411
// View name: schematic
subckt UBFA_26_411 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_26_411
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_26_410
// View name: schematic
subckt UBFA_26_410 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_26_410
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_25_409
// View name: schematic
subckt UBFA_25_409 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_25_409
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_25_408
// View name: schematic
subckt UBFA_25_408 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_25_408
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_24_407
// View name: schematic
subckt UBFA_24_407 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_24_407
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_6_371
// View name: schematic
subckt UBFA_6_371 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_6_371
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_24_406
// View name: schematic
subckt UBFA_24_406 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_24_406
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_23_405
// View name: schematic
subckt UBFA_23_405 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_23_405
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_23_404
// View name: schematic
subckt UBFA_23_404 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_23_404
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_22_403
// View name: schematic
subckt UBFA_22_403 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_22_403
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_22_402
// View name: schematic
subckt UBFA_22_402 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_22_402
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21_401
// View name: schematic
subckt UBFA_21_401 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21_401
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21_400
// View name: schematic
subckt UBFA_21_400 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21_400
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_399
// View name: schematic
subckt UBFA_20_399 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_399
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_398
// View name: schematic
subckt UBFA_20_398 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_398
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_397
// View name: schematic
subckt UBFA_19_397 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_397
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_6_370
// View name: schematic
subckt UBFA_6_370 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_6_370
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_396
// View name: schematic
subckt UBFA_19_396 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_396
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_395
// View name: schematic
subckt UBFA_18_395 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_395
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_394
// View name: schematic
subckt UBFA_18_394 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_394
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_393
// View name: schematic
subckt UBFA_17_393 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_393
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_392
// View name: schematic
subckt UBFA_17_392 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_392
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_391
// View name: schematic
subckt UBFA_16_391 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_391
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_390
// View name: schematic
subckt UBFA_16_390 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_390
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_389
// View name: schematic
subckt UBFA_15_389 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_389
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_388
// View name: schematic
subckt UBFA_15_388 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_388
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_387
// View name: schematic
subckt UBFA_14_387 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_387
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_5
// View name: schematic
subckt UBHA_5 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_386
// View name: schematic
subckt UBFA_14_386 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_386
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_385
// View name: schematic
subckt UBFA_13_385 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_385
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_384
// View name: schematic
subckt UBFA_13_384 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_384
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_383
// View name: schematic
subckt UBFA_12_383 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_383
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_382
// View name: schematic
subckt UBFA_12_382 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_382
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11_381
// View name: schematic
subckt UBFA_11_381 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11_381
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11_380
// View name: schematic
subckt UBFA_11_380 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11_380
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_10_379
// View name: schematic
subckt UBFA_10_379 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_10_379
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_10_378
// View name: schematic
subckt UBFA_10_378 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_10_378
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_9_377
// View name: schematic
subckt UBFA_9_377 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_9_377
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_5_369
// View name: schematic
subckt UBFA_5_369 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_5_369
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_4
// View name: schematic
subckt UBHA_4 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: DADTR_30_0_29_1_2002
// View name: schematic
subckt DADTR_30_0_29_1_2002 S1_30 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 \
        S1_23 S1_22 S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 \
        S1_12 S1_11 S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 S1_2 S1_1 \
        S1_0 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 S2_22 S2_21 \
        S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 S2_11 S2_10 \
        S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 S2_1 PP0_30 PP0_29 PP0_28 \
        PP0_27 PP0_26 PP0_25 PP0_24 PP0_23 PP0_22 PP0_21 PP0_20 PP0_19 \
        PP0_18 PP0_17 PP0_16 PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 \
        PP0_9 PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 PP0_1 PP0_0 PP1_29 \
        PP1_28 PP1_27 PP1_26 PP1_25 PP1_24 PP1_23 PP1_22 PP1_21 PP1_20 \
        PP1_19 PP1_18 PP1_17 PP1_16 PP1_15 PP1_14 PP1_13 PP1_12 PP1_11 \
        PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 PP1_1 \
        PP2_28 PP2_27 PP2_26 PP2_25 PP2_24 PP2_23 PP2_22 PP2_21 PP2_20 \
        PP2_19 PP2_18 PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 PP2_11 \
        PP2_10 PP2_9 PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 PP2_2 PP3_27 \
        PP3_26 PP3_25 PP3_24 PP3_23 PP3_22 PP3_21 PP3_20 PP3_19 PP3_18 \
        PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 PP3_10 PP3_9 \
        PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 PP4_26 PP4_25 PP4_24 PP4_23 \
        PP4_22 PP4_21 PP4_20 PP4_19 PP4_18 PP4_17 PP4_16 PP4_15 PP4_14 \
        PP4_13 PP4_12 PP4_11 PP4_10 PP4_9 PP4_8 PP4_7 PP4_6 PP4_5 PP4_4 \
        PP5_26 PP5_25 PP5_24 PP5_23 PP5_22 PP5_21 PP5_20 PP5_19 PP5_18 \
        PP5_17 PP5_16 PP5_15 PP5_14 PP5_13 PP5_12 PP5_11 PP5_10 PP5_9 \
        PP5_8 PP5_7 PP5_6 PP5_5 inh_gnd inh_vdd
    U58 (UNCONNECTED4 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 S1_23 S1_22 \
        S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 S1_12 S1_11 \
        S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 UNCONNECTED5 UNCONNECTED6 \
        UNCONNECTED7 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 S2_22 \
        S2_21 S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 S2_11 \
        S2_10 S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 UNCONNECTED8 GND! \
        PP0_29 PP0_28 PP3_27 W0_26 W0_25 W0_24 W0_23 W0_22 W0_21 W0_20 \
        W0_19 W0_18 W0_17 W0_16 W0_15 W0_14 W0_13 W0_12 W0_11 W0_10 W0_9 \
        W0_8 W0_7 W0_6 PP5_5 PP2_4 PP0_3 PP0_2 GND! GND! PP1_29 PP1_28 \
        W1_27 W1_26 W1_25 W1_24 W1_23 W1_22 W1_21 W1_20 W1_19 W1_18 W1_17 \
        W1_16 W1_15 W1_14 W1_13 W1_12 W1_11 W1_10 W1_9 W1_8 W1_7 W1_6 W1_5 \
        PP3_4 PP1_3 PP1_2 GND! PP2_28 W2_27 W2_26 W2_25 W2_24 W2_23 W2_22 \
        W2_21 W2_20 W2_19 W2_18 W2_17 W2_16 W2_15 W2_14 W2_13 W2_12 W2_11 \
        W2_10 W2_9 W2_8 W2_7 W2_6 W2_5 PP4_4 PP2_3 GND! W3_28 W3_27 W3_26 \
        W3_25 W3_24 W3_23 W3_22 W3_21 W3_20 W3_19 W3_18 W3_17 W3_16 W3_15 \
        W3_14 W3_13 W3_12 W3_11 W3_10 W3_9 W3_8 W3_7 W3_6 W3_5 W3_4 PP3_3 \
        inh_gnd inh_vdd) DADTR_30_0_29_1_2003
    Thru\#0 (GND! S2_1) iprobe
    Thru\#4 (GND! S1_30) iprobe
    Thru\#3 (GND! S1_2) iprobe
    Thru\#2 (GND! S1_1) iprobe
    Thru\#1 (GND! S1_0) iprobe
    U9 (W0_10 W2_9 PP0_9 PP1_9 PP2_9 inh_gnd inh_vdd) UBFA_9_376
    U8 (W1_9 W3_8 PP3_8 PP4_8 PP5_8 inh_gnd inh_vdd) UBFA_8_375
    U7 (W0_9 W2_8 PP0_8 PP1_8 PP2_8 inh_gnd inh_vdd) UBFA_8_374
    U6 (W1_8 W3_7 PP3_7 PP4_7 PP5_7 inh_gnd inh_vdd) UBFA_7_373
    U5 (W0_8 W2_7 PP0_7 PP1_7 PP2_7 inh_gnd inh_vdd) UBFA_7_372
    U45 (W3_28 W3_27 PP0_27 PP1_27 PP2_27 inh_gnd inh_vdd) UBFA_27_412
    U44 (W2_27 W3_26 PP3_26 PP4_26 PP5_26 inh_gnd inh_vdd) UBFA_26_411
    U43 (W1_27 W2_26 PP0_26 PP1_26 PP2_26 inh_gnd inh_vdd) UBFA_26_410
    U42 (W1_26 W3_25 PP3_25 PP4_25 PP5_25 inh_gnd inh_vdd) UBFA_25_409
    U41 (W0_26 W2_25 PP0_25 PP1_25 PP2_25 inh_gnd inh_vdd) UBFA_25_408
    U40 (W1_25 W3_24 PP3_24 PP4_24 PP5_24 inh_gnd inh_vdd) UBFA_24_407
    U4 (W1_7 W3_6 PP3_6 PP4_6 PP5_6 inh_gnd inh_vdd) UBFA_6_371
    U39 (W0_25 W2_24 PP0_24 PP1_24 PP2_24 inh_gnd inh_vdd) UBFA_24_406
    U38 (W1_24 W3_23 PP3_23 PP4_23 PP5_23 inh_gnd inh_vdd) UBFA_23_405
    U37 (W0_24 W2_23 PP0_23 PP1_23 PP2_23 inh_gnd inh_vdd) UBFA_23_404
    U36 (W1_23 W3_22 PP3_22 PP4_22 PP5_22 inh_gnd inh_vdd) UBFA_22_403
    U35 (W0_23 W2_22 PP0_22 PP1_22 PP2_22 inh_gnd inh_vdd) UBFA_22_402
    U34 (W1_22 W3_21 PP3_21 PP4_21 PP5_21 inh_gnd inh_vdd) UBFA_21_401
    U33 (W0_22 W2_21 PP0_21 PP1_21 PP2_21 inh_gnd inh_vdd) UBFA_21_400
    U32 (W1_21 W3_20 PP3_20 PP4_20 PP5_20 inh_gnd inh_vdd) UBFA_20_399
    U31 (W0_21 W2_20 PP0_20 PP1_20 PP2_20 inh_gnd inh_vdd) UBFA_20_398
    U30 (W1_20 W3_19 PP3_19 PP4_19 PP5_19 inh_gnd inh_vdd) UBFA_19_397
    U3 (W0_7 W2_6 PP0_6 PP1_6 PP2_6 inh_gnd inh_vdd) UBFA_6_370
    U29 (W0_20 W2_19 PP0_19 PP1_19 PP2_19 inh_gnd inh_vdd) UBFA_19_396
    U28 (W1_19 W3_18 PP3_18 PP4_18 PP5_18 inh_gnd inh_vdd) UBFA_18_395
    U27 (W0_19 W2_18 PP0_18 PP1_18 PP2_18 inh_gnd inh_vdd) UBFA_18_394
    U26 (W1_18 W3_17 PP3_17 PP4_17 PP5_17 inh_gnd inh_vdd) UBFA_17_393
    U25 (W0_18 W2_17 PP0_17 PP1_17 PP2_17 inh_gnd inh_vdd) UBFA_17_392
    U24 (W1_17 W3_16 PP3_16 PP4_16 PP5_16 inh_gnd inh_vdd) UBFA_16_391
    U23 (W0_17 W2_16 PP0_16 PP1_16 PP2_16 inh_gnd inh_vdd) UBFA_16_390
    U22 (W1_16 W3_15 PP3_15 PP4_15 PP5_15 inh_gnd inh_vdd) UBFA_15_389
    U21 (W0_16 W2_15 PP0_15 PP1_15 PP2_15 inh_gnd inh_vdd) UBFA_15_388
    U20 (W1_15 W3_14 PP3_14 PP4_14 PP5_14 inh_gnd inh_vdd) UBFA_14_387
    U2 (W1_6 W3_5 PP3_5 PP4_5 inh_gnd inh_vdd) UBHA_5
    U19 (W0_15 W2_14 PP0_14 PP1_14 PP2_14 inh_gnd inh_vdd) UBFA_14_386
    U18 (W1_14 W3_13 PP3_13 PP4_13 PP5_13 inh_gnd inh_vdd) UBFA_13_385
    U17 (W0_14 W2_13 PP0_13 PP1_13 PP2_13 inh_gnd inh_vdd) UBFA_13_384
    U16 (W1_13 W3_12 PP3_12 PP4_12 PP5_12 inh_gnd inh_vdd) UBFA_12_383
    U15 (W0_13 W2_12 PP0_12 PP1_12 PP2_12 inh_gnd inh_vdd) UBFA_12_382
    U14 (W1_12 W3_11 PP3_11 PP4_11 PP5_11 inh_gnd inh_vdd) UBFA_11_381
    U13 (W0_12 W2_11 PP0_11 PP1_11 PP2_11 inh_gnd inh_vdd) UBFA_11_380
    U12 (W1_11 W3_10 PP3_10 PP4_10 PP5_10 inh_gnd inh_vdd) UBFA_10_379
    U11 (W0_11 W2_10 PP0_10 PP1_10 PP2_10 inh_gnd inh_vdd) UBFA_10_378
    U10 (W1_10 W3_9 PP3_9 PP4_9 PP5_9 inh_gnd inh_vdd) UBFA_9_377
    U1 (W0_6 W2_5 PP0_5 PP1_5 PP2_5 inh_gnd inh_vdd) UBFA_5_369
    U0 (W1_5 W3_4 PP0_4 PP1_4 inh_gnd inh_vdd) UBHA_4
ends DADTR_30_0_29_1_2002
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_10_426
// View name: schematic
subckt UBFA_10_426 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_10_426
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_9_425
// View name: schematic
subckt UBFA_9_425 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_9_425
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_9_424
// View name: schematic
subckt UBFA_9_424 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_9_424
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_9_423
// View name: schematic
subckt UBFA_9_423 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_9_423
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_25_470
// View name: schematic
subckt UBFA_25_470 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_25_470
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_24_469
// View name: schematic
subckt UBFA_24_469 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_24_469
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_24_468
// View name: schematic
subckt UBFA_24_468 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_24_468
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_23_467
// View name: schematic
subckt UBFA_23_467 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_23_467
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_8
// View name: schematic
subckt UBHA_8 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_23_466
// View name: schematic
subckt UBFA_23_466 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_23_466
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_23_465
// View name: schematic
subckt UBFA_23_465 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_23_465
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_22_464
// View name: schematic
subckt UBFA_22_464 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_22_464
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_22_463
// View name: schematic
subckt UBFA_22_463 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_22_463
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_22_462
// View name: schematic
subckt UBFA_22_462 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_22_462
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21_461
// View name: schematic
subckt UBFA_21_461 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21_461
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21_460
// View name: schematic
subckt UBFA_21_460 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21_460
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21_459
// View name: schematic
subckt UBFA_21_459 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21_459
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_458
// View name: schematic
subckt UBFA_20_458 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_458
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_457
// View name: schematic
subckt UBFA_20_457 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_457
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_8_422
// View name: schematic
subckt UBFA_8_422 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_8_422
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_456
// View name: schematic
subckt UBFA_20_456 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_456
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_455
// View name: schematic
subckt UBFA_19_455 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_455
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_454
// View name: schematic
subckt UBFA_19_454 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_454
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_453
// View name: schematic
subckt UBFA_19_453 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_453
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_452
// View name: schematic
subckt UBFA_18_452 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_452
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_451
// View name: schematic
subckt UBFA_18_451 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_451
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_450
// View name: schematic
subckt UBFA_18_450 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_450
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_449
// View name: schematic
subckt UBFA_17_449 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_449
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_448
// View name: schematic
subckt UBFA_17_448 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_448
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_447
// View name: schematic
subckt UBFA_17_447 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_447
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_8_421
// View name: schematic
subckt UBFA_8_421 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_8_421
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_446
// View name: schematic
subckt UBFA_16_446 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_446
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_445
// View name: schematic
subckt UBFA_16_445 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_445
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_444
// View name: schematic
subckt UBFA_16_444 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_444
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_443
// View name: schematic
subckt UBFA_15_443 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_443
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_442
// View name: schematic
subckt UBFA_15_442 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_442
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_441
// View name: schematic
subckt UBFA_15_441 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_441
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_440
// View name: schematic
subckt UBFA_14_440 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_440
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_439
// View name: schematic
subckt UBFA_14_439 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_439
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_438
// View name: schematic
subckt UBFA_14_438 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_438
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_437
// View name: schematic
subckt UBFA_13_437 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_437
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_7
// View name: schematic
subckt UBHA_7 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_436
// View name: schematic
subckt UBFA_13_436 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_436
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_435
// View name: schematic
subckt UBFA_13_435 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_435
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_434
// View name: schematic
subckt UBFA_12_434 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_434
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_433
// View name: schematic
subckt UBFA_12_433 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_433
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_432
// View name: schematic
subckt UBFA_12_432 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_432
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11_431
// View name: schematic
subckt UBFA_11_431 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11_431
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11_430
// View name: schematic
subckt UBFA_11_430 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11_430
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11_429
// View name: schematic
subckt UBFA_11_429 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11_429
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_10_428
// View name: schematic
subckt UBFA_10_428 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_10_428
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_10_427
// View name: schematic
subckt UBFA_10_427 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_10_427
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_7_420
// View name: schematic
subckt UBFA_7_420 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_7_420
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_6
// View name: schematic
subckt UBHA_6 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: DADTR_30_0_29_1_2001
// View name: schematic
subckt DADTR_30_0_29_1_2001 S1_30 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 \
        S1_23 S1_22 S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 \
        S1_12 S1_11 S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 S1_2 S1_1 \
        S1_0 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 S2_22 S2_21 \
        S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 S2_11 S2_10 \
        S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 S2_1 PP0_30 PP0_29 PP0_28 \
        PP0_27 PP0_26 PP0_25 PP0_24 PP0_23 PP0_22 PP0_21 PP0_20 PP0_19 \
        PP0_18 PP0_17 PP0_16 PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 \
        PP0_9 PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 PP0_1 PP0_0 PP1_29 \
        PP1_28 PP1_27 PP1_26 PP1_25 PP1_24 PP1_23 PP1_22 PP1_21 PP1_20 \
        PP1_19 PP1_18 PP1_17 PP1_16 PP1_15 PP1_14 PP1_13 PP1_12 PP1_11 \
        PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 PP1_1 \
        PP2_28 PP2_27 PP2_26 PP2_25 PP2_24 PP2_23 PP2_22 PP2_21 PP2_20 \
        PP2_19 PP2_18 PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 PP2_11 \
        PP2_10 PP2_9 PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 PP2_2 PP3_27 \
        PP3_26 PP3_25 PP3_24 PP3_23 PP3_22 PP3_21 PP3_20 PP3_19 PP3_18 \
        PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 PP3_10 PP3_9 \
        PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 PP4_26 PP4_25 PP4_24 PP4_23 \
        PP4_22 PP4_21 PP4_20 PP4_19 PP4_18 PP4_17 PP4_16 PP4_15 PP4_14 \
        PP4_13 PP4_12 PP4_11 PP4_10 PP4_9 PP4_8 PP4_7 PP4_6 PP4_5 PP4_4 \
        PP5_25 PP5_24 PP5_23 PP5_22 PP5_21 PP5_20 PP5_19 PP5_18 PP5_17 \
        PP5_16 PP5_15 PP5_14 PP5_13 PP5_12 PP5_11 PP5_10 PP5_9 PP5_8 PP5_7 \
        PP5_6 PP5_5 PP6_24 PP6_23 PP6_22 PP6_21 PP6_20 PP6_19 PP6_18 \
        PP6_17 PP6_16 PP6_15 PP6_14 PP6_13 PP6_12 PP6_11 PP6_10 PP6_9 \
        PP6_8 PP6_7 PP6_6 PP7_23 PP7_22 PP7_21 PP7_20 PP7_19 PP7_18 PP7_17 \
        PP7_16 PP7_15 PP7_14 PP7_13 PP7_12 PP7_11 PP7_10 PP7_9 PP7_8 PP7_7 \
        PP8_23 PP8_22 PP8_21 PP8_20 PP8_19 PP8_18 PP8_17 PP8_16 PP8_15 \
        PP8_14 PP8_13 PP8_12 PP8_11 PP8_10 PP8_9 PP8_8 inh_gnd inh_vdd
    U78 (UNCONNECTED9 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 S1_23 S1_22 \
        S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 S1_12 S1_11 \
        S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 UNCONNECTED10 \
        UNCONNECTED11 UNCONNECTED12 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 \
        S2_24 S2_23 S2_22 S2_21 S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 \
        S2_13 S2_12 S2_11 S2_10 S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 \
        UNCONNECTED13 GND! PP0_29 PP0_28 PP0_27 PP0_26 PP3_25 PP6_24 W0_23 \
        W0_22 W0_21 W0_20 W0_19 W0_18 W0_17 W0_16 W0_15 W0_14 W0_13 W0_12 \
        W0_11 W0_10 W0_9 PP8_8 PP5_7 PP2_6 PP0_5 PP0_4 PP0_3 PP0_2 GND! \
        GND! PP1_29 PP1_28 PP1_27 PP1_26 PP4_25 W1_24 W1_23 W1_22 W1_21 \
        W1_20 W1_19 W1_18 W1_17 W1_16 W1_15 W1_14 W1_13 W1_12 W1_11 W1_10 \
        W1_9 W1_8 PP6_7 PP3_6 PP1_5 PP1_4 PP1_3 PP1_2 GND! PP2_28 PP2_27 \
        PP2_26 PP5_25 W2_24 W2_23 W2_22 W2_21 W2_20 W2_19 W2_18 W2_17 \
        W2_16 W2_15 W2_14 W2_13 W2_12 W2_11 W2_10 W2_9 W2_8 PP7_7 PP4_6 \
        PP2_5 PP2_4 PP2_3 GND! PP3_27 PP3_26 W3_25 W3_24 W3_23 W3_22 W3_21 \
        W3_20 W3_19 W3_18 W3_17 W3_16 W3_15 W3_14 W3_13 W3_12 W3_11 W3_10 \
        W3_9 W3_8 W3_7 PP5_6 PP3_5 PP3_4 PP3_3 PP4_26 W4_25 W4_24 W4_23 \
        W4_22 W4_21 W4_20 W4_19 W4_18 W4_17 W4_16 W4_15 W4_14 W4_13 W4_12 \
        W4_11 W4_10 W4_9 W4_8 W4_7 PP6_6 PP4_5 PP4_4 W5_26 W5_25 W5_24 \
        W5_23 W5_22 W5_21 W5_20 W5_19 W5_18 W5_17 W5_16 W5_15 W5_14 W5_13 \
        W5_12 W5_11 W5_10 W5_9 W5_8 W5_7 W5_6 PP5_5 inh_gnd inh_vdd) \
        DADTR_30_0_29_1_2002
    Thru\#0 (GND! S2_1) iprobe
    Thru\#4 (GND! S1_30) iprobe
    Thru\#3 (GND! S1_2) iprobe
    Thru\#2 (GND! S1_1) iprobe
    Thru\#1 (GND! S1_0) iprobe
    U9 (W0_11 W3_10 PP0_10 PP1_10 PP2_10 inh_gnd inh_vdd) UBFA_10_426
    U8 (W2_10 W5_9 PP6_9 PP7_9 PP8_9 inh_gnd inh_vdd) UBFA_9_425
    U7 (W1_10 W4_9 PP3_9 PP4_9 PP5_9 inh_gnd inh_vdd) UBFA_9_424
    U6 (W0_10 W3_9 PP0_9 PP1_9 PP2_9 inh_gnd inh_vdd) UBFA_9_423
    U53 (W5_26 W5_25 PP0_25 PP1_25 PP2_25 inh_gnd inh_vdd) UBFA_25_470
    U52 (W4_25 W5_24 PP3_24 PP4_24 PP5_24 inh_gnd inh_vdd) UBFA_24_469
    U51 (W3_25 W4_24 PP0_24 PP1_24 PP2_24 inh_gnd inh_vdd) UBFA_24_468
    U50 (W3_24 W5_23 PP6_23 PP7_23 PP8_23 inh_gnd inh_vdd) UBFA_23_467
    U5 (W2_9 W5_8 PP6_8 PP7_8 inh_gnd inh_vdd) UBHA_8
    U49 (W2_24 W4_23 PP3_23 PP4_23 PP5_23 inh_gnd inh_vdd) UBFA_23_466
    U48 (W1_24 W3_23 PP0_23 PP1_23 PP2_23 inh_gnd inh_vdd) UBFA_23_465
    U47 (W2_23 W5_22 PP6_22 PP7_22 PP8_22 inh_gnd inh_vdd) UBFA_22_464
    U46 (W1_23 W4_22 PP3_22 PP4_22 PP5_22 inh_gnd inh_vdd) UBFA_22_463
    U45 (W0_23 W3_22 PP0_22 PP1_22 PP2_22 inh_gnd inh_vdd) UBFA_22_462
    U44 (W2_22 W5_21 PP6_21 PP7_21 PP8_21 inh_gnd inh_vdd) UBFA_21_461
    U43 (W1_22 W4_21 PP3_21 PP4_21 PP5_21 inh_gnd inh_vdd) UBFA_21_460
    U42 (W0_22 W3_21 PP0_21 PP1_21 PP2_21 inh_gnd inh_vdd) UBFA_21_459
    U41 (W2_21 W5_20 PP6_20 PP7_20 PP8_20 inh_gnd inh_vdd) UBFA_20_458
    U40 (W1_21 W4_20 PP3_20 PP4_20 PP5_20 inh_gnd inh_vdd) UBFA_20_457
    U4 (W1_9 W4_8 PP3_8 PP4_8 PP5_8 inh_gnd inh_vdd) UBFA_8_422
    U39 (W0_21 W3_20 PP0_20 PP1_20 PP2_20 inh_gnd inh_vdd) UBFA_20_456
    U38 (W2_20 W5_19 PP6_19 PP7_19 PP8_19 inh_gnd inh_vdd) UBFA_19_455
    U37 (W1_20 W4_19 PP3_19 PP4_19 PP5_19 inh_gnd inh_vdd) UBFA_19_454
    U36 (W0_20 W3_19 PP0_19 PP1_19 PP2_19 inh_gnd inh_vdd) UBFA_19_453
    U35 (W2_19 W5_18 PP6_18 PP7_18 PP8_18 inh_gnd inh_vdd) UBFA_18_452
    U34 (W1_19 W4_18 PP3_18 PP4_18 PP5_18 inh_gnd inh_vdd) UBFA_18_451
    U33 (W0_19 W3_18 PP0_18 PP1_18 PP2_18 inh_gnd inh_vdd) UBFA_18_450
    U32 (W2_18 W5_17 PP6_17 PP7_17 PP8_17 inh_gnd inh_vdd) UBFA_17_449
    U31 (W1_18 W4_17 PP3_17 PP4_17 PP5_17 inh_gnd inh_vdd) UBFA_17_448
    U30 (W0_18 W3_17 PP0_17 PP1_17 PP2_17 inh_gnd inh_vdd) UBFA_17_447
    U3 (W0_9 W3_8 PP0_8 PP1_8 PP2_8 inh_gnd inh_vdd) UBFA_8_421
    U29 (W2_17 W5_16 PP6_16 PP7_16 PP8_16 inh_gnd inh_vdd) UBFA_16_446
    U28 (W1_17 W4_16 PP3_16 PP4_16 PP5_16 inh_gnd inh_vdd) UBFA_16_445
    U27 (W0_17 W3_16 PP0_16 PP1_16 PP2_16 inh_gnd inh_vdd) UBFA_16_444
    U26 (W2_16 W5_15 PP6_15 PP7_15 PP8_15 inh_gnd inh_vdd) UBFA_15_443
    U25 (W1_16 W4_15 PP3_15 PP4_15 PP5_15 inh_gnd inh_vdd) UBFA_15_442
    U24 (W0_16 W3_15 PP0_15 PP1_15 PP2_15 inh_gnd inh_vdd) UBFA_15_441
    U23 (W2_15 W5_14 PP6_14 PP7_14 PP8_14 inh_gnd inh_vdd) UBFA_14_440
    U22 (W1_15 W4_14 PP3_14 PP4_14 PP5_14 inh_gnd inh_vdd) UBFA_14_439
    U21 (W0_15 W3_14 PP0_14 PP1_14 PP2_14 inh_gnd inh_vdd) UBFA_14_438
    U20 (W2_14 W5_13 PP6_13 PP7_13 PP8_13 inh_gnd inh_vdd) UBFA_13_437
    U2 (W2_8 W5_7 PP3_7 PP4_7 inh_gnd inh_vdd) UBHA_7
    U19 (W1_14 W4_13 PP3_13 PP4_13 PP5_13 inh_gnd inh_vdd) UBFA_13_436
    U18 (W0_14 W3_13 PP0_13 PP1_13 PP2_13 inh_gnd inh_vdd) UBFA_13_435
    U17 (W2_13 W5_12 PP6_12 PP7_12 PP8_12 inh_gnd inh_vdd) UBFA_12_434
    U16 (W1_13 W4_12 PP3_12 PP4_12 PP5_12 inh_gnd inh_vdd) UBFA_12_433
    U15 (W0_13 W3_12 PP0_12 PP1_12 PP2_12 inh_gnd inh_vdd) UBFA_12_432
    U14 (W2_12 W5_11 PP6_11 PP7_11 PP8_11 inh_gnd inh_vdd) UBFA_11_431
    U13 (W1_12 W4_11 PP3_11 PP4_11 PP5_11 inh_gnd inh_vdd) UBFA_11_430
    U12 (W0_12 W3_11 PP0_11 PP1_11 PP2_11 inh_gnd inh_vdd) UBFA_11_429
    U11 (W2_11 W5_10 PP6_10 PP7_10 PP8_10 inh_gnd inh_vdd) UBFA_10_428
    U10 (W1_11 W4_10 PP3_10 PP4_10 PP5_10 inh_gnd inh_vdd) UBFA_10_427
    U1 (W1_8 W4_7 PP0_7 PP1_7 PP2_7 inh_gnd inh_vdd) UBFA_7_420
    U0 (W3_7 W5_6 PP0_6 PP1_6 inh_gnd inh_vdd) UBHA_6
ends DADTR_30_0_29_1_2001
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_12
// View name: schematic
subckt UBHA_12 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_491
// View name: schematic
subckt UBFA_12_491 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_491
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_490
// View name: schematic
subckt UBFA_12_490 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_490
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_12_489
// View name: schematic
subckt UBFA_12_489 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_12_489
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_11
// View name: schematic
subckt UBHA_11 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_22_525
// View name: schematic
subckt UBFA_22_525 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_22_525
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21_524
// View name: schematic
subckt UBFA_21_524 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21_524
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_21_523
// View name: schematic
subckt UBFA_21_523 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_21_523
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_522
// View name: schematic
subckt UBFA_20_522 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_522
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11_488
// View name: schematic
subckt UBFA_11_488 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11_488
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_521
// View name: schematic
subckt UBFA_20_521 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_521
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_20_520
// View name: schematic
subckt UBFA_20_520 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_20_520
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_519
// View name: schematic
subckt UBFA_19_519 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_519
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_518
// View name: schematic
subckt UBFA_19_518 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_518
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_517
// View name: schematic
subckt UBFA_19_517 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_517
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_19_516
// View name: schematic
subckt UBFA_19_516 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_19_516
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_515
// View name: schematic
subckt UBFA_18_515 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_515
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_514
// View name: schematic
subckt UBFA_18_514 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_514
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_513
// View name: schematic
subckt UBFA_18_513 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_513
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_512
// View name: schematic
subckt UBFA_18_512 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_512
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_11_487
// View name: schematic
subckt UBFA_11_487 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_11_487
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_511
// View name: schematic
subckt UBFA_17_511 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_511
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_510
// View name: schematic
subckt UBFA_17_510 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_510
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_509
// View name: schematic
subckt UBFA_17_509 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_509
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_508
// View name: schematic
subckt UBFA_17_508 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_508
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_507
// View name: schematic
subckt UBFA_16_507 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_507
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_506
// View name: schematic
subckt UBFA_16_506 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_506
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_505
// View name: schematic
subckt UBFA_16_505 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_505
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_504
// View name: schematic
subckt UBFA_16_504 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_504
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_503
// View name: schematic
subckt UBFA_15_503 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_503
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_502
// View name: schematic
subckt UBFA_15_502 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_502
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_10
// View name: schematic
subckt UBHA_10 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_501
// View name: schematic
subckt UBFA_15_501 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_501
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_500
// View name: schematic
subckt UBFA_15_500 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_500
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_499
// View name: schematic
subckt UBFA_14_499 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_499
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_498
// View name: schematic
subckt UBFA_14_498 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_498
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_497
// View name: schematic
subckt UBFA_14_497 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_497
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_496
// View name: schematic
subckt UBFA_14_496 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_496
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_495
// View name: schematic
subckt UBFA_13_495 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_495
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_494
// View name: schematic
subckt UBFA_13_494 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_494
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_493
// View name: schematic
subckt UBFA_13_493 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_493
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_13_492
// View name: schematic
subckt UBFA_13_492 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_13_492
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_10_486
// View name: schematic
subckt UBFA_10_486 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_10_486
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_9
// View name: schematic
subckt UBHA_9 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: DADTR_30_0_29_1_2000
// View name: schematic
subckt DADTR_30_0_29_1_2000 S1_30 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 \
        S1_23 S1_22 S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 \
        S1_12 S1_11 S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 S1_2 S1_1 \
        S1_0 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 S2_22 S2_21 \
        S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 S2_11 S2_10 \
        S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 S2_1 PP0_30 PP0_29 PP0_28 \
        PP0_27 PP0_26 PP0_25 PP0_24 PP0_23 PP0_22 PP0_21 PP0_20 PP0_19 \
        PP0_18 PP0_17 PP0_16 PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 \
        PP0_9 PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 PP0_1 PP0_0 PP1_29 \
        PP1_28 PP1_27 PP1_26 PP1_25 PP1_24 PP1_23 PP1_22 PP1_21 PP1_20 \
        PP1_19 PP1_18 PP1_17 PP1_16 PP1_15 PP1_14 PP1_13 PP1_12 PP1_11 \
        PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 PP1_1 \
        PP2_28 PP2_27 PP2_26 PP2_25 PP2_24 PP2_23 PP2_22 PP2_21 PP2_20 \
        PP2_19 PP2_18 PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 PP2_11 \
        PP2_10 PP2_9 PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 PP2_2 PP3_27 \
        PP3_26 PP3_25 PP3_24 PP3_23 PP3_22 PP3_21 PP3_20 PP3_19 PP3_18 \
        PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 PP3_10 PP3_9 \
        PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 PP4_26 PP4_25 PP4_24 PP4_23 \
        PP4_22 PP4_21 PP4_20 PP4_19 PP4_18 PP4_17 PP4_16 PP4_15 PP4_14 \
        PP4_13 PP4_12 PP4_11 PP4_10 PP4_9 PP4_8 PP4_7 PP4_6 PP4_5 PP4_4 \
        PP5_25 PP5_24 PP5_23 PP5_22 PP5_21 PP5_20 PP5_19 PP5_18 PP5_17 \
        PP5_16 PP5_15 PP5_14 PP5_13 PP5_12 PP5_11 PP5_10 PP5_9 PP5_8 PP5_7 \
        PP5_6 PP5_5 PP6_24 PP6_23 PP6_22 PP6_21 PP6_20 PP6_19 PP6_18 \
        PP6_17 PP6_16 PP6_15 PP6_14 PP6_13 PP6_12 PP6_11 PP6_10 PP6_9 \
        PP6_8 PP6_7 PP6_6 PP7_23 PP7_22 PP7_21 PP7_20 PP7_19 PP7_18 PP7_17 \
        PP7_16 PP7_15 PP7_14 PP7_13 PP7_12 PP7_11 PP7_10 PP7_9 PP7_8 PP7_7 \
        PP8_22 PP8_21 PP8_20 PP8_19 PP8_18 PP8_17 PP8_16 PP8_15 PP8_14 \
        PP8_13 PP8_12 PP8_11 PP8_10 PP8_9 PP8_8 PP9_21 PP9_20 PP9_19 \
        PP9_18 PP9_17 PP9_16 PP9_15 PP9_14 PP9_13 PP9_12 PP9_11 PP9_10 \
        PP9_9 PP10_20 PP10_19 PP10_18 PP10_17 PP10_16 PP10_15 PP10_14 \
        PP10_13 PP10_12 PP10_11 PP10_10 PP11_19 PP11_18 PP11_17 PP11_16 \
        PP11_15 PP11_14 PP11_13 PP11_12 PP11_11 PP12_19 PP12_18 PP12_17 \
        PP12_16 PP12_15 PP12_14 PP12_13 PP12_12 inh_gnd inh_vdd
    U94 (UNCONNECTED14 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 S1_23 S1_22 \
        S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 S1_12 S1_11 \
        S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 UNCONNECTED15 \
        UNCONNECTED16 UNCONNECTED17 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 \
        S2_24 S2_23 S2_22 S2_21 S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 \
        S2_13 S2_12 S2_11 S2_10 S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 \
        UNCONNECTED18 GND! PP0_29 PP0_28 PP0_27 PP0_26 PP0_25 PP0_24 \
        PP0_23 PP3_22 PP6_21 PP9_20 PP12_19 PP12_18 PP12_17 PP12_16 \
        PP12_15 PP12_14 PP12_13 PP11_12 PP8_11 PP5_10 PP2_9 PP0_8 PP0_7 \
        PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 GND! GND! PP1_29 PP1_28 PP1_27 \
        PP1_26 PP1_25 PP1_24 PP1_23 PP4_22 PP7_21 PP10_20 W1_19 W1_18 \
        W1_17 W1_16 W1_15 W1_14 W1_13 PP12_12 PP9_11 PP6_10 PP3_9 PP1_8 \
        PP1_7 PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 GND! PP2_28 PP2_27 PP2_26 \
        PP2_25 PP2_24 PP2_23 PP5_22 PP8_21 W2_20 W2_19 W2_18 W2_17 W2_16 \
        W2_15 W2_14 W2_13 W2_12 PP10_11 PP7_10 PP4_9 PP2_8 PP2_7 PP2_6 \
        PP2_5 PP2_4 PP2_3 GND! PP3_27 PP3_26 PP3_25 PP3_24 PP3_23 PP6_22 \
        PP9_21 W3_20 W3_19 W3_18 W3_17 W3_16 W3_15 W3_14 W3_13 W3_12 \
        PP11_11 PP8_10 PP5_9 PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 PP4_26 \
        PP4_25 PP4_24 PP4_23 PP7_22 W4_21 W4_20 W4_19 W4_18 W4_17 W4_16 \
        W4_15 W4_14 W4_13 W4_12 W4_11 PP9_10 PP6_9 PP4_8 PP4_7 PP4_6 PP4_5 \
        PP4_4 PP5_25 PP5_24 PP5_23 PP8_22 W5_21 W5_20 W5_19 W5_18 W5_17 \
        W5_16 W5_15 W5_14 W5_13 W5_12 W5_11 PP10_10 PP7_9 PP5_8 PP5_7 \
        PP5_6 PP5_5 PP6_24 PP6_23 W6_22 W6_21 W6_20 W6_19 W6_18 W6_17 \
        W6_16 W6_15 W6_14 W6_13 W6_12 W6_11 W6_10 PP8_9 PP6_8 PP6_7 PP6_6 \
        PP7_23 W7_22 W7_21 W7_20 W7_19 W7_18 W7_17 W7_16 W7_15 W7_14 W7_13 \
        W7_12 W7_11 W7_10 PP9_9 PP7_8 PP7_7 W8_23 W8_22 W8_21 W8_20 W8_19 \
        W8_18 W8_17 W8_16 W8_15 W8_14 W8_13 W8_12 W8_11 W8_10 W8_9 PP8_8 \
        inh_gnd inh_vdd) DADTR_30_0_29_1_2001
    Thru\#0 (GND! S2_1) iprobe
    Thru\#4 (GND! S1_30) iprobe
    Thru\#3 (GND! S1_2) iprobe
    Thru\#2 (GND! S1_1) iprobe
    Thru\#1 (GND! S1_0) iprobe
    U9 (W4_13 W8_12 PP9_12 PP10_12 inh_gnd inh_vdd) UBHA_12
    U8 (W3_13 W7_12 PP6_12 PP7_12 PP8_12 inh_gnd inh_vdd) UBFA_12_491
    U7 (W2_13 W6_12 PP3_12 PP4_12 PP5_12 inh_gnd inh_vdd) UBFA_12_490
    U6 (W1_13 W5_12 PP0_12 PP1_12 PP2_12 inh_gnd inh_vdd) UBFA_12_489
    U5 (W4_12 W8_11 PP6_11 PP7_11 inh_gnd inh_vdd) UBHA_11
    U43 (W8_23 W8_22 PP0_22 PP1_22 PP2_22 inh_gnd inh_vdd) UBFA_22_525
    U42 (W7_22 W8_21 PP3_21 PP4_21 PP5_21 inh_gnd inh_vdd) UBFA_21_524
    U41 (W6_22 W7_21 PP0_21 PP1_21 PP2_21 inh_gnd inh_vdd) UBFA_21_523
    U40 (W6_21 W8_20 PP6_20 PP7_20 PP8_20 inh_gnd inh_vdd) UBFA_20_522
    U4 (W3_12 W7_11 PP3_11 PP4_11 PP5_11 inh_gnd inh_vdd) UBFA_11_488
    U39 (W5_21 W7_20 PP3_20 PP4_20 PP5_20 inh_gnd inh_vdd) UBFA_20_521
    U38 (W4_21 W6_20 PP0_20 PP1_20 PP2_20 inh_gnd inh_vdd) UBFA_20_520
    U37 (W5_20 W8_19 PP9_19 PP10_19 PP11_19 inh_gnd inh_vdd) UBFA_19_519
    U36 (W4_20 W7_19 PP6_19 PP7_19 PP8_19 inh_gnd inh_vdd) UBFA_19_518
    U35 (W3_20 W6_19 PP3_19 PP4_19 PP5_19 inh_gnd inh_vdd) UBFA_19_517
    U34 (W2_20 W5_19 PP0_19 PP1_19 PP2_19 inh_gnd inh_vdd) UBFA_19_516
    U33 (W4_19 W8_18 PP9_18 PP10_18 PP11_18 inh_gnd inh_vdd) UBFA_18_515
    U32 (W3_19 W7_18 PP6_18 PP7_18 PP8_18 inh_gnd inh_vdd) UBFA_18_514
    U31 (W2_19 W6_18 PP3_18 PP4_18 PP5_18 inh_gnd inh_vdd) UBFA_18_513
    U30 (W1_19 W5_18 PP0_18 PP1_18 PP2_18 inh_gnd inh_vdd) UBFA_18_512
    U3 (W2_12 W6_11 PP0_11 PP1_11 PP2_11 inh_gnd inh_vdd) UBFA_11_487
    U29 (W4_18 W8_17 PP9_17 PP10_17 PP11_17 inh_gnd inh_vdd) UBFA_17_511
    U28 (W3_18 W7_17 PP6_17 PP7_17 PP8_17 inh_gnd inh_vdd) UBFA_17_510
    U27 (W2_18 W6_17 PP3_17 PP4_17 PP5_17 inh_gnd inh_vdd) UBFA_17_509
    U26 (W1_18 W5_17 PP0_17 PP1_17 PP2_17 inh_gnd inh_vdd) UBFA_17_508
    U25 (W4_17 W8_16 PP9_16 PP10_16 PP11_16 inh_gnd inh_vdd) UBFA_16_507
    U24 (W3_17 W7_16 PP6_16 PP7_16 PP8_16 inh_gnd inh_vdd) UBFA_16_506
    U23 (W2_17 W6_16 PP3_16 PP4_16 PP5_16 inh_gnd inh_vdd) UBFA_16_505
    U22 (W1_17 W5_16 PP0_16 PP1_16 PP2_16 inh_gnd inh_vdd) UBFA_16_504
    U21 (W4_16 W8_15 PP9_15 PP10_15 PP11_15 inh_gnd inh_vdd) UBFA_15_503
    U20 (W3_16 W7_15 PP6_15 PP7_15 PP8_15 inh_gnd inh_vdd) UBFA_15_502
    U2 (W5_11 W8_10 PP3_10 PP4_10 inh_gnd inh_vdd) UBHA_10
    U19 (W2_16 W6_15 PP3_15 PP4_15 PP5_15 inh_gnd inh_vdd) UBFA_15_501
    U18 (W1_16 W5_15 PP0_15 PP1_15 PP2_15 inh_gnd inh_vdd) UBFA_15_500
    U17 (W4_15 W8_14 PP9_14 PP10_14 PP11_14 inh_gnd inh_vdd) UBFA_14_499
    U16 (W3_15 W7_14 PP6_14 PP7_14 PP8_14 inh_gnd inh_vdd) UBFA_14_498
    U15 (W2_15 W6_14 PP3_14 PP4_14 PP5_14 inh_gnd inh_vdd) UBFA_14_497
    U14 (W1_15 W5_14 PP0_14 PP1_14 PP2_14 inh_gnd inh_vdd) UBFA_14_496
    U13 (W4_14 W8_13 PP9_13 PP10_13 PP11_13 inh_gnd inh_vdd) UBFA_13_495
    U12 (W3_14 W7_13 PP6_13 PP7_13 PP8_13 inh_gnd inh_vdd) UBFA_13_494
    U11 (W2_14 W6_13 PP3_13 PP4_13 PP5_13 inh_gnd inh_vdd) UBFA_13_493
    U10 (W1_14 W5_13 PP0_13 PP1_13 PP2_13 inh_gnd inh_vdd) UBFA_13_492
    U1 (W4_11 W7_10 PP0_10 PP1_10 PP2_10 inh_gnd inh_vdd) UBFA_10_486
    U0 (W6_10 W8_9 PP0_9 PP1_9 inh_gnd inh_vdd) UBHA_9
ends DADTR_30_0_29_1_2000
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_566
// View name: schematic
subckt UBFA_17_566 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_566
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_565
// View name: schematic
subckt UBFA_16_565 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_565
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_564
// View name: schematic
subckt UBFA_16_564 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_16_564
// End of subcircuit definition.

// Library name: CORE9GPLL
// Cell name: ND2LL
// View name: cmos_sch
subckt ND2LL A B Z inh_gnd inh_vdd
    MP1 (Z B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.77u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 lpe=0
    MP0 (Z A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.77u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 lpe=0
    MN1 (Z B net15 inh_gnd) ENLLGP_BS3JU w=0.64u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN0 (net15 A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.64u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
ends ND2LL
// End of subcircuit definition.

// Library name: CORE9GPLL
// Cell name: NR2LL
// View name: cmos_sch
subckt NR2LL A B Z inh_gnd inh_vdd
    MP1 (Z B net028 inh_vdd) EPLLGP_BS3JU w=1.05u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 lpe=0
    MP0 (net028 A inh_vdd inh_vdd) EPLLGP_BS3JU w=1.05u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MN1 (Z B inh_gnd inh_gnd) ENLLGP_BS3JU w=0.34u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN0 (Z A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.34u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
ends NR2LL
// End of subcircuit definition.

// Library name: CORE9GPLL
// Cell name: ND2ALL
// View name: cmos_sch
subckt ND2ALL A B Z inh_gnd inh_vdd
    MP4 (net025 A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.3u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP1 (Z B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.77u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 lpe=0
    MP0 (Z net025 inh_vdd inh_vdd) EPLLGP_BS3JU w=0.77u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MN4 (net025 A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.15u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN1 (Z B net12 inh_gnd) ENLLGP_BS3JU w=0.64u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN0 (net12 net025 inh_gnd inh_gnd) ENLLGP_BS3JU w=0.64u l=0.13u \
        nfing=1 ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 \
        lpe=0
ends ND2ALL
// End of subcircuit definition.

// Library name: CORE9GPLL
// Cell name: IVLLX05
// View name: cmos_sch
subckt IVLLX05 A Z inh_gnd inh_vdd
    MP0 (Z A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.47u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 lpe=0
    MN0 (Z A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.25u l=0.13u nfing=1 ncrsd=1 \
        number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
ends IVLLX05
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_16_563
// View name: schematic
subckt UBFA_16_563 C S X Y Z inh_gnd inh_vdd
    g22 (Y Z n_0 inh_gnd inh_vdd) ND2LL
    g21 (Y Z n_1 inh_gnd inh_vdd) NR2LL
    g20 (n_1 n_0 S inh_gnd inh_vdd) ND2ALL
    g19 (n_1 C inh_gnd inh_vdd) IVLLX05
ends UBFA_16_563
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_15
// View name: schematic
subckt UBHA_15 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_562
// View name: schematic
subckt UBFA_15_562 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_562
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_15_561
// View name: schematic
subckt UBFA_15_561 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_15_561
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_14
// View name: schematic
subckt UBHA_14 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_18_568
// View name: schematic
subckt UBFA_18_568 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_18_568
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_17_567
// View name: schematic
subckt UBFA_17_567 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_17_567
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBFA_14_560
// View name: schematic
subckt UBFA_14_560 C S X Y Z inh_gnd inh_vdd
    g49 (Y X Z C S inh_gnd inh_vdd) FA1LL
ends UBFA_14_560
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBHA_13
// View name: schematic
subckt UBHA_13 C S X Y inh_gnd inh_vdd
    g17 (X Y C S inh_gnd inh_vdd) HA1LL
ends UBHA_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: DADTR_16_0_16_1_1000
// View name: schematic
subckt DADTR_16_0_16_1_1000 S1_30 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 \
        S1_23 S1_22 S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 \
        S1_12 S1_11 S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 S1_2 S1_1 \
        S1_0 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 S2_22 S2_21 \
        S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 S2_11 S2_10 \
        S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 S2_1 PP0_16 PP0_15 PP0_14 \
        PP0_13 PP0_12 PP0_11 PP0_10 PP0_9 PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 \
        PP0_3 PP0_2 PP0_1 PP0_0 PP1_16 PP1_15 PP1_14 PP1_13 PP1_12 PP1_11 \
        PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 PP1_1 \
        PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 PP2_11 PP2_10 PP2_9 \
        PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 PP2_2 PP3_18 PP3_17 PP3_16 \
        PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 PP3_10 PP3_9 PP3_8 PP3_7 PP3_6 \
        PP3_5 PP3_4 PP3_3 PP4_19 PP4_18 PP4_17 PP4_16 PP4_15 PP4_14 PP4_13 \
        PP4_12 PP4_11 PP4_10 PP4_9 PP4_8 PP4_7 PP4_6 PP4_5 PP4_4 PP5_20 \
        PP5_19 PP5_18 PP5_17 PP5_16 PP5_15 PP5_14 PP5_13 PP5_12 PP5_11 \
        PP5_10 PP5_9 PP5_8 PP5_7 PP5_6 PP5_5 PP6_21 PP6_20 PP6_19 PP6_18 \
        PP6_17 PP6_16 PP6_15 PP6_14 PP6_13 PP6_12 PP6_11 PP6_10 PP6_9 \
        PP6_8 PP6_7 PP6_6 PP7_22 PP7_21 PP7_20 PP7_19 PP7_18 PP7_17 PP7_16 \
        PP7_15 PP7_14 PP7_13 PP7_12 PP7_11 PP7_10 PP7_9 PP7_8 PP7_7 PP8_23 \
        PP8_22 PP8_21 PP8_20 PP8_19 PP8_18 PP8_17 PP8_16 PP8_15 PP8_14 \
        PP8_13 PP8_12 PP8_11 PP8_10 PP8_9 PP8_8 PP9_24 PP9_23 PP9_22 \
        PP9_21 PP9_20 PP9_19 PP9_18 PP9_17 PP9_16 PP9_15 PP9_14 PP9_13 \
        PP9_12 PP9_11 PP9_10 PP9_9 PP10_25 PP10_24 PP10_23 PP10_22 PP10_21 \
        PP10_20 PP10_19 PP10_18 PP10_17 PP10_16 PP10_15 PP10_14 PP10_13 \
        PP10_12 PP10_11 PP10_10 PP11_26 PP11_25 PP11_24 PP11_23 PP11_22 \
        PP11_21 PP11_20 PP11_19 PP11_18 PP11_17 PP11_16 PP11_15 PP11_14 \
        PP11_13 PP11_12 PP11_11 PP12_27 PP12_26 PP12_25 PP12_24 PP12_23 \
        PP12_22 PP12_21 PP12_20 PP12_19 PP12_18 PP12_17 PP12_16 PP12_15 \
        PP12_14 PP12_13 PP12_12 PP13_28 PP13_27 PP13_26 PP13_25 PP13_24 \
        PP13_23 PP13_22 PP13_21 PP13_20 PP13_19 PP13_18 PP13_17 PP13_16 \
        PP13_15 PP13_14 PP13_13 PP14_29 PP14_28 PP14_27 PP14_26 PP14_25 \
        PP14_24 PP14_23 PP14_22 PP14_21 PP14_20 PP14_19 PP14_18 PP14_17 \
        PP14_16 PP14_15 PP14_14 PP15_30 PP15_29 PP15_28 PP15_27 PP15_26 \
        PP15_25 PP15_24 PP15_23 PP15_22 PP15_21 PP15_20 PP15_19 PP15_18 \
        PP15_17 PP15_16 PP15_15 inh_gnd inh_vdd
    U158 (UNCONNECTED19 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 S1_23 S1_22 \
        S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 S1_12 S1_11 \
        S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 UNCONNECTED20 \
        UNCONNECTED21 UNCONNECTED22 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 \
        S2_24 S2_23 S2_22 S2_21 S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 \
        S2_13 S2_12 S2_11 S2_10 S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 \
        UNCONNECTED23 GND! PP14_29 PP13_28 PP12_27 PP11_26 PP10_25 PP9_24 \
        PP8_23 PP7_22 PP6_21 PP5_20 PP4_19 PP6_18 PP8_17 PP9_16 PP8_15 \
        PP5_14 PP2_13 PP0_12 PP0_11 PP0_10 PP0_9 PP0_8 PP0_7 PP0_6 PP0_5 \
        PP0_4 PP0_3 PP0_2 GND! GND! PP15_29 PP14_28 PP13_27 PP12_26 \
        PP11_25 PP10_24 PP9_23 PP8_22 PP7_21 PP6_20 PP5_19 PP7_18 PP9_17 \
        PP10_16 PP9_15 PP6_14 PP3_13 PP1_12 PP1_11 PP1_10 PP1_9 PP1_8 \
        PP1_7 PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 GND! PP15_28 PP14_27 PP13_26 \
        PP12_25 PP11_24 PP10_23 PP9_22 PP8_21 PP7_20 PP6_19 PP8_18 PP10_17 \
        PP11_16 PP10_15 PP7_14 PP4_13 PP2_12 PP2_11 PP2_10 PP2_9 PP2_8 \
        PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 GND! PP15_27 PP14_26 PP13_25 PP12_24 \
        PP11_23 PP10_22 PP9_21 PP8_20 PP7_19 PP9_18 PP11_17 PP12_16 \
        PP11_15 PP8_14 PP5_13 PP3_12 PP3_11 PP3_10 PP3_9 PP3_8 PP3_7 PP3_6 \
        PP3_5 PP3_4 PP3_3 PP15_26 PP14_25 PP13_24 PP12_23 PP11_22 PP10_21 \
        PP9_20 PP8_19 PP10_18 PP12_17 PP13_16 PP12_15 PP9_14 PP6_13 PP4_12 \
        PP4_11 PP4_10 PP4_9 PP4_8 PP4_7 PP4_6 PP4_5 PP4_4 PP15_25 PP14_24 \
        PP13_23 PP12_22 PP11_21 PP10_20 PP9_19 PP11_18 PP13_17 PP14_16 \
        PP13_15 PP10_14 PP7_13 PP5_12 PP5_11 PP5_10 PP5_9 PP5_8 PP5_7 \
        PP5_6 PP5_5 PP15_24 PP14_23 PP13_22 PP12_21 PP11_20 PP10_19 \
        PP12_18 PP14_17 PP15_16 PP14_15 PP11_14 PP8_13 PP6_12 PP6_11 \
        PP6_10 PP6_9 PP6_8 PP6_7 PP6_6 PP15_23 PP14_22 PP13_21 PP12_20 \
        PP11_19 PP13_18 PP15_17 W7_16 PP15_15 PP12_14 PP9_13 PP7_12 PP7_11 \
        PP7_10 PP7_9 PP7_8 PP7_7 PP15_22 PP14_21 PP13_20 PP12_19 PP14_18 \
        W8_17 W8_16 W8_15 PP13_14 PP10_13 PP8_12 PP8_11 PP8_10 PP8_9 PP8_8 \
        PP15_21 PP14_20 PP13_19 PP15_18 W9_17 W9_16 W9_15 PP14_14 PP11_13 \
        PP9_12 PP9_11 PP9_10 PP9_9 PP15_20 PP14_19 W10_18 W10_17 W10_16 \
        W10_15 W10_14 PP12_13 PP10_12 PP10_11 PP10_10 PP15_19 W11_18 \
        W11_17 W11_16 W11_15 W11_14 PP13_13 PP11_12 PP11_11 W12_19 W12_18 \
        W12_17 W12_16 W12_15 W12_14 W12_13 PP12_12 inh_gnd inh_vdd) \
        DADTR_30_0_29_1_2000
    Thru\#0 (GND! S2_1) iprobe
    Thru\#4 (GND! S1_30) iprobe
    Thru\#3 (GND! S1_2) iprobe
    Thru\#2 (GND! S1_1) iprobe
    Thru\#1 (GND! S1_0) iprobe
    U9 (W10_18 W11_17 PP2_17 PP3_17 PP4_17 inh_gnd inh_vdd) UBFA_17_566
    U8 (W10_17 W12_16 PP6_16 PP7_16 PP8_16 inh_gnd inh_vdd) UBFA_16_565
    U7 (W9_17 W11_16 PP3_16 PP4_16 PP5_16 inh_gnd inh_vdd) UBFA_16_564
    U6 (W8_17 W10_16 VDD! PP1_16 PP2_16 inh_gnd inh_vdd) UBFA_16_563
    U5 (W9_16 W12_15 PP6_15 PP7_15 inh_gnd inh_vdd) UBHA_15
    U4 (W8_16 W11_15 PP3_15 PP4_15 PP5_15 inh_gnd inh_vdd) UBFA_15_562
    U3 (W7_16 W10_15 PP0_15 PP1_15 PP2_15 inh_gnd inh_vdd) UBFA_15_561
    U2 (W9_15 W12_14 PP3_14 PP4_14 inh_gnd inh_vdd) UBHA_14
    U11 (W12_19 W12_18 PP3_18 PP4_18 PP5_18 inh_gnd inh_vdd) UBFA_18_568
    U10 (W11_18 W12_17 PP5_17 PP6_17 PP7_17 inh_gnd inh_vdd) UBFA_17_567
    U1 (W8_15 W11_14 PP0_14 PP1_14 PP2_14 inh_gnd inh_vdd) UBFA_14_560
    U0 (W10_14 W12_13 PP0_13 PP1_13 inh_gnd inh_vdd) UBHA_13
ends DADTR_16_0_16_1_1000
// End of subcircuit definition.

// Library name: CORE9GPLL
// Cell name: AN2LL
// View name: cmos_sch
subckt AN2LL A B Z inh_gnd inh_vdd
    MP2 (Z net038 inh_vdd inh_vdd) EPLLGP_BS3JU w=1.05u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP1 (net038 B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.38u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP0 (net038 A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.38u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MN2 (Z net038 inh_gnd inh_gnd) ENLLGP_BS3JU w=0.585u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN1 (net038 B net12 inh_gnd) ENLLGP_BS3JU w=0.32u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN0 (net12 A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.32u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
ends AN2LL
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_0
// View name: schematic
subckt NU1BPPG_15_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_0
// View name: schematic
subckt UB1BPPG_8_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_0
// View name: schematic
subckt UB1BPPG_7_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_0
// View name: schematic
subckt UB1BPPG_6_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_0
// View name: schematic
subckt UB1BPPG_5_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_0
// View name: schematic
subckt UB1BPPG_4_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_0
// View name: schematic
subckt UB1BPPG_3_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_0
// View name: schematic
subckt UB1BPPG_2_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_0
// View name: schematic
subckt UB1BPPG_1_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_0
// View name: schematic
subckt UB1BPPG_14_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_0
// View name: schematic
subckt UB1BPPG_13_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_0
// View name: schematic
subckt UB1BPPG_12_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_0
// View name: schematic
subckt UB1BPPG_11_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_0
// View name: schematic
subckt UB1BPPG_10_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_0
// View name: schematic
subckt UB1BPPG_9_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_0
// View name: schematic
subckt UB1BPPG_0_0 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_0
// View name: schematic
subckt TCUVPPG_15_0_0 O_15 O_14 O_13 O_12 O_11 O_10 O_9 O_8 O_7 O_6 O_5 \
        O_4 O_3 O_2 O_1 O_0 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 \
        IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2 \
        inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_0
    g2 (NEG O_15 inh_gnd inh_vdd) IVLLX05
    U9 (O_8 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_0
    U8 (O_7 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_0
    U7 (O_6 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_0
    U6 (O_5 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_0
    U5 (O_4 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_0
    U4 (O_3 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_0
    U3 (O_2 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_0
    U2 (O_1 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_0
    U15 (O_14 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_0
    U14 (O_13 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_0
    U13 (O_12 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_0
    U12 (O_11 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_0
    U11 (O_10 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_0
    U10 (O_9 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_0
    U1 (O_0 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_0
ends TCUVPPG_15_0_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_8
// View name: schematic
subckt NU1BPPG_15_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_8
// View name: schematic
subckt UB1BPPG_8_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_8
// View name: schematic
subckt UB1BPPG_7_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_8
// View name: schematic
subckt UB1BPPG_6_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_8
// View name: schematic
subckt UB1BPPG_5_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_8
// View name: schematic
subckt UB1BPPG_4_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_8
// View name: schematic
subckt UB1BPPG_3_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_8
// View name: schematic
subckt UB1BPPG_2_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_8
// View name: schematic
subckt UB1BPPG_1_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_8
// View name: schematic
subckt UB1BPPG_14_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_8
// View name: schematic
subckt UB1BPPG_13_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_8
// View name: schematic
subckt UB1BPPG_12_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_8
// View name: schematic
subckt UB1BPPG_11_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_8
// View name: schematic
subckt UB1BPPG_10_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_8
// View name: schematic
subckt UB1BPPG_9_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_8
// View name: schematic
subckt UB1BPPG_0_8 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_8
// View name: schematic
subckt TCUVPPG_15_0_8 O_23 O_22 O_21 O_20 O_19 O_18 O_17 O_16 O_15 O_14 \
        O_13 O_12 O_11 O_10 O_9 O_8 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_8
    g2 (NEG O_23 inh_gnd inh_vdd) IVLLX05
    U9 (O_16 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_8
    U8 (O_15 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_8
    U7 (O_14 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_8
    U6 (O_13 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_8
    U5 (O_12 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_8
    U4 (O_11 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_8
    U3 (O_10 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_8
    U2 (O_9 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_8
    U15 (O_22 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_8
    U14 (O_21 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_8
    U13 (O_20 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_8
    U12 (O_19 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_8
    U11 (O_18 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_8
    U10 (O_17 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_8
    U1 (O_8 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_8
ends TCUVPPG_15_0_8
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_7
// View name: schematic
subckt NU1BPPG_15_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_7
// View name: schematic
subckt UB1BPPG_8_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_7
// View name: schematic
subckt UB1BPPG_7_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_7
// View name: schematic
subckt UB1BPPG_6_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_7
// View name: schematic
subckt UB1BPPG_5_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_7
// View name: schematic
subckt UB1BPPG_4_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_7
// View name: schematic
subckt UB1BPPG_3_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_7
// View name: schematic
subckt UB1BPPG_2_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_7
// View name: schematic
subckt UB1BPPG_1_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_7
// View name: schematic
subckt UB1BPPG_14_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_7
// View name: schematic
subckt UB1BPPG_13_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_7
// View name: schematic
subckt UB1BPPG_12_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_7
// View name: schematic
subckt UB1BPPG_11_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_7
// View name: schematic
subckt UB1BPPG_10_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_7
// View name: schematic
subckt UB1BPPG_9_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_7
// View name: schematic
subckt UB1BPPG_0_7 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_7
// View name: schematic
subckt TCUVPPG_15_0_7 O_22 O_21 O_20 O_19 O_18 O_17 O_16 O_15 O_14 O_13 \
        O_12 O_11 O_10 O_9 O_8 O_7 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_7
    g2 (NEG O_22 inh_gnd inh_vdd) IVLLX05
    U9 (O_15 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_7
    U8 (O_14 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_7
    U7 (O_13 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_7
    U6 (O_12 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_7
    U5 (O_11 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_7
    U4 (O_10 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_7
    U3 (O_9 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_7
    U2 (O_8 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_7
    U15 (O_21 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_7
    U14 (O_20 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_7
    U13 (O_19 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_7
    U12 (O_18 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_7
    U11 (O_17 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_7
    U10 (O_16 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_7
    U1 (O_7 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_7
ends TCUVPPG_15_0_7
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_6
// View name: schematic
subckt NU1BPPG_15_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_6
// View name: schematic
subckt UB1BPPG_8_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_6
// View name: schematic
subckt UB1BPPG_7_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_6
// View name: schematic
subckt UB1BPPG_6_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_6
// View name: schematic
subckt UB1BPPG_5_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_6
// View name: schematic
subckt UB1BPPG_4_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_6
// View name: schematic
subckt UB1BPPG_3_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_6
// View name: schematic
subckt UB1BPPG_2_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_6
// View name: schematic
subckt UB1BPPG_1_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_6
// View name: schematic
subckt UB1BPPG_14_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_6
// View name: schematic
subckt UB1BPPG_13_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_6
// View name: schematic
subckt UB1BPPG_12_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_6
// View name: schematic
subckt UB1BPPG_11_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_6
// View name: schematic
subckt UB1BPPG_10_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_6
// View name: schematic
subckt UB1BPPG_9_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_6
// View name: schematic
subckt UB1BPPG_0_6 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_6
// View name: schematic
subckt TCUVPPG_15_0_6 O_21 O_20 O_19 O_18 O_17 O_16 O_15 O_14 O_13 O_12 \
        O_11 O_10 O_9 O_8 O_7 O_6 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_6
    g2 (NEG O_21 inh_gnd inh_vdd) IVLLX05
    U9 (O_14 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_6
    U8 (O_13 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_6
    U7 (O_12 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_6
    U6 (O_11 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_6
    U5 (O_10 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_6
    U4 (O_9 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_6
    U3 (O_8 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_6
    U2 (O_7 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_6
    U15 (O_20 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_6
    U14 (O_19 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_6
    U13 (O_18 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_6
    U12 (O_17 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_6
    U11 (O_16 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_6
    U10 (O_15 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_6
    U1 (O_6 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_6
ends TCUVPPG_15_0_6
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_5
// View name: schematic
subckt NU1BPPG_15_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_5
// View name: schematic
subckt UB1BPPG_8_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_5
// View name: schematic
subckt UB1BPPG_7_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_5
// View name: schematic
subckt UB1BPPG_6_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_5
// View name: schematic
subckt UB1BPPG_5_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_5
// View name: schematic
subckt UB1BPPG_4_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_5
// View name: schematic
subckt UB1BPPG_3_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_5
// View name: schematic
subckt UB1BPPG_2_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_5
// View name: schematic
subckt UB1BPPG_1_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_5
// View name: schematic
subckt UB1BPPG_14_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_5
// View name: schematic
subckt UB1BPPG_13_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_5
// View name: schematic
subckt UB1BPPG_12_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_5
// View name: schematic
subckt UB1BPPG_11_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_5
// View name: schematic
subckt UB1BPPG_10_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_5
// View name: schematic
subckt UB1BPPG_9_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_5
// View name: schematic
subckt UB1BPPG_0_5 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_5
// View name: schematic
subckt TCUVPPG_15_0_5 O_20 O_19 O_18 O_17 O_16 O_15 O_14 O_13 O_12 O_11 \
        O_10 O_9 O_8 O_7 O_6 O_5 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 \
        IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2 \
        inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_5
    g2 (NEG O_20 inh_gnd inh_vdd) IVLLX05
    U9 (O_13 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_5
    U8 (O_12 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_5
    U7 (O_11 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_5
    U6 (O_10 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_5
    U5 (O_9 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_5
    U4 (O_8 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_5
    U3 (O_7 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_5
    U2 (O_6 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_5
    U15 (O_19 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_5
    U14 (O_18 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_5
    U13 (O_17 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_5
    U12 (O_16 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_5
    U11 (O_15 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_5
    U10 (O_14 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_5
    U1 (O_5 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_5
ends TCUVPPG_15_0_5
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_4
// View name: schematic
subckt NU1BPPG_15_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_4
// View name: schematic
subckt UB1BPPG_8_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_4
// View name: schematic
subckt UB1BPPG_7_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_4
// View name: schematic
subckt UB1BPPG_6_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_4
// View name: schematic
subckt UB1BPPG_5_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_4
// View name: schematic
subckt UB1BPPG_4_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_4
// View name: schematic
subckt UB1BPPG_3_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_4
// View name: schematic
subckt UB1BPPG_2_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_4
// View name: schematic
subckt UB1BPPG_1_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_4
// View name: schematic
subckt UB1BPPG_14_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_4
// View name: schematic
subckt UB1BPPG_13_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_4
// View name: schematic
subckt UB1BPPG_12_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_4
// View name: schematic
subckt UB1BPPG_11_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_4
// View name: schematic
subckt UB1BPPG_10_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_4
// View name: schematic
subckt UB1BPPG_9_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_4
// View name: schematic
subckt UB1BPPG_0_4 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_4
// View name: schematic
subckt TCUVPPG_15_0_4 O_19 O_18 O_17 O_16 O_15 O_14 O_13 O_12 O_11 O_10 \
        O_9 O_8 O_7 O_6 O_5 O_4 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 \
        IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2 \
        inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_4
    g2 (NEG O_19 inh_gnd inh_vdd) IVLLX05
    U9 (O_12 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_4
    U8 (O_11 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_4
    U7 (O_10 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_4
    U6 (O_9 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_4
    U5 (O_8 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_4
    U4 (O_7 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_4
    U3 (O_6 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_4
    U2 (O_5 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_4
    U15 (O_18 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_4
    U14 (O_17 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_4
    U13 (O_16 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_4
    U12 (O_15 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_4
    U11 (O_14 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_4
    U10 (O_13 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_4
    U1 (O_4 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_4
ends TCUVPPG_15_0_4
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_3
// View name: schematic
subckt NU1BPPG_15_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_3
// View name: schematic
subckt UB1BPPG_8_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_3
// View name: schematic
subckt UB1BPPG_7_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_3
// View name: schematic
subckt UB1BPPG_6_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_3
// View name: schematic
subckt UB1BPPG_5_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_3
// View name: schematic
subckt UB1BPPG_4_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_3
// View name: schematic
subckt UB1BPPG_3_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_3
// View name: schematic
subckt UB1BPPG_2_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_3
// View name: schematic
subckt UB1BPPG_1_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_3
// View name: schematic
subckt UB1BPPG_14_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_3
// View name: schematic
subckt UB1BPPG_13_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_3
// View name: schematic
subckt UB1BPPG_12_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_3
// View name: schematic
subckt UB1BPPG_11_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_3
// View name: schematic
subckt UB1BPPG_10_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_3
// View name: schematic
subckt UB1BPPG_9_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_3
// View name: schematic
subckt UB1BPPG_0_3 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_3
// View name: schematic
subckt TCUVPPG_15_0_3 O_18 O_17 O_16 O_15 O_14 O_13 O_12 O_11 O_10 O_9 O_8 \
        O_7 O_6 O_5 O_4 O_3 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 \
        IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2 \
        inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_3
    g2 (NEG O_18 inh_gnd inh_vdd) IVLLX05
    U9 (O_11 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_3
    U8 (O_10 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_3
    U7 (O_9 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_3
    U6 (O_8 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_3
    U5 (O_7 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_3
    U4 (O_6 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_3
    U3 (O_5 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_3
    U2 (O_4 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_3
    U15 (O_17 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_3
    U14 (O_16 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_3
    U13 (O_15 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_3
    U12 (O_14 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_3
    U11 (O_13 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_3
    U10 (O_12 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_3
    U1 (O_3 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_3
ends TCUVPPG_15_0_3
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_2
// View name: schematic
subckt NU1BPPG_15_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_2
// View name: schematic
subckt UB1BPPG_8_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_2
// View name: schematic
subckt UB1BPPG_7_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_2
// View name: schematic
subckt UB1BPPG_6_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_2
// View name: schematic
subckt UB1BPPG_5_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_2
// View name: schematic
subckt UB1BPPG_4_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_2
// View name: schematic
subckt UB1BPPG_3_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_2
// View name: schematic
subckt UB1BPPG_2_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_2
// View name: schematic
subckt UB1BPPG_1_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_2
// View name: schematic
subckt UB1BPPG_14_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_2
// View name: schematic
subckt UB1BPPG_13_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_2
// View name: schematic
subckt UB1BPPG_12_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_2
// View name: schematic
subckt UB1BPPG_11_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_2
// View name: schematic
subckt UB1BPPG_10_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_2
// View name: schematic
subckt UB1BPPG_9_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_2
// View name: schematic
subckt UB1BPPG_0_2 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_2
// View name: schematic
subckt TCUVPPG_15_0_2 O_17 O_16 O_15 O_14 O_13 O_12 O_11 O_10 O_9 O_8 O_7 \
        O_6 O_5 O_4 O_3 O_2 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 \
        IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2 \
        inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_2
    g2 (NEG O_17 inh_gnd inh_vdd) IVLLX05
    U9 (O_10 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_2
    U8 (O_9 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_2
    U7 (O_8 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_2
    U6 (O_7 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_2
    U5 (O_6 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_2
    U4 (O_5 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_2
    U3 (O_4 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_2
    U2 (O_3 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_2
    U15 (O_16 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_2
    U14 (O_15 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_2
    U13 (O_14 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_2
    U12 (O_13 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_2
    U11 (O_12 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_2
    U10 (O_11 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_2
    U1 (O_2 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_2
ends TCUVPPG_15_0_2
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_1
// View name: schematic
subckt NU1BPPG_15_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_1
// View name: schematic
subckt UB1BPPG_8_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_1
// View name: schematic
subckt UB1BPPG_7_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_1
// View name: schematic
subckt UB1BPPG_6_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_1
// View name: schematic
subckt UB1BPPG_5_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_1
// View name: schematic
subckt UB1BPPG_4_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_1
// View name: schematic
subckt UB1BPPG_3_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_1
// View name: schematic
subckt UB1BPPG_2_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_1
// View name: schematic
subckt UB1BPPG_1_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_1
// View name: schematic
subckt UB1BPPG_14_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_1
// View name: schematic
subckt UB1BPPG_13_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_1
// View name: schematic
subckt UB1BPPG_12_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_1
// View name: schematic
subckt UB1BPPG_11_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_1
// View name: schematic
subckt UB1BPPG_10_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_1
// View name: schematic
subckt UB1BPPG_9_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_1
// View name: schematic
subckt UB1BPPG_0_1 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_1
// View name: schematic
subckt TCUVPPG_15_0_1 O_16 O_15 O_14 O_13 O_12 O_11 O_10 O_9 O_8 O_7 O_6 \
        O_5 O_4 O_3 O_2 O_1 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 \
        IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2 \
        inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_1
    g2 (NEG O_16 inh_gnd inh_vdd) IVLLX05
    U9 (O_9 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_1
    U8 (O_8 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_1
    U7 (O_7 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_1
    U6 (O_6 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_1
    U5 (O_5 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_1
    U4 (O_4 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_1
    U3 (O_3 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_1
    U2 (O_2 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_1
    U15 (O_15 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_1
    U14 (O_14 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_1
    U13 (O_13 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_1
    U12 (O_12 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_1
    U11 (O_11 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_1
    U10 (O_10 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_1
    U1 (O_1 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_1
ends TCUVPPG_15_0_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_8_15
// View name: schematic
subckt UN1BPPG_8_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_8_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_0_15
// View name: schematic
subckt UN1BPPG_0_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_0_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_9_15
// View name: schematic
subckt UN1BPPG_9_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_9_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_10_15
// View name: schematic
subckt UN1BPPG_10_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_10_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_6_15
// View name: schematic
subckt UN1BPPG_6_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_6_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_13_15
// View name: schematic
subckt UN1BPPG_13_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_13_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_12_15
// View name: schematic
subckt UN1BPPG_12_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_12_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_14_15
// View name: schematic
subckt UN1BPPG_14_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_14_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_1_15
// View name: schematic
subckt UN1BPPG_1_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_1_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_11_15
// View name: schematic
subckt UN1BPPG_11_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_11_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_3_15
// View name: schematic
subckt UN1BPPG_3_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_3_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_4_15
// View name: schematic
subckt UN1BPPG_4_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_4_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_5_15
// View name: schematic
subckt UN1BPPG_5_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_5_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_2_15
// View name: schematic
subckt UN1BPPG_2_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_2_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UN1BPPG_7_15
// View name: schematic
subckt UN1BPPG_7_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UN1BPPG_7_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NUB1BPPG_15_15
// View name: schematic
subckt NUB1BPPG_15_15 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NUB1BPPG_15_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCNVPPG_15_0_15
// View name: schematic
subckt TCNVPPG_15_0_15 O_30 O_29 O_28 O_27 O_26 O_25 O_24 O_23 O_22 O_21 \
        O_20 O_19 O_18 O_17 O_16 O_15 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U9 (NEG_23 IN1_8 IN2 inh_gnd inh_vdd) UN1BPPG_8_15
    U1 (NEG_15 IN1_0 IN2 inh_gnd inh_vdd) UN1BPPG_0_15
    U10 (NEG_24 IN1_9 IN2 inh_gnd inh_vdd) UN1BPPG_9_15
    U11 (NEG_25 IN1_10 IN2 inh_gnd inh_vdd) UN1BPPG_10_15
    U7 (NEG_21 IN1_6 IN2 inh_gnd inh_vdd) UN1BPPG_6_15
    U14 (NEG_28 IN1_13 IN2 inh_gnd inh_vdd) UN1BPPG_13_15
    U13 (NEG_27 IN1_12 IN2 inh_gnd inh_vdd) UN1BPPG_12_15
    U15 (NEG_29 IN1_14 IN2 inh_gnd inh_vdd) UN1BPPG_14_15
    U2 (NEG_16 IN1_1 IN2 inh_gnd inh_vdd) UN1BPPG_1_15
    U12 (NEG_26 IN1_11 IN2 inh_gnd inh_vdd) UN1BPPG_11_15
    U4 (NEG_18 IN1_3 IN2 inh_gnd inh_vdd) UN1BPPG_3_15
    U5 (NEG_19 IN1_4 IN2 inh_gnd inh_vdd) UN1BPPG_4_15
    U6 (NEG_20 IN1_5 IN2 inh_gnd inh_vdd) UN1BPPG_5_15
    U3 (NEG_17 IN1_2 IN2 inh_gnd inh_vdd) UN1BPPG_2_15
    U8 (NEG_22 IN1_7 IN2 inh_gnd inh_vdd) UN1BPPG_7_15
    g26 (NEG_23 O_23 inh_gnd inh_vdd) IVLLX05
    g20 (NEG_15 O_15 inh_gnd inh_vdd) IVLLX05
    g18 (NEG_24 O_24 inh_gnd inh_vdd) IVLLX05
    g28 (NEG_25 O_25 inh_gnd inh_vdd) IVLLX05
    g23 (NEG_21 O_21 inh_gnd inh_vdd) IVLLX05
    g16 (NEG_28 O_28 inh_gnd inh_vdd) IVLLX05
    g30 (NEG_27 O_27 inh_gnd inh_vdd) IVLLX05
    g22 (NEG_29 O_29 inh_gnd inh_vdd) IVLLX05
    g24 (NEG_16 O_16 inh_gnd inh_vdd) IVLLX05
    g27 (NEG_26 O_26 inh_gnd inh_vdd) IVLLX05
    g19 (NEG_18 O_18 inh_gnd inh_vdd) IVLLX05
    g21 (NEG_19 O_19 inh_gnd inh_vdd) IVLLX05
    g17 (NEG_20 O_20 inh_gnd inh_vdd) IVLLX05
    g29 (NEG_17 O_17 inh_gnd inh_vdd) IVLLX05
    g25 (NEG_22 O_22 inh_gnd inh_vdd) IVLLX05
    U16 (O_30 IN1_15 IN2 inh_gnd inh_vdd) NUB1BPPG_15_15
ends TCNVPPG_15_0_15
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_14
// View name: schematic
subckt NU1BPPG_15_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_14
// View name: schematic
subckt UB1BPPG_8_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_14
// View name: schematic
subckt UB1BPPG_7_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_14
// View name: schematic
subckt UB1BPPG_6_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_14
// View name: schematic
subckt UB1BPPG_5_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_14
// View name: schematic
subckt UB1BPPG_4_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_14
// View name: schematic
subckt UB1BPPG_3_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_14
// View name: schematic
subckt UB1BPPG_2_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_14
// View name: schematic
subckt UB1BPPG_1_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_14
// View name: schematic
subckt UB1BPPG_14_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_14
// View name: schematic
subckt UB1BPPG_13_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_14
// View name: schematic
subckt UB1BPPG_12_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_14
// View name: schematic
subckt UB1BPPG_11_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_14
// View name: schematic
subckt UB1BPPG_10_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_14
// View name: schematic
subckt UB1BPPG_9_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_14
// View name: schematic
subckt UB1BPPG_0_14 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_14
// View name: schematic
subckt TCUVPPG_15_0_14 O_29 O_28 O_27 O_26 O_25 O_24 O_23 O_22 O_21 O_20 \
        O_19 O_18 O_17 O_16 O_15 O_14 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_14
    g2 (NEG O_29 inh_gnd inh_vdd) IVLLX05
    U9 (O_22 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_14
    U8 (O_21 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_14
    U7 (O_20 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_14
    U6 (O_19 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_14
    U5 (O_18 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_14
    U4 (O_17 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_14
    U3 (O_16 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_14
    U2 (O_15 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_14
    U15 (O_28 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_14
    U14 (O_27 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_14
    U13 (O_26 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_14
    U12 (O_25 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_14
    U11 (O_24 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_14
    U10 (O_23 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_14
    U1 (O_14 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_14
ends TCUVPPG_15_0_14
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_13
// View name: schematic
subckt NU1BPPG_15_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_13
// View name: schematic
subckt UB1BPPG_8_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_13
// View name: schematic
subckt UB1BPPG_7_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_13
// View name: schematic
subckt UB1BPPG_6_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_13
// View name: schematic
subckt UB1BPPG_5_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_13
// View name: schematic
subckt UB1BPPG_4_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_13
// View name: schematic
subckt UB1BPPG_3_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_13
// View name: schematic
subckt UB1BPPG_2_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_13
// View name: schematic
subckt UB1BPPG_1_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_13
// View name: schematic
subckt UB1BPPG_14_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_13
// View name: schematic
subckt UB1BPPG_13_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_13
// View name: schematic
subckt UB1BPPG_12_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_13
// View name: schematic
subckt UB1BPPG_11_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_13
// View name: schematic
subckt UB1BPPG_10_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_13
// View name: schematic
subckt UB1BPPG_9_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_13
// View name: schematic
subckt UB1BPPG_0_13 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_13
// View name: schematic
subckt TCUVPPG_15_0_13 O_28 O_27 O_26 O_25 O_24 O_23 O_22 O_21 O_20 O_19 \
        O_18 O_17 O_16 O_15 O_14 O_13 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_13
    g2 (NEG O_28 inh_gnd inh_vdd) IVLLX05
    U9 (O_21 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_13
    U8 (O_20 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_13
    U7 (O_19 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_13
    U6 (O_18 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_13
    U5 (O_17 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_13
    U4 (O_16 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_13
    U3 (O_15 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_13
    U2 (O_14 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_13
    U15 (O_27 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_13
    U14 (O_26 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_13
    U13 (O_25 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_13
    U12 (O_24 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_13
    U11 (O_23 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_13
    U10 (O_22 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_13
    U1 (O_13 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_13
ends TCUVPPG_15_0_13
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_12
// View name: schematic
subckt NU1BPPG_15_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_12
// View name: schematic
subckt UB1BPPG_8_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_12
// View name: schematic
subckt UB1BPPG_7_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_12
// View name: schematic
subckt UB1BPPG_6_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_12
// View name: schematic
subckt UB1BPPG_5_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_12
// View name: schematic
subckt UB1BPPG_4_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_12
// View name: schematic
subckt UB1BPPG_3_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_12
// View name: schematic
subckt UB1BPPG_2_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_12
// View name: schematic
subckt UB1BPPG_1_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_12
// View name: schematic
subckt UB1BPPG_14_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_12
// View name: schematic
subckt UB1BPPG_13_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_12
// View name: schematic
subckt UB1BPPG_12_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_12
// View name: schematic
subckt UB1BPPG_11_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_12
// View name: schematic
subckt UB1BPPG_10_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_12
// View name: schematic
subckt UB1BPPG_9_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_12
// View name: schematic
subckt UB1BPPG_0_12 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_12
// View name: schematic
subckt TCUVPPG_15_0_12 O_27 O_26 O_25 O_24 O_23 O_22 O_21 O_20 O_19 O_18 \
        O_17 O_16 O_15 O_14 O_13 O_12 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_12
    g2 (NEG O_27 inh_gnd inh_vdd) IVLLX05
    U9 (O_20 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_12
    U8 (O_19 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_12
    U7 (O_18 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_12
    U6 (O_17 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_12
    U5 (O_16 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_12
    U4 (O_15 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_12
    U3 (O_14 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_12
    U2 (O_13 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_12
    U15 (O_26 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_12
    U14 (O_25 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_12
    U13 (O_24 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_12
    U12 (O_23 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_12
    U11 (O_22 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_12
    U10 (O_21 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_12
    U1 (O_12 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_12
ends TCUVPPG_15_0_12
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_11
// View name: schematic
subckt NU1BPPG_15_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_11
// View name: schematic
subckt UB1BPPG_8_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_11
// View name: schematic
subckt UB1BPPG_7_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_11
// View name: schematic
subckt UB1BPPG_6_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_11
// View name: schematic
subckt UB1BPPG_5_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_11
// View name: schematic
subckt UB1BPPG_4_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_11
// View name: schematic
subckt UB1BPPG_3_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_11
// View name: schematic
subckt UB1BPPG_2_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_11
// View name: schematic
subckt UB1BPPG_1_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_11
// View name: schematic
subckt UB1BPPG_14_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_11
// View name: schematic
subckt UB1BPPG_13_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_11
// View name: schematic
subckt UB1BPPG_12_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_11
// View name: schematic
subckt UB1BPPG_11_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_11
// View name: schematic
subckt UB1BPPG_10_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_11
// View name: schematic
subckt UB1BPPG_9_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_11
// View name: schematic
subckt UB1BPPG_0_11 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_11
// View name: schematic
subckt TCUVPPG_15_0_11 O_26 O_25 O_24 O_23 O_22 O_21 O_20 O_19 O_18 O_17 \
        O_16 O_15 O_14 O_13 O_12 O_11 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_11
    g2 (NEG O_26 inh_gnd inh_vdd) IVLLX05
    U9 (O_19 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_11
    U8 (O_18 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_11
    U7 (O_17 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_11
    U6 (O_16 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_11
    U5 (O_15 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_11
    U4 (O_14 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_11
    U3 (O_13 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_11
    U2 (O_12 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_11
    U15 (O_25 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_11
    U14 (O_24 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_11
    U13 (O_23 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_11
    U12 (O_22 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_11
    U11 (O_21 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_11
    U10 (O_20 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_11
    U1 (O_11 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_11
ends TCUVPPG_15_0_11
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_10
// View name: schematic
subckt NU1BPPG_15_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_10
// View name: schematic
subckt UB1BPPG_8_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_10
// View name: schematic
subckt UB1BPPG_7_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_10
// View name: schematic
subckt UB1BPPG_6_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_10
// View name: schematic
subckt UB1BPPG_5_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_10
// View name: schematic
subckt UB1BPPG_4_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_10
// View name: schematic
subckt UB1BPPG_3_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_10
// View name: schematic
subckt UB1BPPG_2_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_10
// View name: schematic
subckt UB1BPPG_1_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_10
// View name: schematic
subckt UB1BPPG_14_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_10
// View name: schematic
subckt UB1BPPG_13_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_10
// View name: schematic
subckt UB1BPPG_12_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_10
// View name: schematic
subckt UB1BPPG_11_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_10
// View name: schematic
subckt UB1BPPG_10_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_10
// View name: schematic
subckt UB1BPPG_9_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_10
// View name: schematic
subckt UB1BPPG_0_10 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_10
// View name: schematic
subckt TCUVPPG_15_0_10 O_25 O_24 O_23 O_22 O_21 O_20 O_19 O_18 O_17 O_16 \
        O_15 O_14 O_13 O_12 O_11 O_10 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_10
    g2 (NEG O_25 inh_gnd inh_vdd) IVLLX05
    U9 (O_18 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_10
    U8 (O_17 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_10
    U7 (O_16 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_10
    U6 (O_15 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_10
    U5 (O_14 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_10
    U4 (O_13 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_10
    U3 (O_12 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_10
    U2 (O_11 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_10
    U15 (O_24 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_10
    U14 (O_23 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_10
    U13 (O_22 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_10
    U12 (O_21 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_10
    U11 (O_20 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_10
    U10 (O_19 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_10
    U1 (O_10 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_10
ends TCUVPPG_15_0_10
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: NU1BPPG_15_9
// View name: schematic
subckt NU1BPPG_15_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends NU1BPPG_15_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_8_9
// View name: schematic
subckt UB1BPPG_8_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_8_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_7_9
// View name: schematic
subckt UB1BPPG_7_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_7_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_6_9
// View name: schematic
subckt UB1BPPG_6_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_6_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_5_9
// View name: schematic
subckt UB1BPPG_5_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_5_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_4_9
// View name: schematic
subckt UB1BPPG_4_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_4_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_3_9
// View name: schematic
subckt UB1BPPG_3_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_3_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_2_9
// View name: schematic
subckt UB1BPPG_2_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_2_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_1_9
// View name: schematic
subckt UB1BPPG_1_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_1_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_14_9
// View name: schematic
subckt UB1BPPG_14_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_14_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_13_9
// View name: schematic
subckt UB1BPPG_13_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_13_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_12_9
// View name: schematic
subckt UB1BPPG_12_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_12_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_11_9
// View name: schematic
subckt UB1BPPG_11_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_11_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_10_9
// View name: schematic
subckt UB1BPPG_10_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_10_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_9_9
// View name: schematic
subckt UB1BPPG_9_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_9_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UB1BPPG_0_9
// View name: schematic
subckt UB1BPPG_0_9 O IN1 IN2 inh_gnd inh_vdd
    g8 (IN1 IN2 O inh_gnd inh_vdd) AN2LL
ends UB1BPPG_0_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCUVPPG_15_0_9
// View name: schematic
subckt TCUVPPG_15_0_9 O_24 O_23 O_22 O_21 O_20 O_19 O_18 O_17 O_16 O_15 \
        O_14 O_13 O_12 O_11 O_10 O_9 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 \
        IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 \
        IN2 inh_gnd inh_vdd
    U16 (NEG IN1_15 IN2 inh_gnd inh_vdd) NU1BPPG_15_9
    g2 (NEG O_24 inh_gnd inh_vdd) IVLLX05
    U9 (O_17 IN1_8 IN2 inh_gnd inh_vdd) UB1BPPG_8_9
    U8 (O_16 IN1_7 IN2 inh_gnd inh_vdd) UB1BPPG_7_9
    U7 (O_15 IN1_6 IN2 inh_gnd inh_vdd) UB1BPPG_6_9
    U6 (O_14 IN1_5 IN2 inh_gnd inh_vdd) UB1BPPG_5_9
    U5 (O_13 IN1_4 IN2 inh_gnd inh_vdd) UB1BPPG_4_9
    U4 (O_12 IN1_3 IN2 inh_gnd inh_vdd) UB1BPPG_3_9
    U3 (O_11 IN1_2 IN2 inh_gnd inh_vdd) UB1BPPG_2_9
    U2 (O_10 IN1_1 IN2 inh_gnd inh_vdd) UB1BPPG_1_9
    U15 (O_23 IN1_14 IN2 inh_gnd inh_vdd) UB1BPPG_14_9
    U14 (O_22 IN1_13 IN2 inh_gnd inh_vdd) UB1BPPG_13_9
    U13 (O_21 IN1_12 IN2 inh_gnd inh_vdd) UB1BPPG_12_9
    U12 (O_20 IN1_11 IN2 inh_gnd inh_vdd) UB1BPPG_11_9
    U11 (O_19 IN1_10 IN2 inh_gnd inh_vdd) UB1BPPG_10_9
    U10 (O_18 IN1_9 IN2 inh_gnd inh_vdd) UB1BPPG_9_9
    U1 (O_9 IN1_0 IN2 inh_gnd inh_vdd) UB1BPPG_0_9
ends TCUVPPG_15_0_9
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: TCPPG_15_0_15_0
// View name: schematic
subckt TCPPG_15_0_15_0 PP0_16 PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 \
        PP0_9 PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 PP0_1 PP0_0 PP1_16 \
        PP1_15 PP1_14 PP1_13 PP1_12 PP1_11 PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 \
        PP1_5 PP1_4 PP1_3 PP1_2 PP1_1 PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 \
        PP2_12 PP2_11 PP2_10 PP2_9 PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 \
        PP2_2 PP3_18 PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 \
        PP3_10 PP3_9 PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 PP4_19 PP4_18 \
        PP4_17 PP4_16 PP4_15 PP4_14 PP4_13 PP4_12 PP4_11 PP4_10 PP4_9 \
        PP4_8 PP4_7 PP4_6 PP4_5 PP4_4 PP5_20 PP5_19 PP5_18 PP5_17 PP5_16 \
        PP5_15 PP5_14 PP5_13 PP5_12 PP5_11 PP5_10 PP5_9 PP5_8 PP5_7 PP5_6 \
        PP5_5 PP6_21 PP6_20 PP6_19 PP6_18 PP6_17 PP6_16 PP6_15 PP6_14 \
        PP6_13 PP6_12 PP6_11 PP6_10 PP6_9 PP6_8 PP6_7 PP6_6 PP7_22 PP7_21 \
        PP7_20 PP7_19 PP7_18 PP7_17 PP7_16 PP7_15 PP7_14 PP7_13 PP7_12 \
        PP7_11 PP7_10 PP7_9 PP7_8 PP7_7 PP8_23 PP8_22 PP8_21 PP8_20 PP8_19 \
        PP8_18 PP8_17 PP8_16 PP8_15 PP8_14 PP8_13 PP8_12 PP8_11 PP8_10 \
        PP8_9 PP8_8 PP9_24 PP9_23 PP9_22 PP9_21 PP9_20 PP9_19 PP9_18 \
        PP9_17 PP9_16 PP9_15 PP9_14 PP9_13 PP9_12 PP9_11 PP9_10 PP9_9 \
        PP10_25 PP10_24 PP10_23 PP10_22 PP10_21 PP10_20 PP10_19 PP10_18 \
        PP10_17 PP10_16 PP10_15 PP10_14 PP10_13 PP10_12 PP10_11 PP10_10 \
        PP11_26 PP11_25 PP11_24 PP11_23 PP11_22 PP11_21 PP11_20 PP11_19 \
        PP11_18 PP11_17 PP11_16 PP11_15 PP11_14 PP11_13 PP11_12 PP11_11 \
        PP12_27 PP12_26 PP12_25 PP12_24 PP12_23 PP12_22 PP12_21 PP12_20 \
        PP12_19 PP12_18 PP12_17 PP12_16 PP12_15 PP12_14 PP12_13 PP12_12 \
        PP13_28 PP13_27 PP13_26 PP13_25 PP13_24 PP13_23 PP13_22 PP13_21 \
        PP13_20 PP13_19 PP13_18 PP13_17 PP13_16 PP13_15 PP13_14 PP13_13 \
        PP14_29 PP14_28 PP14_27 PP14_26 PP14_25 PP14_24 PP14_23 PP14_22 \
        PP14_21 PP14_20 PP14_19 PP14_18 PP14_17 PP14_16 PP14_15 PP14_14 \
        PP15_30 PP15_29 PP15_28 PP15_27 PP15_26 PP15_25 PP15_24 PP15_23 \
        PP15_22 PP15_21 PP15_20 PP15_19 PP15_18 PP15_17 PP15_16 PP15_15 \
        IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 \
        IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2_15 IN2_14 IN2_13 IN2_12 \
        IN2_11 IN2_10 IN2_9 IN2_8 IN2_7 IN2_6 IN2_5 IN2_4 IN2_3 IN2_2 \
        IN2_1 IN2_0 inh_gnd inh_vdd
    U1 (PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 PP0_9 PP0_8 PP0_7 PP0_6 \
        PP0_5 PP0_4 PP0_3 PP0_2 PP0_1 PP0_0 IN1_15 IN1_14 IN1_13 IN1_12 \
        IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 \
        IN1_1 IN1_0 IN2_0 inh_gnd inh_vdd) TCUVPPG_15_0_0
    Thru\#0 (VDD! PP0_16) iprobe
    U9 (PP8_23 PP8_22 PP8_21 PP8_20 PP8_19 PP8_18 PP8_17 PP8_16 PP8_15 \
        PP8_14 PP8_13 PP8_12 PP8_11 PP8_10 PP8_9 PP8_8 IN1_15 IN1_14 \
        IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 \
        IN1_3 IN1_2 IN1_1 IN1_0 IN2_8 inh_gnd inh_vdd) TCUVPPG_15_0_8
    U8 (PP7_22 PP7_21 PP7_20 PP7_19 PP7_18 PP7_17 PP7_16 PP7_15 PP7_14 \
        PP7_13 PP7_12 PP7_11 PP7_10 PP7_9 PP7_8 PP7_7 IN1_15 IN1_14 IN1_13 \
        IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 \
        IN1_2 IN1_1 IN1_0 IN2_7 inh_gnd inh_vdd) TCUVPPG_15_0_7
    U7 (PP6_21 PP6_20 PP6_19 PP6_18 PP6_17 PP6_16 PP6_15 PP6_14 PP6_13 \
        PP6_12 PP6_11 PP6_10 PP6_9 PP6_8 PP6_7 PP6_6 IN1_15 IN1_14 IN1_13 \
        IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 \
        IN1_2 IN1_1 IN1_0 IN2_6 inh_gnd inh_vdd) TCUVPPG_15_0_6
    U6 (PP5_20 PP5_19 PP5_18 PP5_17 PP5_16 PP5_15 PP5_14 PP5_13 PP5_12 \
        PP5_11 PP5_10 PP5_9 PP5_8 PP5_7 PP5_6 PP5_5 IN1_15 IN1_14 IN1_13 \
        IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 \
        IN1_2 IN1_1 IN1_0 IN2_5 inh_gnd inh_vdd) TCUVPPG_15_0_5
    U5 (PP4_19 PP4_18 PP4_17 PP4_16 PP4_15 PP4_14 PP4_13 PP4_12 PP4_11 \
        PP4_10 PP4_9 PP4_8 PP4_7 PP4_6 PP4_5 PP4_4 IN1_15 IN1_14 IN1_13 \
        IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 \
        IN1_2 IN1_1 IN1_0 IN2_4 inh_gnd inh_vdd) TCUVPPG_15_0_4
    U4 (PP3_18 PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 PP3_10 \
        PP3_9 PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 IN1_15 IN1_14 IN1_13 \
        IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 \
        IN1_2 IN1_1 IN1_0 IN2_3 inh_gnd inh_vdd) TCUVPPG_15_0_3
    U3 (PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 PP2_11 PP2_10 PP2_9 \
        PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 PP2_2 IN1_15 IN1_14 IN1_13 \
        IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 \
        IN1_2 IN1_1 IN1_0 IN2_2 inh_gnd inh_vdd) TCUVPPG_15_0_2
    U2 (PP1_16 PP1_15 PP1_14 PP1_13 PP1_12 PP1_11 PP1_10 PP1_9 PP1_8 PP1_7 \
        PP1_6 PP1_5 PP1_4 PP1_3 PP1_2 PP1_1 IN1_15 IN1_14 IN1_13 IN1_12 \
        IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 \
        IN1_1 IN1_0 IN2_1 inh_gnd inh_vdd) TCUVPPG_15_0_1
    U16 (PP15_30 PP15_29 PP15_28 PP15_27 PP15_26 PP15_25 PP15_24 PP15_23 \
        PP15_22 PP15_21 PP15_20 PP15_19 PP15_18 PP15_17 PP15_16 PP15_15 \
        IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 \
        IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2_15 inh_gnd inh_vdd) \
        TCNVPPG_15_0_15
    U15 (PP14_29 PP14_28 PP14_27 PP14_26 PP14_25 PP14_24 PP14_23 PP14_22 \
        PP14_21 PP14_20 PP14_19 PP14_18 PP14_17 PP14_16 PP14_15 PP14_14 \
        IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 \
        IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2_14 inh_gnd inh_vdd) \
        TCUVPPG_15_0_14
    U14 (PP13_28 PP13_27 PP13_26 PP13_25 PP13_24 PP13_23 PP13_22 PP13_21 \
        PP13_20 PP13_19 PP13_18 PP13_17 PP13_16 PP13_15 PP13_14 PP13_13 \
        IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 \
        IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2_13 inh_gnd inh_vdd) \
        TCUVPPG_15_0_13
    U13 (PP12_27 PP12_26 PP12_25 PP12_24 PP12_23 PP12_22 PP12_21 PP12_20 \
        PP12_19 PP12_18 PP12_17 PP12_16 PP12_15 PP12_14 PP12_13 PP12_12 \
        IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 \
        IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2_12 inh_gnd inh_vdd) \
        TCUVPPG_15_0_12
    U12 (PP11_26 PP11_25 PP11_24 PP11_23 PP11_22 PP11_21 PP11_20 PP11_19 \
        PP11_18 PP11_17 PP11_16 PP11_15 PP11_14 PP11_13 PP11_12 PP11_11 \
        IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 \
        IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2_11 inh_gnd inh_vdd) \
        TCUVPPG_15_0_11
    U11 (PP10_25 PP10_24 PP10_23 PP10_22 PP10_21 PP10_20 PP10_19 PP10_18 \
        PP10_17 PP10_16 PP10_15 PP10_14 PP10_13 PP10_12 PP10_11 PP10_10 \
        IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 \
        IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2_10 inh_gnd inh_vdd) \
        TCUVPPG_15_0_10
    U10 (PP9_24 PP9_23 PP9_22 PP9_21 PP9_20 PP9_19 PP9_18 PP9_17 PP9_16 \
        PP9_15 PP9_14 PP9_13 PP9_12 PP9_11 PP9_10 PP9_9 IN1_15 IN1_14 \
        IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 \
        IN1_3 IN1_2 IN1_1 IN1_0 IN2_9 inh_gnd inh_vdd) TCUVPPG_15_0_9
ends TCPPG_15_0_15_0
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_760
// View name: schematic
subckt CarryOperator_760 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_760
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_761
// View name: schematic
subckt CarryOperator_761 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_761
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_844
// View name: schematic
subckt CarryOperator_844 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_844
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_830
// View name: schematic
subckt CarryOperator_830 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_830
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_808
// View name: schematic
subckt CarryOperator_808 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_808
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_804
// View name: schematic
subckt CarryOperator_804 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_804
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_822
// View name: schematic
subckt CarryOperator_822 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_822
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_836
// View name: schematic
subckt CarryOperator_836 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_836
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_800
// View name: schematic
subckt CarryOperator_800 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_800
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator
// View name: schematic
subckt GPGenerator Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_703
// View name: schematic
subckt GPGenerator_703 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_703
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator
// View name: schematic
subckt CarryOperator Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_732
// View name: schematic
subckt CarryOperator_732 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_732
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_704
// View name: schematic
subckt GPGenerator_704 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_704
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_733
// View name: schematic
subckt CarryOperator_733 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_733
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_705
// View name: schematic
subckt GPGenerator_705 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_705
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_762
// View name: schematic
subckt CarryOperator_762 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_762
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_734
// View name: schematic
subckt CarryOperator_734 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_734
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_764
// View name: schematic
subckt CarryOperator_764 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_764
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_706
// View name: schematic
subckt GPGenerator_706 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_706
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_763
// View name: schematic
subckt CarryOperator_763 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_763
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_735
// View name: schematic
subckt CarryOperator_735 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_735
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_765
// View name: schematic
subckt CarryOperator_765 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_765
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_707
// View name: schematic
subckt GPGenerator_707 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_707
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_736
// View name: schematic
subckt CarryOperator_736 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_736
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_788
// View name: schematic
subckt CarryOperator_788 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_788
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_792
// View name: schematic
subckt CarryOperator_792 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_792
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_766
// View name: schematic
subckt CarryOperator_766 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_766
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_796
// View name: schematic
subckt CarryOperator_796 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_796
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_770
// View name: schematic
subckt CarryOperator_770 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_770
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_708
// View name: schematic
subckt GPGenerator_708 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_708
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_737
// View name: schematic
subckt CarryOperator_737 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_737
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_709
// View name: schematic
subckt GPGenerator_709 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_709
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_767
// View name: schematic
subckt CarryOperator_767 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_767
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_738
// View name: schematic
subckt CarryOperator_738 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_738
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_768
// View name: schematic
subckt CarryOperator_768 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_768
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_710
// View name: schematic
subckt GPGenerator_710 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_710
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_740
// View name: schematic
subckt CarryOperator_740 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_740
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_739
// View name: schematic
subckt CarryOperator_739 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_739
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_711
// View name: schematic
subckt GPGenerator_711 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_711
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_769
// View name: schematic
subckt CarryOperator_769 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_769
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_814
// View name: schematic
subckt CarryOperator_814 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_814
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_712
// View name: schematic
subckt GPGenerator_712 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_712
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_741
// View name: schematic
subckt CarryOperator_741 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_741
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_771
// View name: schematic
subckt CarryOperator_771 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_771
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_713
// View name: schematic
subckt GPGenerator_713 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_713
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_742
// View name: schematic
subckt CarryOperator_742 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_742
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_772
// View name: schematic
subckt CarryOperator_772 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_772
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_714
// View name: schematic
subckt GPGenerator_714 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_714
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_743
// View name: schematic
subckt CarryOperator_743 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_743
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_773
// View name: schematic
subckt CarryOperator_773 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_773
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_715
// View name: schematic
subckt GPGenerator_715 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_715
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_744
// View name: schematic
subckt CarryOperator_744 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_744
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_774
// View name: schematic
subckt CarryOperator_774 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_774
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_795
// View name: schematic
subckt CarryOperator_795 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_795
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_791
// View name: schematic
subckt CarryOperator_791 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_791
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_799
// View name: schematic
subckt CarryOperator_799 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_799
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_803
// View name: schematic
subckt CarryOperator_803 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_803
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_821
// View name: schematic
subckt CarryOperator_821 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_821
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_829
// View name: schematic
subckt CarryOperator_829 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_829
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_807
// View name: schematic
subckt CarryOperator_807 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_807
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_843
// View name: schematic
subckt CarryOperator_843 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_843
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_847
// View name: schematic
subckt CarryOperator_847 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_847
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_833
// View name: schematic
subckt CarryOperator_833 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_833
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_811
// View name: schematic
subckt CarryOperator_811 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_811
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_785
// View name: schematic
subckt CarryOperator_785 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_785
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_722
// View name: schematic
subckt GPGenerator_722 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_722
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_731
// View name: schematic
subckt GPGenerator_731 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_731
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_787
// View name: schematic
subckt CarryOperator_787 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_787
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_783
// View name: schematic
subckt CarryOperator_783 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_783
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_813
// View name: schematic
subckt CarryOperator_813 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_813
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_759
// View name: schematic
subckt CarryOperator_759 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_759
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_786
// View name: schematic
subckt CarryOperator_786 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_786
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_782
// View name: schematic
subckt CarryOperator_782 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_782
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_812
// View name: schematic
subckt CarryOperator_812 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_812
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_758
// View name: schematic
subckt CarryOperator_758 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_758
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_784
// View name: schematic
subckt CarryOperator_784 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_784
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_780
// View name: schematic
subckt CarryOperator_780 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_780
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_810
// View name: schematic
subckt CarryOperator_810 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_810
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_825
// View name: schematic
subckt CarryOperator_825 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_825
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_839
// View name: schematic
subckt CarryOperator_839 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_839
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_777
// View name: schematic
subckt CarryOperator_777 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_777
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_726
// View name: schematic
subckt GPGenerator_726 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_726
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_718
// View name: schematic
subckt GPGenerator_718 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_718
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_817
// View name: schematic
subckt CarryOperator_817 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_817
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_781
// View name: schematic
subckt CarryOperator_781 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_781
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_730
// View name: schematic
subckt GPGenerator_730 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_730
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_757
// View name: schematic
subckt CarryOperator_757 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_757
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_729
// View name: schematic
subckt GPGenerator_729 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_729
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_728
// View name: schematic
subckt GPGenerator_728 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_728
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_756
// View name: schematic
subckt CarryOperator_756 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_756
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_755
// View name: schematic
subckt CarryOperator_755 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_755
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_727
// View name: schematic
subckt GPGenerator_727 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_727
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_754
// View name: schematic
subckt CarryOperator_754 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_754
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_753
// View name: schematic
subckt CarryOperator_753 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_753
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_725
// View name: schematic
subckt GPGenerator_725 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_725
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_724
// View name: schematic
subckt GPGenerator_724 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_724
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_752
// View name: schematic
subckt CarryOperator_752 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_752
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_840
// View name: schematic
subckt CarryOperator_840 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_840
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_818
// View name: schematic
subckt CarryOperator_818 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_818
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_834
// View name: schematic
subckt CarryOperator_834 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_834
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_848
// View name: schematic
subckt CarryOperator_848 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_848
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_826
// View name: schematic
subckt CarryOperator_826 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_826
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_778
// View name: schematic
subckt CarryOperator_778 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_778
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_750
// View name: schematic
subckt CarryOperator_750 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_750
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_723
// View name: schematic
subckt GPGenerator_723 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_723
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_779
// View name: schematic
subckt CarryOperator_779 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_779
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_749
// View name: schematic
subckt CarryOperator_749 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_749
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_751
// View name: schematic
subckt CarryOperator_751 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_751
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_794
// View name: schematic
subckt CarryOperator_794 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_794
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_790
// View name: schematic
subckt CarryOperator_790 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_790
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_798
// View name: schematic
subckt CarryOperator_798 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_798
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_802
// View name: schematic
subckt CarryOperator_802 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_802
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_828
// View name: schematic
subckt CarryOperator_828 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_828
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_806
// View name: schematic
subckt CarryOperator_806 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_806
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_842
// View name: schematic
subckt CarryOperator_842 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_842
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_775
// View name: schematic
subckt CarryOperator_775 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_775
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_745
// View name: schematic
subckt CarryOperator_745 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_745
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_716
// View name: schematic
subckt GPGenerator_716 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_716
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_776
// View name: schematic
subckt CarryOperator_776 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_776
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_746
// View name: schematic
subckt CarryOperator_746 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_746
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_747
// View name: schematic
subckt CarryOperator_747 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_747
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_789
// View name: schematic
subckt CarryOperator_789 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_789
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_793
// View name: schematic
subckt CarryOperator_793 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_793
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_797
// View name: schematic
subckt CarryOperator_797 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_797
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_801
// View name: schematic
subckt CarryOperator_801 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_801
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_809
// View name: schematic
subckt CarryOperator_809 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_809
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_831
// View name: schematic
subckt CarryOperator_831 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_831
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_845
// View name: schematic
subckt CarryOperator_845 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_845
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_815
// View name: schematic
subckt CarryOperator_815 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_815
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_832
// View name: schematic
subckt CarryOperator_832 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_832
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_846
// View name: schematic
subckt CarryOperator_846 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_846
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_816
// View name: schematic
subckt CarryOperator_816 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_816
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_838
// View name: schematic
subckt CarryOperator_838 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_838
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_824
// View name: schematic
subckt CarryOperator_824 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_824
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_837
// View name: schematic
subckt CarryOperator_837 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_837
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_823
// View name: schematic
subckt CarryOperator_823 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_823
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_820
// View name: schematic
subckt CarryOperator_820 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_820
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_717
// View name: schematic
subckt GPGenerator_717 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_717
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_719
// View name: schematic
subckt GPGenerator_719 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_719
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_748
// View name: schematic
subckt CarryOperator_748 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_748
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_721
// View name: schematic
subckt GPGenerator_721 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_721
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: GPGenerator_720
// View name: schematic
subckt GPGenerator_720 Go Po A B inh_gnd inh_vdd
    g17 (A B Go Po inh_gnd inh_vdd) HA1LL
ends GPGenerator_720
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_805
// View name: schematic
subckt CarryOperator_805 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_805
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_849
// View name: schematic
subckt CarryOperator_849 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_849
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_819
// View name: schematic
subckt CarryOperator_819 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_819
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_841
// View name: schematic
subckt CarryOperator_841 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g12 (Gi2 Pi1 n_0 inh_gnd inh_vdd) ND2LL
    g11 (Gi1 n_0 Go inh_gnd inh_vdd) ND2ALL
    Thru\#0 (GND! Po) iprobe
ends CarryOperator_841
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_827
// View name: schematic
subckt CarryOperator_827 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_827
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: CarryOperator_835
// View name: schematic
subckt CarryOperator_835 Go Po Gi1 Pi1 Gi2 Pi2 inh_gnd inh_vdd
    g18 (Gi2 Pi1 n_1 inh_gnd inh_vdd) ND2LL
    g19 (Pi1 Pi2 Po inh_gnd inh_vdd) AN2LL
    g17 (Gi1 n_1 Go inh_gnd inh_vdd) ND2ALL
ends CarryOperator_835
// End of subcircuit definition.

// Library name: CORE9GPLL
// Cell name: MUX21NLL
// View name: cmos_sch
subckt MUX21NLL A B S Z inh_gnd inh_vdd
    MP39 (Z net055 net0292 inh_vdd) EPLLGP_BS3JU w=0.965u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP21 (net0292 B inh_vdd inh_vdd) EPLLGP_BS3JU w=0.965u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP23 (net055 S inh_vdd inh_vdd) EPLLGP_BS3JU w=0.965u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP40 (Z S net0280 inh_vdd) EPLLGP_BS3JU w=0.965u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MP41 (net0280 A inh_vdd inh_vdd) EPLLGP_BS3JU w=0.965u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 nbti=0 \
        lpe=0
    MN37 (Z S net057 inh_gnd) ENLLGP_BS3JU w=0.535u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN19 (net057 B inh_gnd inh_gnd) ENLLGP_BS3JU w=0.535u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN21 (net055 S inh_gnd inh_gnd) ENLLGP_BS3JU w=0.535u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN38 (Z net055 net0215 inh_gnd) ENLLGP_BS3JU w=0.535u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
    MN39 (net0215 A inh_gnd inh_gnd) ENLLGP_BS3JU w=0.535u l=0.13u nfing=1 \
        ncrsd=1 number=1 srcefirst=1 ngcon=1 mismatch=1 po2act=-1 lpe=0
ends MUX21NLL
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBPriKSA_30_1
// View name: schematic
subckt UBPriKSA_30_1 S_31 S_30 S_29 S_28 S_27 S_26 S_25 S_24 S_23 S_22 \
        S_21 S_20 S_19 S_18 S_17 S_16 S_15 S_14 S_13 S_12 S_11 S_10 S_9 \
        S_8 S_7 S_6 S_5 S_4 S_3 S_2 S_1 X_30 X_29 X_28 X_27 X_26 X_25 X_24 \
        X_23 X_22 X_21 X_20 X_19 X_18 X_17 X_16 X_15 X_14 X_13 X_12 X_11 \
        X_10 X_9 X_8 X_7 X_6 X_5 X_4 X_3 X_2 X_1 Y_30 Y_29 Y_28 Y_27 Y_26 \
        Y_25 Y_24 Y_23 Y_22 Y_21 Y_20 Y_19 Y_18 Y_17 Y_16 Y_15 Y_14 Y_13 \
        Y_12 Y_11 Y_10 Y_9 Y_8 Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 Cin inh_gnd \
        inh_vdd
    U59 (G2_3 UNCONNECTED47 G1_3 P1_3 G_184 GND! inh_gnd inh_vdd) \
        CarryOperator_760
    U60 (G2_4 UNCONNECTED48 G1_4 P1_4 G1_2 GND! inh_gnd inh_vdd) \
        CarryOperator_761
    U143 (G_131 UNCONNECTED40 G4_25 P4_25 G4_9 GND! inh_gnd inh_vdd) \
        CarryOperator_844
    U129 (G4_25 P4_25 G3_25 P3_25 G3_17 P3_17 inh_gnd inh_vdd) \
        CarryOperator_830
    U107 (G3_25 P3_25 G2_25 P2_25 G2_21 P2_21 inh_gnd inh_vdd) \
        CarryOperator_808
    U103 (G3_21 P3_21 G2_21 P2_21 G2_17 P2_17 inh_gnd inh_vdd) \
        CarryOperator_804
    U121 (G4_17 P4_17 G3_17 P3_17 G3_9 P3_9 inh_gnd inh_vdd) \
        CarryOperator_822
    U135 (G_99 UNCONNECTED32 G4_17 P4_17 G_184 GND! inh_gnd inh_vdd) \
        CarryOperator_836
    U99 (G3_17 P3_17 G2_17 P2_17 G2_13 P2_13 inh_gnd inh_vdd) \
        CarryOperator_800
    U0 (G_184 S_1 X_1 Y_1 inh_gnd inh_vdd) GPGenerator
    U1 (G0_2 P0_2 X_2 Y_2 inh_gnd inh_vdd) GPGenerator_703
    U30 (G1_2 UNCONNECTED46 G0_2 P0_2 G_184 GND! inh_gnd inh_vdd) \
        CarryOperator
    U31 (G1_3 P1_3 G0_3 P0_3 G0_2 P0_2 inh_gnd inh_vdd) CarryOperator_732
    U2 (G0_3 P0_3 X_3 Y_3 inh_gnd inh_vdd) GPGenerator_704
    U32 (G1_4 P1_4 G0_4 P0_4 G0_3 P0_3 inh_gnd inh_vdd) CarryOperator_733
    U3 (G0_4 P0_4 X_4 Y_4 inh_gnd inh_vdd) GPGenerator_705
    U61 (G2_5 P2_5 G1_5 P1_5 G1_3 P1_3 inh_gnd inh_vdd) CarryOperator_762
    U33 (G1_5 P1_5 G0_5 P0_5 G0_4 P0_4 inh_gnd inh_vdd) CarryOperator_734
    U63 (G2_7 P2_7 G1_7 P1_7 G1_5 P1_5 inh_gnd inh_vdd) CarryOperator_764
    U4 (G0_5 P0_5 X_5 Y_5 inh_gnd inh_vdd) GPGenerator_706
    U62 (G2_6 P2_6 G1_6 P1_6 G1_4 P1_4 inh_gnd inh_vdd) CarryOperator_763
    U34 (G1_6 P1_6 G0_6 P0_6 G0_5 P0_5 inh_gnd inh_vdd) CarryOperator_735
    U64 (G2_8 P2_8 G1_8 P1_8 G1_6 P1_6 inh_gnd inh_vdd) CarryOperator_765
    U5 (G0_6 P0_6 X_6 Y_6 inh_gnd inh_vdd) GPGenerator_707
    U35 (G1_7 P1_7 G0_7 P0_7 G0_6 P0_6 inh_gnd inh_vdd) CarryOperator_736
    U87 (G3_5 UNCONNECTED49 G2_5 P2_5 G_184 GND! inh_gnd inh_vdd) \
        CarryOperator_788
    U91 (G3_9 P3_9 G2_9 P2_9 G2_5 P2_5 inh_gnd inh_vdd) CarryOperator_792
    U65 (G2_9 P2_9 G1_9 P1_9 G1_7 P1_7 inh_gnd inh_vdd) CarryOperator_766
    U95 (G3_13 P3_13 G2_13 P2_13 G2_9 P2_9 inh_gnd inh_vdd) \
        CarryOperator_796
    U69 (G2_13 P2_13 G1_13 P1_13 G1_11 P1_11 inh_gnd inh_vdd) \
        CarryOperator_770
    U6 (G0_7 P0_7 X_7 Y_7 inh_gnd inh_vdd) GPGenerator_708
    U36 (G1_8 P1_8 G0_8 P0_8 G0_7 P0_7 inh_gnd inh_vdd) CarryOperator_737
    U7 (G0_8 P0_8 X_8 Y_8 inh_gnd inh_vdd) GPGenerator_709
    U66 (G2_10 P2_10 G1_10 P1_10 G1_8 P1_8 inh_gnd inh_vdd) \
        CarryOperator_767
    U37 (G1_9 P1_9 G0_9 P0_9 G0_8 P0_8 inh_gnd inh_vdd) CarryOperator_738
    U67 (G2_11 P2_11 G1_11 P1_11 G1_9 P1_9 inh_gnd inh_vdd) \
        CarryOperator_768
    U8 (G0_9 P0_9 X_9 Y_9 inh_gnd inh_vdd) GPGenerator_710
    U39 (G1_11 P1_11 G0_11 P0_11 G0_10 P0_10 inh_gnd inh_vdd) \
        CarryOperator_740
    U38 (G1_10 P1_10 G0_10 P0_10 G0_9 P0_9 inh_gnd inh_vdd) \
        CarryOperator_739
    U9 (G0_10 P0_10 X_10 Y_10 inh_gnd inh_vdd) GPGenerator_711
    U68 (G2_12 P2_12 G1_12 P1_12 G1_10 P1_10 inh_gnd inh_vdd) \
        CarryOperator_769
    U113 (G4_9 UNCONNECTED24 G3_9 P3_9 G_184 GND! inh_gnd inh_vdd) \
        CarryOperator_814
    U10 (G0_11 P0_11 X_11 Y_11 inh_gnd inh_vdd) GPGenerator_712
    U40 (G1_12 P1_12 G0_12 P0_12 G0_11 P0_11 inh_gnd inh_vdd) \
        CarryOperator_741
    U70 (G2_14 P2_14 G1_14 P1_14 G1_12 P1_12 inh_gnd inh_vdd) \
        CarryOperator_771
    U11 (G0_12 P0_12 X_12 Y_12 inh_gnd inh_vdd) GPGenerator_713
    U41 (G1_13 P1_13 G0_13 P0_13 G0_12 P0_12 inh_gnd inh_vdd) \
        CarryOperator_742
    U71 (G2_15 P2_15 G1_15 P1_15 G1_13 P1_13 inh_gnd inh_vdd) \
        CarryOperator_772
    U12 (G0_13 P0_13 X_13 Y_13 inh_gnd inh_vdd) GPGenerator_714
    U42 (G1_14 P1_14 G0_14 P0_14 G0_13 P0_13 inh_gnd inh_vdd) \
        CarryOperator_743
    U72 (G2_16 P2_16 G1_16 P1_16 G1_14 P1_14 inh_gnd inh_vdd) \
        CarryOperator_773
    U13 (G0_14 P0_14 X_14 Y_14 inh_gnd inh_vdd) GPGenerator_715
    U43 (G1_15 P1_15 G0_15 P0_15 G0_14 P0_14 inh_gnd inh_vdd) \
        CarryOperator_744
    U73 (G2_17 P2_17 G1_17 P1_17 G1_15 P1_15 inh_gnd inh_vdd) \
        CarryOperator_774
    U94 (G3_12 P3_12 G2_12 P2_12 G2_8 P2_8 inh_gnd inh_vdd) \
        CarryOperator_795
    U90 (G3_8 UNCONNECTED52 G2_8 P2_8 G2_4 GND! inh_gnd inh_vdd) \
        CarryOperator_791
    U98 (G3_16 P3_16 G2_16 P2_16 G2_12 P2_12 inh_gnd inh_vdd) \
        CarryOperator_799
    U102 (G3_20 P3_20 G2_20 P2_20 G2_16 P2_16 inh_gnd inh_vdd) \
        CarryOperator_803
    U120 (G_95 UNCONNECTED31 G3_16 P3_16 G3_8 GND! inh_gnd inh_vdd) \
        CarryOperator_821
    U128 (G4_24 P4_24 G3_24 P3_24 G3_16 P3_16 inh_gnd inh_vdd) \
        CarryOperator_829
    U106 (G3_24 P3_24 G2_24 P2_24 G2_20 P2_20 inh_gnd inh_vdd) \
        CarryOperator_807
    U142 (G_127 UNCONNECTED39 G4_24 P4_24 G3_8 GND! inh_gnd inh_vdd) \
        CarryOperator_843
    U146 (G_143 UNCONNECTED43 G4_28 P4_28 G4_12 GND! inh_gnd inh_vdd) \
        CarryOperator_847
    U132 (G4_28 P4_28 G3_28 P3_28 G3_20 P3_20 inh_gnd inh_vdd) \
        CarryOperator_833
    U110 (G3_28 P3_28 G2_28 P2_28 G2_24 P2_24 inh_gnd inh_vdd) \
        CarryOperator_811
    U84 (G2_28 P2_28 G1_28 P1_28 G1_26 P1_26 inh_gnd inh_vdd) \
        CarryOperator_785
    U20 (G0_21 P0_21 X_21 Y_21 inh_gnd inh_vdd) GPGenerator_722
    U29 (G0_30 P0_30 X_30 Y_30 inh_gnd inh_vdd) GPGenerator_731
    U86 (G2_30 P2_30 G1_30 P1_30 G1_28 P1_28 inh_gnd inh_vdd) \
        CarryOperator_787
    U82 (G2_26 P2_26 G1_26 P1_26 G1_24 P1_24 inh_gnd inh_vdd) \
        CarryOperator_783
    U112 (G3_30 P3_30 G2_30 P2_30 G2_26 P2_26 inh_gnd inh_vdd) \
        CarryOperator_813
    U58 (G1_30 P1_30 G0_30 P0_30 G0_29 P0_29 inh_gnd inh_vdd) \
        CarryOperator_759
    U85 (G2_29 P2_29 G1_29 P1_29 G1_27 P1_27 inh_gnd inh_vdd) \
        CarryOperator_786
    U81 (G2_25 P2_25 G1_25 P1_25 G1_23 P1_23 inh_gnd inh_vdd) \
        CarryOperator_782
    U111 (G3_29 P3_29 G2_29 P2_29 G2_25 P2_25 inh_gnd inh_vdd) \
        CarryOperator_812
    U57 (G1_29 P1_29 G0_29 P0_29 G0_28 P0_28 inh_gnd inh_vdd) \
        CarryOperator_758
    U83 (G2_27 P2_27 G1_27 P1_27 G1_25 P1_25 inh_gnd inh_vdd) \
        CarryOperator_784
    U79 (G2_23 P2_23 G1_23 P1_23 G1_21 P1_21 inh_gnd inh_vdd) \
        CarryOperator_780
    U109 (G3_27 P3_27 G2_27 P2_27 G2_23 P2_23 inh_gnd inh_vdd) \
        CarryOperator_810
    U124 (G4_20 P4_20 G3_20 P3_20 G3_12 P3_12 inh_gnd inh_vdd) \
        CarryOperator_825
    U138 (G_111 UNCONNECTED35 G4_20 P4_20 G2_4 GND! inh_gnd inh_vdd) \
        CarryOperator_839
    U76 (G2_20 P2_20 G1_20 P1_20 G1_18 P1_18 inh_gnd inh_vdd) \
        CarryOperator_777
    U24 (G0_25 P0_25 X_25 Y_25 inh_gnd inh_vdd) GPGenerator_726
    U16 (G0_17 P0_17 X_17 Y_17 inh_gnd inh_vdd) GPGenerator_718
    U116 (G4_12 UNCONNECTED27 G3_12 P3_12 G2_4 GND! inh_gnd inh_vdd) \
        CarryOperator_817
    U80 (G2_24 P2_24 G1_24 P1_24 G1_22 P1_22 inh_gnd inh_vdd) \
        CarryOperator_781
    U28 (G0_29 P0_29 X_29 Y_29 inh_gnd inh_vdd) GPGenerator_730
    U56 (G1_28 P1_28 G0_28 P0_28 G0_27 P0_27 inh_gnd inh_vdd) \
        CarryOperator_757
    U27 (G0_28 P0_28 X_28 Y_28 inh_gnd inh_vdd) GPGenerator_729
    U26 (G0_27 P0_27 X_27 Y_27 inh_gnd inh_vdd) GPGenerator_728
    U55 (G1_27 P1_27 G0_27 P0_27 G0_26 P0_26 inh_gnd inh_vdd) \
        CarryOperator_756
    U54 (G1_26 P1_26 G0_26 P0_26 G0_25 P0_25 inh_gnd inh_vdd) \
        CarryOperator_755
    U25 (G0_26 P0_26 X_26 Y_26 inh_gnd inh_vdd) GPGenerator_727
    U53 (G1_25 P1_25 G0_25 P0_25 G0_24 P0_24 inh_gnd inh_vdd) \
        CarryOperator_754
    U52 (G1_24 P1_24 G0_24 P0_24 G0_23 P0_23 inh_gnd inh_vdd) \
        CarryOperator_753
    U23 (G0_24 P0_24 X_24 Y_24 inh_gnd inh_vdd) GPGenerator_725
    U22 (G0_23 P0_23 X_23 Y_23 inh_gnd inh_vdd) GPGenerator_724
    U51 (G1_23 P1_23 G0_23 P0_23 G0_22 P0_22 inh_gnd inh_vdd) \
        CarryOperator_752
    U139 (G_115 UNCONNECTED36 G4_21 P4_21 G3_5 GND! inh_gnd inh_vdd) \
        CarryOperator_840
    U117 (G4_13 UNCONNECTED28 G3_13 P3_13 G3_5 GND! inh_gnd inh_vdd) \
        CarryOperator_818
    U133 (G4_29 P4_29 G3_29 P3_29 G3_21 P3_21 inh_gnd inh_vdd) \
        CarryOperator_834
    U147 (G_147 UNCONNECTED44 G4_29 P4_29 G4_13 GND! inh_gnd inh_vdd) \
        CarryOperator_848
    U125 (G4_21 P4_21 G3_21 P3_21 G3_13 P3_13 inh_gnd inh_vdd) \
        CarryOperator_826
    U77 (G2_21 P2_21 G1_21 P1_21 G1_19 P1_19 inh_gnd inh_vdd) \
        CarryOperator_778
    U49 (G1_21 P1_21 G0_21 P0_21 G0_20 P0_20 inh_gnd inh_vdd) \
        CarryOperator_750
    U21 (G0_22 P0_22 X_22 Y_22 inh_gnd inh_vdd) GPGenerator_723
    U78 (G2_22 P2_22 G1_22 P1_22 G1_20 P1_20 inh_gnd inh_vdd) \
        CarryOperator_779
    U48 (G1_20 P1_20 G0_20 P0_20 G0_19 P0_19 inh_gnd inh_vdd) \
        CarryOperator_749
    U50 (G1_22 P1_22 G0_22 P0_22 G0_21 P0_21 inh_gnd inh_vdd) \
        CarryOperator_751
    U93 (G3_11 P3_11 G2_11 P2_11 G2_7 P2_7 inh_gnd inh_vdd) \
        CarryOperator_794
    U89 (G3_7 UNCONNECTED51 G2_7 P2_7 G2_3 GND! inh_gnd inh_vdd) \
        CarryOperator_790
    U97 (G3_15 P3_15 G2_15 P2_15 G2_11 P2_11 inh_gnd inh_vdd) \
        CarryOperator_798
    U101 (G3_19 P3_19 G2_19 P2_19 G2_15 P2_15 inh_gnd inh_vdd) \
        CarryOperator_802
    U127 (G4_23 P4_23 G3_23 P3_23 G3_15 P3_15 inh_gnd inh_vdd) \
        CarryOperator_828
    U105 (G3_23 P3_23 G2_23 P2_23 G2_19 P2_19 inh_gnd inh_vdd) \
        CarryOperator_806
    U141 (G_123 UNCONNECTED38 G4_23 P4_23 G3_7 GND! inh_gnd inh_vdd) \
        CarryOperator_842
    U74 (G2_18 P2_18 G1_18 P1_18 G1_16 P1_16 inh_gnd inh_vdd) \
        CarryOperator_775
    U44 (G1_16 P1_16 G0_16 P0_16 G0_15 P0_15 inh_gnd inh_vdd) \
        CarryOperator_745
    U14 (G0_15 P0_15 X_15 Y_15 inh_gnd inh_vdd) GPGenerator_716
    U75 (G2_19 P2_19 G1_19 P1_19 G1_17 P1_17 inh_gnd inh_vdd) \
        CarryOperator_776
    U45 (G1_17 P1_17 G0_17 P0_17 G0_16 P0_16 inh_gnd inh_vdd) \
        CarryOperator_746
    U46 (G1_18 P1_18 G0_18 P0_18 G0_17 P0_17 inh_gnd inh_vdd) \
        CarryOperator_747
    U88 (G3_6 UNCONNECTED50 G2_6 P2_6 G1_2 GND! inh_gnd inh_vdd) \
        CarryOperator_789
    U92 (G3_10 P3_10 G2_10 P2_10 G2_6 P2_6 inh_gnd inh_vdd) \
        CarryOperator_793
    U96 (G3_14 P3_14 G2_14 P2_14 G2_10 P2_10 inh_gnd inh_vdd) \
        CarryOperator_797
    U100 (G3_18 P3_18 G2_18 P2_18 G2_14 P2_14 inh_gnd inh_vdd) \
        CarryOperator_801
    U108 (G3_26 P3_26 G2_26 P2_26 G2_22 P2_22 inh_gnd inh_vdd) \
        CarryOperator_809
    U130 (G4_26 P4_26 G3_26 P3_26 G3_18 P3_18 inh_gnd inh_vdd) \
        CarryOperator_831
    U144 (G_135 UNCONNECTED41 G4_26 P4_26 G4_10 GND! inh_gnd inh_vdd) \
        CarryOperator_845
    U114 (G4_10 UNCONNECTED25 G3_10 P3_10 G1_2 GND! inh_gnd inh_vdd) \
        CarryOperator_815
    U131 (G4_27 P4_27 G3_27 P3_27 G3_19 P3_19 inh_gnd inh_vdd) \
        CarryOperator_832
    U145 (G_139 UNCONNECTED42 G4_27 P4_27 G4_11 GND! inh_gnd inh_vdd) \
        CarryOperator_846
    U115 (G4_11 UNCONNECTED26 G3_11 P3_11 G2_3 GND! inh_gnd inh_vdd) \
        CarryOperator_816
    U137 (G_107 UNCONNECTED34 G4_19 P4_19 G2_3 GND! inh_gnd inh_vdd) \
        CarryOperator_838
    U123 (G4_19 P4_19 G3_19 P3_19 G3_11 P3_11 inh_gnd inh_vdd) \
        CarryOperator_824
    U136 (G_103 UNCONNECTED33 G4_18 P4_18 G1_2 GND! inh_gnd inh_vdd) \
        CarryOperator_837
    U122 (G4_18 P4_18 G3_18 P3_18 G3_10 P3_10 inh_gnd inh_vdd) \
        CarryOperator_823
    U119 (G_91 UNCONNECTED30 G3_15 P3_15 G3_7 GND! inh_gnd inh_vdd) \
        CarryOperator_820
    U15 (G0_16 P0_16 X_16 Y_16 inh_gnd inh_vdd) GPGenerator_717
    U17 (G0_18 P0_18 X_18 Y_18 inh_gnd inh_vdd) GPGenerator_719
    U47 (G1_19 P1_19 G0_19 P0_19 G0_18 P0_18 inh_gnd inh_vdd) \
        CarryOperator_748
    U19 (G0_20 P0_20 X_20 Y_20 inh_gnd inh_vdd) GPGenerator_721
    U18 (G0_19 P0_19 X_19 Y_19 inh_gnd inh_vdd) GPGenerator_720
    U104 (G3_22 P3_22 G2_22 P2_22 G2_18 P2_18 inh_gnd inh_vdd) \
        CarryOperator_805
    U148 (S_31 UNCONNECTED45 G4_30 P4_30 G4_14 GND! inh_gnd inh_vdd) \
        CarryOperator_849
    U118 (G4_14 UNCONNECTED29 G3_14 P3_14 G3_6 GND! inh_gnd inh_vdd) \
        CarryOperator_819
    U140 (G_119 UNCONNECTED37 G4_22 P4_22 G3_6 GND! inh_gnd inh_vdd) \
        CarryOperator_841
    U126 (G4_22 P4_22 G3_22 P3_22 G3_14 P3_14 inh_gnd inh_vdd) \
        CarryOperator_827
    U134 (G4_30 P4_30 G3_30 P3_30 G3_22 P3_22 inh_gnd inh_vdd) \
        CarryOperator_835
    g137 (n_9 P0_29 G_143 S_29 inh_gnd inh_vdd) MUX21NLL
    g109 (n_23 P0_17 G_95 S_17 inh_gnd inh_vdd) MUX21NLL
    g125 (n_15 P0_3 G1_2 S_3 inh_gnd inh_vdd) MUX21NLL
    g99 (n_28 P0_4 G2_3 S_4 inh_gnd inh_vdd) MUX21NLL
    g145 (n_5 P0_8 G3_7 S_8 inh_gnd inh_vdd) MUX21NLL
    g155 (n_0 P0_13 G4_12 S_13 inh_gnd inh_vdd) MUX21NLL
    g127 (n_14 P0_24 G_123 S_24 inh_gnd inh_vdd) MUX21NLL
    g133 (n_11 P0_27 G_135 S_27 inh_gnd inh_vdd) MUX21NLL
    g111 (n_22 P0_18 G_99 S_18 inh_gnd inh_vdd) MUX21NLL
    g101 (n_27 G_184 P0_2 S_2 inh_gnd inh_vdd) MUX21NLL
    g129 (n_13 P0_25 G_127 S_25 inh_gnd inh_vdd) MUX21NLL
    g149 (n_3 G4_9 P0_10 S_10 inh_gnd inh_vdd) MUX21NLL
    g135 (n_10 G_139 P0_28 S_28 inh_gnd inh_vdd) MUX21NLL
    g151 (n_2 G4_10 P0_11 S_11 inh_gnd inh_vdd) MUX21NLL
    g113 (n_21 G_103 P0_19 S_19 inh_gnd inh_vdd) MUX21NLL
    g115 (n_20 G_107 P0_20 S_20 inh_gnd inh_vdd) MUX21NLL
    g105 (n_25 P0_15 G4_14 S_15 inh_gnd inh_vdd) MUX21NLL
    g107 (n_24 G_91 P0_16 S_16 inh_gnd inh_vdd) MUX21NLL
    g139 (n_8 P0_30 G_147 S_30 inh_gnd inh_vdd) MUX21NLL
    g123 (n_16 P0_23 G_119 S_23 inh_gnd inh_vdd) MUX21NLL
    g143 (n_6 P0_7 G3_6 S_7 inh_gnd inh_vdd) MUX21NLL
    g119 (n_18 P0_22 G_115 S_22 inh_gnd inh_vdd) MUX21NLL
    g103 (n_26 P0_14 G4_13 S_14 inh_gnd inh_vdd) MUX21NLL
    g153 (n_1 P0_12 G4_11 S_12 inh_gnd inh_vdd) MUX21NLL
    g141 (n_7 G3_5 P0_6 S_6 inh_gnd inh_vdd) MUX21NLL
    g131 (n_12 P0_26 G_131 S_26 inh_gnd inh_vdd) MUX21NLL
    g121 (n_17 P0_5 G2_4 S_5 inh_gnd inh_vdd) MUX21NLL
    g147 (n_4 P0_9 G3_8 S_9 inh_gnd inh_vdd) MUX21NLL
    g117 (n_19 G_111 P0_21 S_21 inh_gnd inh_vdd) MUX21NLL
    g134 (P0_27 n_11 inh_gnd inh_vdd) IVLLX05
    g100 (P0_4 n_28 inh_gnd inh_vdd) IVLLX05
    g154 (P0_12 n_1 inh_gnd inh_vdd) IVLLX05
    g102 (G_184 n_27 inh_gnd inh_vdd) IVLLX05
    g114 (G_103 n_21 inh_gnd inh_vdd) IVLLX05
    g156 (P0_13 n_0 inh_gnd inh_vdd) IVLLX05
    g144 (P0_7 n_6 inh_gnd inh_vdd) IVLLX05
    g146 (P0_8 n_5 inh_gnd inh_vdd) IVLLX05
    g136 (G_139 n_10 inh_gnd inh_vdd) IVLLX05
    g152 (G4_10 n_2 inh_gnd inh_vdd) IVLLX05
    g108 (G_91 n_24 inh_gnd inh_vdd) IVLLX05
    g110 (P0_17 n_23 inh_gnd inh_vdd) IVLLX05
    g128 (P0_24 n_14 inh_gnd inh_vdd) IVLLX05
    g112 (P0_18 n_22 inh_gnd inh_vdd) IVLLX05
    g104 (P0_14 n_26 inh_gnd inh_vdd) IVLLX05
    g130 (P0_25 n_13 inh_gnd inh_vdd) IVLLX05
    g124 (P0_23 n_16 inh_gnd inh_vdd) IVLLX05
    g140 (P0_30 n_8 inh_gnd inh_vdd) IVLLX05
    g150 (G4_9 n_3 inh_gnd inh_vdd) IVLLX05
    g120 (P0_22 n_18 inh_gnd inh_vdd) IVLLX05
    g138 (P0_29 n_9 inh_gnd inh_vdd) IVLLX05
    g142 (G3_5 n_7 inh_gnd inh_vdd) IVLLX05
    g132 (P0_26 n_12 inh_gnd inh_vdd) IVLLX05
    g148 (P0_9 n_4 inh_gnd inh_vdd) IVLLX05
    g116 (G_107 n_20 inh_gnd inh_vdd) IVLLX05
    g118 (G_111 n_19 inh_gnd inh_vdd) IVLLX05
    g122 (P0_5 n_17 inh_gnd inh_vdd) IVLLX05
    g106 (P0_15 n_25 inh_gnd inh_vdd) IVLLX05
    g126 (P0_3 n_15 inh_gnd inh_vdd) IVLLX05
ends UBPriKSA_30_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBPureKSA_30_1
// View name: schematic
subckt UBPureKSA_30_1 S_31 S_30 S_29 S_28 S_27 S_26 S_25 S_24 S_23 S_22 \
        S_21 S_20 S_19 S_18 S_17 S_16 S_15 S_14 S_13 S_12 S_11 S_10 S_9 \
        S_8 S_7 S_6 S_5 S_4 S_3 S_2 S_1 X_30 X_29 X_28 X_27 X_26 X_25 X_24 \
        X_23 X_22 X_21 X_20 X_19 X_18 X_17 X_16 X_15 X_14 X_13 X_12 X_11 \
        X_10 X_9 X_8 X_7 X_6 X_5 X_4 X_3 X_2 X_1 Y_30 Y_29 Y_28 Y_27 Y_26 \
        Y_25 Y_24 Y_23 Y_22 Y_21 Y_20 Y_19 Y_18 Y_17 Y_16 Y_15 Y_14 Y_13 \
        Y_12 Y_11 Y_10 Y_9 Y_8 Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 inh_gnd inh_vdd
    U0 (S_31 S_30 S_29 S_28 S_27 S_26 S_25 S_24 S_23 S_22 S_21 S_20 S_19 \
        S_18 S_17 S_16 S_15 S_14 S_13 S_12 S_11 S_10 S_9 S_8 S_7 S_6 S_5 \
        S_4 S_3 S_2 S_1 X_30 X_29 X_28 X_27 X_26 X_25 X_24 X_23 X_22 X_21 \
        X_20 X_19 X_18 X_17 X_16 X_15 X_14 X_13 X_12 X_11 X_10 X_9 X_8 X_7 \
        X_6 X_5 X_4 X_3 X_2 X_1 Y_30 Y_29 Y_28 Y_27 Y_26 Y_25 Y_24 Y_23 \
        Y_22 Y_21 Y_20 Y_19 Y_18 Y_17 Y_16 Y_15 Y_14 Y_13 Y_12 Y_11 Y_10 \
        Y_9 Y_8 Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 GND! inh_gnd inh_vdd) \
        UBPriKSA_30_1
ends UBPureKSA_30_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: UBKSA_30_0_30_1
// View name: schematic
subckt UBKSA_30_0_30_1 S_31 S_30 S_29 S_28 S_27 S_26 S_25 S_24 S_23 S_22 \
        S_21 S_20 S_19 S_18 S_17 S_16 S_15 S_14 S_13 S_12 S_11 S_10 S_9 \
        S_8 S_7 S_6 S_5 S_4 S_3 S_2 S_1 S_0 X_30 X_29 X_28 X_27 X_26 X_25 \
        X_24 X_23 X_22 X_21 X_20 X_19 X_18 X_17 X_16 X_15 X_14 X_13 X_12 \
        X_11 X_10 X_9 X_8 X_7 X_6 X_5 X_4 X_3 X_2 X_1 X_0 Y_30 Y_29 Y_28 \
        Y_27 Y_26 Y_25 Y_24 Y_23 Y_22 Y_21 Y_20 Y_19 Y_18 Y_17 Y_16 Y_15 \
        Y_14 Y_13 Y_12 Y_11 Y_10 Y_9 Y_8 Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 \
        inh_gnd inh_vdd
    Thru\#0 (GND! S_0) iprobe
    U0 (S_31 S_30 S_29 S_28 S_27 S_26 S_25 S_24 S_23 S_22 S_21 S_20 S_19 \
        S_18 S_17 S_16 S_15 S_14 S_13 S_12 S_11 S_10 S_9 S_8 S_7 S_6 S_5 \
        S_4 S_3 S_2 S_1 X_30 X_29 X_28 X_27 X_26 X_25 X_24 X_23 X_22 X_21 \
        X_20 X_19 X_18 X_17 X_16 X_15 X_14 X_13 X_12 X_11 X_10 X_9 X_8 X_7 \
        X_6 X_5 X_4 X_3 X_2 X_1 Y_30 Y_29 Y_28 Y_27 Y_26 Y_25 Y_24 Y_23 \
        Y_22 Y_21 Y_20 Y_19 Y_18 Y_17 Y_16 Y_15 Y_14 Y_13 Y_12 Y_11 Y_10 \
        Y_9 Y_8 Y_7 Y_6 Y_5 Y_4 Y_3 Y_2 Y_1 inh_gnd inh_vdd) \
        UBPureKSA_30_1
ends UBKSA_30_0_30_1
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: MultTC_STD_DAD_KS000
// View name: schematic
subckt MultTC_STD_DAD_KS000 P_31 P_30 P_29 P_28 P_27 P_26 P_25 P_24 P_23 \
        P_22 P_21 P_20 P_19 P_18 P_17 P_16 P_15 P_14 P_13 P_12 P_11 P_10 \
        P_9 P_8 P_7 P_6 P_5 P_4 P_3 P_2 P_1 P_0 IN1_15 IN1_14 IN1_13 \
        IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 \
        IN1_2 IN1_1 IN1_0 IN2_15 IN2_14 IN2_13 IN2_12 IN2_11 IN2_10 IN2_9 \
        IN2_8 IN2_7 IN2_6 IN2_5 IN2_4 IN2_3 IN2_2 IN2_1 IN2_0 inh_gnd \
        inh_vdd
    U1 (UNCONNECTED54 S1_29 S1_28 S1_27 S1_26 S1_25 S1_24 S1_23 S1_22 \
        S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 S1_14 S1_13 S1_12 S1_11 \
        S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 UNCONNECTED55 \
        UNCONNECTED56 UNCONNECTED57 S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 \
        S2_24 S2_23 S2_22 S2_21 S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 \
        S2_13 S2_12 S2_11 S2_10 S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 \
        UNCONNECTED58 VDD! PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 PP0_9 \
        PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 GND! GND! PP1_16 PP1_15 \
        PP1_14 PP1_13 PP1_12 PP1_11 PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 PP1_5 \
        PP1_4 PP1_3 PP1_2 GND! PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 \
        PP2_11 PP2_10 PP2_9 PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 GND! \
        PP3_18 PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 PP3_10 \
        PP3_9 PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 PP4_19 PP4_18 PP4_17 \
        PP4_16 PP4_15 PP4_14 PP4_13 PP4_12 PP4_11 PP4_10 PP4_9 PP4_8 PP4_7 \
        PP4_6 PP4_5 PP4_4 PP5_20 PP5_19 PP5_18 PP5_17 PP5_16 PP5_15 PP5_14 \
        PP5_13 PP5_12 PP5_11 PP5_10 PP5_9 PP5_8 PP5_7 PP5_6 PP5_5 PP6_21 \
        PP6_20 PP6_19 PP6_18 PP6_17 PP6_16 PP6_15 PP6_14 PP6_13 PP6_12 \
        PP6_11 PP6_10 PP6_9 PP6_8 PP6_7 PP6_6 PP7_22 PP7_21 PP7_20 PP7_19 \
        PP7_18 PP7_17 PP7_16 PP7_15 PP7_14 PP7_13 PP7_12 PP7_11 PP7_10 \
        PP7_9 PP7_8 PP7_7 PP8_23 PP8_22 PP8_21 PP8_20 PP8_19 PP8_18 PP8_17 \
        PP8_16 PP8_15 PP8_14 PP8_13 PP8_12 PP8_11 PP8_10 PP8_9 PP8_8 \
        PP9_24 PP9_23 PP9_22 PP9_21 PP9_20 PP9_19 PP9_18 PP9_17 PP9_16 \
        PP9_15 PP9_14 PP9_13 PP9_12 PP9_11 PP9_10 PP9_9 PP10_25 PP10_24 \
        PP10_23 PP10_22 PP10_21 PP10_20 PP10_19 PP10_18 PP10_17 PP10_16 \
        PP10_15 PP10_14 PP10_13 PP10_12 PP10_11 PP10_10 PP11_26 PP11_25 \
        PP11_24 PP11_23 PP11_22 PP11_21 PP11_20 PP11_19 PP11_18 PP11_17 \
        PP11_16 PP11_15 PP11_14 PP11_13 PP11_12 PP11_11 PP12_27 PP12_26 \
        PP12_25 PP12_24 PP12_23 PP12_22 PP12_21 PP12_20 PP12_19 PP12_18 \
        PP12_17 PP12_16 PP12_15 PP12_14 PP12_13 PP12_12 PP13_28 PP13_27 \
        PP13_26 PP13_25 PP13_24 PP13_23 PP13_22 PP13_21 PP13_20 PP13_19 \
        PP13_18 PP13_17 PP13_16 PP13_15 PP13_14 PP13_13 PP14_29 PP14_28 \
        PP14_27 PP14_26 PP14_25 PP14_24 PP14_23 PP14_22 PP14_21 PP14_20 \
        PP14_19 PP14_18 PP14_17 PP14_16 PP14_15 PP14_14 GND! PP15_29 \
        PP15_28 PP15_27 PP15_26 PP15_25 PP15_24 PP15_23 PP15_22 PP15_21 \
        PP15_20 PP15_19 PP15_18 PP15_17 PP15_16 PP15_15 inh_gnd inh_vdd) \
        DADTR_16_0_16_1_1000
    U0 (UNCONNECTED53 PP0_15 PP0_14 PP0_13 PP0_12 PP0_11 PP0_10 PP0_9 \
        PP0_8 PP0_7 PP0_6 PP0_5 PP0_4 PP0_3 PP0_2 PP0_1 P_0 PP1_16 PP1_15 \
        PP1_14 PP1_13 PP1_12 PP1_11 PP1_10 PP1_9 PP1_8 PP1_7 PP1_6 PP1_5 \
        PP1_4 PP1_3 PP1_2 PP1_1 PP2_17 PP2_16 PP2_15 PP2_14 PP2_13 PP2_12 \
        PP2_11 PP2_10 PP2_9 PP2_8 PP2_7 PP2_6 PP2_5 PP2_4 PP2_3 PP2_2 \
        PP3_18 PP3_17 PP3_16 PP3_15 PP3_14 PP3_13 PP3_12 PP3_11 PP3_10 \
        PP3_9 PP3_8 PP3_7 PP3_6 PP3_5 PP3_4 PP3_3 PP4_19 PP4_18 PP4_17 \
        PP4_16 PP4_15 PP4_14 PP4_13 PP4_12 PP4_11 PP4_10 PP4_9 PP4_8 PP4_7 \
        PP4_6 PP4_5 PP4_4 PP5_20 PP5_19 PP5_18 PP5_17 PP5_16 PP5_15 PP5_14 \
        PP5_13 PP5_12 PP5_11 PP5_10 PP5_9 PP5_8 PP5_7 PP5_6 PP5_5 PP6_21 \
        PP6_20 PP6_19 PP6_18 PP6_17 PP6_16 PP6_15 PP6_14 PP6_13 PP6_12 \
        PP6_11 PP6_10 PP6_9 PP6_8 PP6_7 PP6_6 PP7_22 PP7_21 PP7_20 PP7_19 \
        PP7_18 PP7_17 PP7_16 PP7_15 PP7_14 PP7_13 PP7_12 PP7_11 PP7_10 \
        PP7_9 PP7_8 PP7_7 PP8_23 PP8_22 PP8_21 PP8_20 PP8_19 PP8_18 PP8_17 \
        PP8_16 PP8_15 PP8_14 PP8_13 PP8_12 PP8_11 PP8_10 PP8_9 PP8_8 \
        PP9_24 PP9_23 PP9_22 PP9_21 PP9_20 PP9_19 PP9_18 PP9_17 PP9_16 \
        PP9_15 PP9_14 PP9_13 PP9_12 PP9_11 PP9_10 PP9_9 PP10_25 PP10_24 \
        PP10_23 PP10_22 PP10_21 PP10_20 PP10_19 PP10_18 PP10_17 PP10_16 \
        PP10_15 PP10_14 PP10_13 PP10_12 PP10_11 PP10_10 PP11_26 PP11_25 \
        PP11_24 PP11_23 PP11_22 PP11_21 PP11_20 PP11_19 PP11_18 PP11_17 \
        PP11_16 PP11_15 PP11_14 PP11_13 PP11_12 PP11_11 PP12_27 PP12_26 \
        PP12_25 PP12_24 PP12_23 PP12_22 PP12_21 PP12_20 PP12_19 PP12_18 \
        PP12_17 PP12_16 PP12_15 PP12_14 PP12_13 PP12_12 PP13_28 PP13_27 \
        PP13_26 PP13_25 PP13_24 PP13_23 PP13_22 PP13_21 PP13_20 PP13_19 \
        PP13_18 PP13_17 PP13_16 PP13_15 PP13_14 PP13_13 PP14_29 PP14_28 \
        PP14_27 PP14_26 PP14_25 PP14_24 PP14_23 PP14_22 PP14_21 PP14_20 \
        PP14_19 PP14_18 PP14_17 PP14_16 PP14_15 PP14_14 PP15_30 PP15_29 \
        PP15_28 PP15_27 PP15_26 PP15_25 PP15_24 PP15_23 PP15_22 PP15_21 \
        PP15_20 PP15_19 PP15_18 PP15_17 PP15_16 PP15_15 IN1_15 IN1_14 \
        IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 \
        IN1_3 IN1_2 IN1_1 IN1_0 IN2_15 IN2_14 IN2_13 IN2_12 IN2_11 IN2_10 \
        IN2_9 IN2_8 IN2_7 IN2_6 IN2_5 IN2_4 IN2_3 IN2_2 IN2_1 IN2_0 \
        inh_gnd inh_vdd) TCPPG_15_0_15_0
    g2 (P_UB_31 P_31 inh_gnd inh_vdd) IVLLX05
    U2 (P_UB_31 P_30 P_29 P_28 P_27 P_26 P_25 P_24 P_23 P_22 P_21 P_20 \
        P_19 P_18 P_17 P_16 P_15 P_14 P_13 P_12 P_11 P_10 P_9 P_8 P_7 P_6 \
        P_5 P_4 P_3 P_2 P_1 UNCONNECTED59 PP15_30 S1_29 S1_28 S1_27 S1_26 \
        S1_25 S1_24 S1_23 S1_22 S1_21 S1_20 S1_19 S1_18 S1_17 S1_16 S1_15 \
        S1_14 S1_13 S1_12 S1_11 S1_10 S1_9 S1_8 S1_7 S1_6 S1_5 S1_4 S1_3 \
        PP2_2 PP0_1 GND! S2_30 S2_29 S2_28 S2_27 S2_26 S2_25 S2_24 S2_23 \
        S2_22 S2_21 S2_20 S2_19 S2_18 S2_17 S2_16 S2_15 S2_14 S2_13 S2_12 \
        S2_11 S2_10 S2_9 S2_8 S2_7 S2_6 S2_5 S2_4 S2_3 S2_2 PP1_1 inh_gnd \
        inh_vdd) UBKSA_30_0_30_1
ends MultTC_STD_DAD_KS000
// End of subcircuit definition.

// Library name: 16BitMul
// Cell name: Multiplier_15_0_1000
// View name: schematic
U0 (P_31 P_30 P_29 P_28 P_27 P_26 P_25 P_24 P_23 P_22 P_21 P_20 P_19 P_18 \
        P_17 P_16 P_15 P_14 P_13 P_12 P_11 P_10 P_9 P_8 P_7 P_6 P_5 P_4 \
        P_3 P_2 P_1 P_0 IN1_15 IN1_14 IN1_13 IN1_12 IN1_11 IN1_10 IN1_9 \
        IN1_8 IN1_7 IN1_6 IN1_5 IN1_4 IN1_3 IN1_2 IN1_1 IN1_0 IN2_15 \
        IN2_14 IN2_13 IN2_12 IN2_11 IN2_10 IN2_9 IN2_8 IN2_7 IN2_6 IN2_5 \
        IN2_4 IN2_3 IN2_2 IN2_1 IN2_0 0 vdd!) MultTC_STD_DAD_KS000
simulatorOptions options reltol=1e-3 vabstol=1e-6 iabstol=1e-12 temp=27 \
    tnom=27 scalem=1.0 scale=1.0 gmin=1e-12 rforce=1 maxnotes=5 maxwarns=5 \
    digits=5 cols=80 pivrel=1e-3 ckptclock=1800 \
    sensfile="../psf/sens.output" checklimitdest=psf 
modelParameter info what=models where=rawfile
element info what=inst where=rawfile
outputParameter info what=output where=rawfile
designParamVals info what=parameters where=rawfile
primitives info what=primitives where=rawfile
subckts info what=subckts  where=rawfile
saveOptions options save=allpub subcktprobelvl=2
