# parameterized-sqrt
This is a Verilog HDL project creating a CUDU square root (sqrt) module, with its testbench.
