;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -4, <-20
	DJN -1, @-20
	ADD 240, 60
	SUB #72, @200
	ADD @130, 9
	SLT #-10, <200
	SPL 0, @-2
	JMP <-107, 700
	MOV @121, 106
	MOV @121, 106
	JMZ 0, 2
	JMP <-107, 700
	SPL <-127, 100
	SUB @121, 103
	SPL <-127, 100
	SUB -7, <-125
	JMP <-127, 100
	JMP 124, -9
	SPL 0, @-2
	ADD 120, 9
	ADD 0, <-2
	ADD #72, @260
	SPL <-127, 100
	ADD 240, 60
	SLT 120, 9
	SLT <532, -9
	SLT <532, -9
	SPL 704, @-5
	JMZ -7, @-125
	JMZ -7, @-125
	SPL 704, @-5
	SUB @121, 103
	ADD 120, 9
	JMZ -7, @-125
	ADD 120, 9
	SUB -7, <-120
	SUB 12, @10
	SUB 12, @10
	ADD 120, 9
	SUB @12, @12
	ADD #270, 0
	SUB -7, <-120
	MOV -1, <-26
	DJN -1, @-20
	ADD 704, <-5
	ADD 704, <-5
	SPL 704, @-5
	SPL 704, @-5
	CMP -207, <-120
