
---------- Begin Simulation Statistics ----------
final_tick                               149594330000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1276                       # Simulator instruction rate (inst/s)
host_mem_usage                               23417392                       # Number of bytes of host memory used
host_op_rate                                     1307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                103328.03                       # Real time elapsed on the host
host_tick_rate                                 412077                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131814017                       # Number of instructions simulated
sim_ops                                     135087655                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042579                       # Number of seconds simulated
sim_ticks                                 42579120000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.566462                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  183026                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               248790                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3886                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             14986                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            216266                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36946                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8236                       # Number of indirect misses.
system.cpu.branchPred.lookups                  401616                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   69819                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4658                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2210244                       # Number of instructions committed
system.cpu.committedOps                       2507403                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.323195                       # CPI: cycles per instruction
system.cpu.discardedOps                         45718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1165206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            595847                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           282863                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6432227                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.231310                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3887                       # number of quiesce instructions executed
system.cpu.numCycles                          9555316                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3887                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1386764     55.31%     55.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8147      0.32%     55.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 670576     26.74%     82.38% # Class of committed instruction
system.cpu.op_class_0::MemWrite                441916     17.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2507403                       # Class of committed instruction
system.cpu.quiesceCycles                     58571276                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3123089                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8545                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1788654                       # Transaction distribution
system.membus.trans_dist::ReadResp            1791754                       # Transaction distribution
system.membus.trans_dist::WriteReq            1105381                       # Transaction distribution
system.membus.trans_dist::WriteResp           1105381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2633                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1553                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1250                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            243                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2857                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12138                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        89821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5710572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5710572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5800957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       427008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        87158                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       550258                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               183302466                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2902624                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004732                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2902559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      65      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2902624                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7907083935                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78541248                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              674843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15369249                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66195278                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11140671773                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1218750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9234949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2308737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11543686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2308737                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9234949                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11543686                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11543686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11543686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     23087372                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2264576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2264576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3723597                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3723597                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       303300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       147456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11329548                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11477004                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        50176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         7406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         7406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11976346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        60984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        87158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3999964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4851932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2359296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    181272600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    183631896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       802816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    190720902                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        20181899751                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         13304223                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          761                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.24                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16306404399                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10522701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1654784                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       802816                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       385024                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       114688                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        10752                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       125440                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20009056                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      8080580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10774107                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38863744                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10774107                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      8080580                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18854687                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20009056                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18854687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18854687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57718431                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       802816                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       118300                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       462364                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        10752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       802816                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       813568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       344064                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3703                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       347767                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      8080580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18854687                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26935268                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      8080580                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2778357                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10858937                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      8080580                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26935268                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2778357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      37794205                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1784694                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1784694                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1070592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1070592                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        98402                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5591052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        14336                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3710                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5710572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3147996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    178913304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3573331                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3573331    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3573331                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8598744685                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9993992000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     72105336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     76430712                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1978252                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2033884                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4012136                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     18026334                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     18161502                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       494563                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63586                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       558149                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1693443547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46174745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     55409694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1795027986                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46460613                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47767169                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94227781                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1739904160                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93941913                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     55409694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1889255767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115277848                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     65994752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    181665816                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     66387968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    115277848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    181665816                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     28819462                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2062336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30894086                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16596992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3602438                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     20199430                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2707379767                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1549932267                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9234949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4266546984                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1559167216                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2707379767                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4266546984                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4266546984                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4257312035                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9234949                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8533093967                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          243                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       365249                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       103713                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         468962                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       365249                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       365249                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       365249                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       103713                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        468962                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1181916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112918552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       118300                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         258496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          114477264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       168512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     65994752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68686400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1764358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1788733                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2633                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1031168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1073225                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27758112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2651970074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2778357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6070957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2688577500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3957621                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46174745                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1549932267                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10774107                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2308737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1613147477                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3957621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73932857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4201902341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10774107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2308737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2778357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6070957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4301724977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     49201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2795526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162703750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2969                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2969                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3202924                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1141125                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1788732                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1073225                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1788732                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1073225                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            111816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            111810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            111798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            111843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            111783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            111781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            111761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            111780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            111773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           111807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           111792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           111772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           111791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           111814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            67105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            67075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            67043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59714058380                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8943660000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106668273380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33383.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59633.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4232                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1668649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  998835                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1788719                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1073225                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1547866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   62222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 169746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12523                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       194475                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.837460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.355330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.158709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4814      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4282      2.20%      4.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2802      1.44%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3284      1.69%      7.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3600      1.85%      9.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2823      1.45%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2634      1.35%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3355      1.73%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       166881     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194475                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     602.472213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    890.034804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1959     65.98%     65.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.17%     66.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.03%     66.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.17%     66.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.10%     66.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     66.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.17%     66.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          264      8.89%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.10%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.07%     75.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.07%     75.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.17%     75.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     75.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.13%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          690     23.24%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.07%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            4      0.13%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2969                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     361.478949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     72.496816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    474.780755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1819     61.27%     61.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            87      2.93%     64.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.30%     64.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.27%     64.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            9      0.30%     65.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.40%     65.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.24%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.07%     65.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.07%     65.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.07%     65.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.07%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.10%     66.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     66.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.10%     66.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.07%     66.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     66.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.07%     66.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     66.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     66.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     66.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           64      2.16%     68.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          929     31.29%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1728-1759            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2969                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              114478848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                68686784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               114477200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68686400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2688.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1613.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2688.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1613.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42578561750                       # Total gap between requests
system.mem_ctrls.avgGap                      14877.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1181916                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112918552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       118300                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       258432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       169856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     65993792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27758112.426936019212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2651970073.594757556915                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2778357.091457033530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6069453.760434691794                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3989185.309607150499                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46174744.804495729506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1549909721.008795022964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10774107.121049003676                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2308737.240224786568                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1764358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4038                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2633                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1031168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1611941380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 104594491375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    293943795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    167896830                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11201691420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  26340394015                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 807822844470                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4474474665                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2600359195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     87221.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59281.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    158460.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41579.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4254345.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    857434.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    783405.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    624229.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1692942.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         95960800.574993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         66977189.999994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3253256325                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1491522782.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     407611461.599920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     869472455.774972                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     197413107.900003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6382214123.100143                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.890700                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9945719825                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2303490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30330008175                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7774                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9418467.905840                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2749630.050733                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3887    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17648625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    112984745250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  36609584750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       827151                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           827151                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       827151                       # number of overall hits
system.cpu.icache.overall_hits::total          827151                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10563750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10563750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10563750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10563750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       827394                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       827394                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       827394                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       827394                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000294                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000294                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000294                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000294                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43472.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43472.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43472.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43472.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10175250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10175250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10175250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10175250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000294                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000294                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000294                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000294                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41873.456790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41873.456790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41873.456790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41873.456790                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       827151                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          827151                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       827394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       827394                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43472.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43472.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10175250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10175250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41873.456790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41873.456790                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.721735                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8347868                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                78                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          107023.948718                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.721735                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1655031                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1655031                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1075773                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1075773                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1075773                       # number of overall hits
system.cpu.dcache.overall_hits::total         1075773                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5241                       # number of overall misses
system.cpu.dcache.overall_misses::total          5241                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    385346625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    385346625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    385346625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    385346625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1081014                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1081014                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1081014                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1081014                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004848                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004848                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004848                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004848                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73525.400687                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73525.400687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73525.400687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73525.400687                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2633                       # number of writebacks
system.cpu.dcache.writebacks::total              2633                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38749                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38749                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    304246625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    304246625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    304246625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    304246625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     85990625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     85990625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003799                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003799                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74080.015827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74080.015827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74080.015827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74080.015827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.170172                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.170172                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4108                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       671012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          671012                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    220131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    220131000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       673888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       673888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76540.681502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76540.681502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2857                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    214772125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214772125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     85990625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     85990625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75174.002450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75174.002450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21714.804293                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21714.804293                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       404761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         404761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    165215625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    165215625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       407126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       407126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005809                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69858.615222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69858.615222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     89474500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89474500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71579.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71579.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              105978                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4108                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.797955                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4328164                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4328164                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149594330000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               149595812500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1276                       # Simulator instruction rate (inst/s)
host_mem_usage                               23417392                       # Number of bytes of host memory used
host_op_rate                                     1307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                103329.51                       # Real time elapsed on the host
host_tick_rate                                 412086                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   131815559                       # Number of instructions simulated
sim_ops                                     135089558                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042581                       # Number of seconds simulated
sim_ticks                                 42580602500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.552604                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  183107                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               248947                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3886                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15006                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            216313                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              36946                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           45182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8236                       # Number of indirect misses.
system.cpu.branchPred.lookups                  401871                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   69894                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4658                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2211786                       # Number of instructions committed
system.cpu.committedOps                       2509306                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.321254                       # CPI: cycles per instruction
system.cpu.discardedOps                         45772                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1166199                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            596275                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           283016                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6432738                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.231414                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3887                       # number of quiesce instructions executed
system.cpu.numCycles                          9557688                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3887                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1387864     55.31%     55.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8147      0.32%     55.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                 671017     26.74%     82.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                442277     17.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2509306                       # Class of committed instruction
system.cpu.quiesceCycles                     58571276                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3124950                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8553                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1788654                       # Transaction distribution
system.membus.trans_dist::ReadResp            1791758                       # Transaction distribution
system.membus.trans_dist::WriteReq            1105381                       # Transaction distribution
system.membus.trans_dist::WriteResp           1105381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2636                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1554                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1250                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1251                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            243                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2861                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        15838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        61660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        89833                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      5710572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      5710572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5800969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        15552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         4416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        31676                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       427456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        87158                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       550706                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               183302914                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2902628                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004732                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2902563    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      65      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2902628                       # Request fanout histogram
system.membus.reqLayer6.occupancy          7907107435                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              18.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            78541248                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              674843                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            15369249                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           66218278                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        11140671773                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             26.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1218750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       393216                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        98304                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       491520                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total       101376                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        98304                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total       110592                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      9234627                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      2308657                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total     11543284                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      2308657                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      9234627                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total     11543284                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0     11543284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma     11543284                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     23086569                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      2264576                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      2264576                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3723597                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3723597                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          616                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20260                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        38808                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           72                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           98                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        61660                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       250052                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        53248                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       303300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       147456                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     11329548                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total     11477004                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        50176                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        21504                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        71680                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        30720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        55296                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         7406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         7406                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     11976346                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          866                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2024                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        22286                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        60984                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           90                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          105                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        87158                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      3999964                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       851968                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      4851932                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2359296                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    181272600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    183631896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       802816                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       344064                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1146880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       491520                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       884736                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    190720902                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        20181899751                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             47.4                       # Network utilization (%)
system.acctest.local_bus.numRequests         13304223                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          761                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.24                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  16306404399                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         38.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy  10522701000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         24.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       851968                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       458752                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1654784                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       458752                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       802816                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        26624                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       344064                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       385024                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       114688                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        10752                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       125440                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     20008359                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      8080299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     10773732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     38862390                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     10773732                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      8080299                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     18854031                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     20008359                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     18854031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     18854031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     57716421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       802816                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1146880                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       118300                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       462364                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        10752                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       802816                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       813568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       344064                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         3703                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       347767                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      8080299                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     18854031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       26934330                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      8080299                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2778260                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      10858559                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      8080299                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     26934330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2778260                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      37792889                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1784694                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1784694                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq      1070592                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp      1070592                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        98402                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      5591052                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        14336                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         3072                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         3710                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      5710572                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      3147996                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    178913304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       118300                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    182736656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      3573331                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      3573331    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      3573331                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   8598744685                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         20.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9993992000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         23.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     72108024                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      1966080                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2359296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     76433400                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      1978404                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2033884                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4012288                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     18027006                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        61440                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        73728                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     18162174                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       494601                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        63586                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       558187                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1693447715                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     46173137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     55407765                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1795028617                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     46462565                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     47765505                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     94228070                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1739910280                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     93938643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     55407765                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1889256687                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115277848                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     65994752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       393216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    181665816                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     66387968                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    115277848                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    181665816                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     28819462                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      2062336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30894086                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     16596992                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3602438                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     20199430                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2707285506                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1549878304                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      9234627                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4266398438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1559112932                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2707285506                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4266398438                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4266398438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   4257163811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      9234627                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8532796876                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        15552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         4416                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        19968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        15552                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          243                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           69                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          312                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       365237                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       103709                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         468946                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       365237                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       365237                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       365237                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       103709                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        468946                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1181916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    112918552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       118300                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         258752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          114477520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       168704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      1966080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     65994752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        98304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        68686592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        18481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1764358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         1855                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1788737                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2636                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        30720                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma      1031168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1073228                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     27757146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2651877742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2778260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           6076758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2688489906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3961992                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     46173137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1549878304                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     10773732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      2308657                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1613095822                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3961992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     73930283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   4201756046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     10773732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      2308657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2778260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          6076758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4301585728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2636.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     49201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2795526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      7168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000162703750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2969                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2969                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3202935                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1141125                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1788736                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1073228                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1788736                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1073228                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            111816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            111810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            111798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            111843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            111802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            111784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            111782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            111761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            111780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            111773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           111807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           111792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           111772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           111791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           111810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           111815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             67070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             67088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             67106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             67105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             67080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            67108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            67105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            67075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            67043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59714148380                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8943680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            106668468380                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33383.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59633.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4232                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1668649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  998835                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    13                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1788723                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1073228                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1547866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   62194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   62222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   11014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   3207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 177738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 169746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  25239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  14563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  13479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  13208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  13727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  15806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  14607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  13059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   9342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   9113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   9109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   9706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   9647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   9814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   3828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   5558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12523                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       194476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.835250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   867.352979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.160169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4814      2.48%      2.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4282      2.20%      4.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2802      1.44%      6.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3284      1.69%      7.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3601      1.85%      9.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2823      1.45%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2634      1.35%     12.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3355      1.73%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       166881     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194476                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2969                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     602.472213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    890.034804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1959     65.98%     65.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            5      0.17%     66.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.03%     66.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.17%     66.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.10%     66.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.03%     66.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.17%     66.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          264      8.89%     75.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.10%     75.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.07%     75.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.07%     75.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.17%     75.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.03%     75.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.13%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          690     23.24%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.07%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            4      0.13%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.03%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            5      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2969                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     361.478949                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     72.496816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    474.780755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1819     61.27%     61.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            87      2.93%     64.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             9      0.30%     64.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            8      0.27%     64.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            9      0.30%     65.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           12      0.40%     65.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      0.24%     65.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.07%     65.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.07%     65.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.07%     65.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.07%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            3      0.10%     66.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.03%     66.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.10%     66.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            2      0.07%     66.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.03%     66.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.07%     66.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.03%     66.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.03%     66.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.03%     66.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.03%     66.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           64      2.16%     68.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          929     31.29%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1728-1759            1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2969                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              114479104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                68686784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               114477456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68686592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2688.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1613.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2688.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1613.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42579967500                       # Total gap between requests
system.mem_ctrls.avgGap                      14877.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1181916                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    112918552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       118300                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       258688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       169856                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      1966080                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     65993792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        98304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 27757145.991534523666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2651877741.748722076416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2778260.359279791825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 6075254.571609220468                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3989046.420843856875                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 46173137.169677197933                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1549855758.851697683334                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 10773732.006258012727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 2308656.858483859804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        18481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1764358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         1855                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2636                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        30720                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma      1031168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1611941380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 104594491375                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    293943795                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    168091830                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11201691420                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  26340394015                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 807822844470                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4474474665                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   2600359195                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     87221.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59281.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    158460.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41586.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4249503.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    857434.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    783405.66                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    624229.17                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   1692942.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         95962774.274993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         66977534.399994                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3253263600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1491522782.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     407611461.599920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     869512527.749972                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     197413107.900003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6382263788.175143                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        149.886648                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9945719825                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2303490000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30331490675                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7774                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9418467.905840                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2749630.050733                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3887    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     17648625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3887                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    112986227750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  36609584750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       827652                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           827652                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       827652                       # number of overall hits
system.cpu.icache.overall_hits::total          827652                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          243                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            243                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          243                       # number of overall misses
system.cpu.icache.overall_misses::total           243                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     10563750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10563750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     10563750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10563750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       827895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       827895                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       827895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       827895                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000294                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000294                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000294                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000294                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43472.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43472.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43472.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43472.222222                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          243                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          243                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          243                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10175250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10175250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10175250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10175250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000294                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000294                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000294                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000294                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41873.456790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41873.456790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41873.456790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41873.456790                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       827652                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          827652                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          243                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           243                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     10563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10563750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       827895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       827895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43472.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43472.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10175250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10175250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41873.456790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41873.456790                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           444.721815                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34620598                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          65943.996190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   444.721815                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.868597                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1656033                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1656033                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1076589                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1076589                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1076589                       # number of overall hits
system.cpu.dcache.overall_hits::total         1076589                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5245                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5245                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5245                       # number of overall misses
system.cpu.dcache.overall_misses::total          5245                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    385677875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    385677875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    385677875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    385677875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1081834                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1081834                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1081834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1081834                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004848                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004848                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004848                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004848                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73532.483317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73532.483317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73532.483317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73532.483317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2636                       # number of writebacks
system.cpu.dcache.writebacks::total              2636                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1134                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1134                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1134                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4111                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4111                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        38749                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        38749                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    304571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    304571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    304571500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    304571500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     85990625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     85990625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003800                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003800                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003800                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003800                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74086.961810                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74086.961810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74086.961810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74086.961810                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2219.170172                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2219.170172                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   4112                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       671467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          671467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    220462250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    220462250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       674347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       674347                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004271                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76549.392361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76549.392361                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2861                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3960                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    215097000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    215097000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     85990625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     85990625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004243                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75182.453688                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75182.453688                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21714.804293                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21714.804293                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       405122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         405122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2365                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    165215625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    165215625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       407487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       407487                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69858.615222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69858.615222                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1115                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34789                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     89474500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     89474500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003068                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71579.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71579.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1084443                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4624                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            234.524870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4331448                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4331448                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 149595812500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
