Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Wed Dec 11 19:18:29 2024
| Host              : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_tx_top_timing_summary_routed.rpt -pb hdmi_tx_top_timing_summary_routed.pb -rpx hdmi_tx_top_timing_summary_routed.rpx -warn_on_violation
| Design            : hdmi_tx_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.837        0.000                      0                 2453        0.019        0.000                      0                 2437        0.750        0.000                       0                  1248  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          
sysclk_p                                                                                             {0.000 2.500}        5.000           200.000         
  clk_27m_clk_wiz_0                                                                                  {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0                                                                                 {0.000 1.684}        3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       11.946        0.000                      0                  992        0.037        0.000                      0                  992       24.468        0.000                       0                   479  
sysclk_p                                                                                                                                                                                                                                               0.750        0.000                       0                     1  
  clk_27m_clk_wiz_0                                                                                       35.451        0.000                      0                  224        0.038        0.000                      0                  224       18.244        0.000                       0                   135  
  clk_297m_clk_wiz_0                                                                                       0.837        0.000                      0                  987        0.019        0.000                      0                  987        1.152        0.000                       0                   633  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_297m_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        2.436        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_297m_clk_wiz_0                                                                                        49.054        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_27m_clk_wiz_0                                                                                    clk_27m_clk_wiz_0                                                                                         35.965        0.000                      0                   29        0.287        0.000                      0                   29  
**async_default**                                                                                    clk_297m_clk_wiz_0                                                                                   clk_297m_clk_wiz_0                                                                                         1.665        0.000                      0                  105        0.127        0.000                      0                  105  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       48.161        0.000                      0                  100        0.124        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_297m_clk_wiz_0                                                                                   clk_297m_clk_wiz_0                                                                                   
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_297m_clk_wiz_0                                                                                   
(none)                                                                                               clk_297m_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_27m_clk_wiz_0                                                                                                                                                                                         
(none)                                                                                               clk_297m_clk_wiz_0                                                                                                                                                                                        
(none)                                                                                                                                                                                                    clk_27m_clk_wiz_0                                                                                    
(none)                                                                                                                                                                                                    clk_297m_clk_wiz_0                                                                                   
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       11.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.946ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.416ns (13.886%)  route 2.580ns (86.114%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -9.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y96        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y96        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     9.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.289    10.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X102Y99        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089    10.280 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.579    10.859    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X101Y98        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098    10.957 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           1.114    12.071    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X102Y99        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.150    12.221 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.598    12.819    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TDO
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -12.819    
  -------------------------------------------------------------------
                         slack                                 11.946    

Slack (MET) :             21.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.613ns  (logic 5.155ns (77.954%)  route 1.458ns (22.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 53.397 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.369ns (routing 0.909ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.377    31.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X101Y84        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.021    31.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.572    31.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.369    53.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.000    53.397    
                         clock uncertainty           -0.235    53.161    
    SLICE_X101Y81        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.044    53.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         53.117    
                         arrival time                         -31.613    
  -------------------------------------------------------------------
                         slack                                 21.504    

Slack (MET) :             21.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.613ns  (logic 5.155ns (77.954%)  route 1.458ns (22.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 53.397 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.369ns (routing 0.909ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.377    31.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X101Y84        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.021    31.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.572    31.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.369    53.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    53.397    
                         clock uncertainty           -0.235    53.161    
    SLICE_X101Y81        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.044    53.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         53.117    
                         arrival time                         -31.613    
  -------------------------------------------------------------------
                         slack                                 21.504    

Slack (MET) :             21.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.613ns  (logic 5.155ns (77.954%)  route 1.458ns (22.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 53.397 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.369ns (routing 0.909ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.377    31.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X101Y84        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.021    31.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.572    31.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.369    53.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    53.397    
                         clock uncertainty           -0.235    53.161    
    SLICE_X101Y81        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.044    53.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         53.117    
                         arrival time                         -31.613    
  -------------------------------------------------------------------
                         slack                                 21.504    

Slack (MET) :             21.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.613ns  (logic 5.155ns (77.954%)  route 1.458ns (22.046%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 53.397 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.369ns (routing 0.909ns, distribution 0.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.377    31.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X101Y84        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.021    31.041 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.572    31.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.369    53.397    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
                         clock pessimism              0.000    53.397    
                         clock uncertainty           -0.235    53.161    
    SLICE_X101Y81        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.044    53.117    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]
  -------------------------------------------------------------------
                         required time                         53.117    
                         arrival time                         -31.613    
  -------------------------------------------------------------------
                         slack                                 21.504    

Slack (MET) :             21.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.585ns  (logic 5.306ns (80.573%)  route 1.279ns (19.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 53.412 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.384ns (routing 0.909ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.397    31.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X101Y84        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096    31.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    31.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X101Y82        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.076    31.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.304    31.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.384    53.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    53.412    
                         clock uncertainty           -0.235    53.176    
    SLICE_X102Y82        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.044    53.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         53.132    
                         arrival time                         -31.585    
  -------------------------------------------------------------------
                         slack                                 21.547    

Slack (MET) :             21.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.585ns  (logic 5.306ns (80.573%)  route 1.279ns (19.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 53.412 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.384ns (routing 0.909ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.397    31.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X101Y84        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096    31.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    31.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X101Y82        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.076    31.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.304    31.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.384    53.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    53.412    
                         clock uncertainty           -0.235    53.176    
    SLICE_X102Y82        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.044    53.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         53.132    
                         arrival time                         -31.585    
  -------------------------------------------------------------------
                         slack                                 21.547    

Slack (MET) :             21.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.585ns  (logic 5.306ns (80.573%)  route 1.279ns (19.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 53.412 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.384ns (routing 0.909ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.397    31.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X101Y84        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096    31.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    31.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X101Y82        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.076    31.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.304    31.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.384    53.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    53.412    
                         clock uncertainty           -0.235    53.176    
    SLICE_X102Y82        FDRE (Setup_HFF2_SLICEL_C_R)
                                                     -0.044    53.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         53.132    
                         arrival time                         -31.585    
  -------------------------------------------------------------------
                         slack                                 21.547    

Slack (MET) :             21.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.585ns  (logic 5.306ns (80.573%)  route 1.279ns (19.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 53.412 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.384ns (routing 0.909ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.397    31.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X101Y84        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096    31.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    31.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X101Y82        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.076    31.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.304    31.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.384    53.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    53.412    
                         clock uncertainty           -0.235    53.176    
    SLICE_X102Y82        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.044    53.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         53.132    
                         arrival time                         -31.585    
  -------------------------------------------------------------------
                         slack                                 21.547    

Slack (MET) :             21.547ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.585ns  (logic 5.306ns (80.573%)  route 1.279ns (19.427%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 53.412 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.384ns (routing 0.909ns, distribution 0.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.509    30.609    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X102Y97        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.034    30.643 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.397    31.039    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X101Y84        LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.096    31.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.070    31.205    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X101Y82        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.076    31.281 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.304    31.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546    52.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    52.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.384    53.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X102Y82        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    53.412    
                         clock uncertainty           -0.235    53.176    
    SLICE_X102Y82        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.044    53.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         53.132    
                         arrival time                         -31.585    
  -------------------------------------------------------------------
                         slack                                 21.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.059ns (24.194%)  route 0.185ns (75.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.866ns
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Net Delay (Source):      2.274ns (routing 1.532ns, distribution 0.742ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.682ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.274     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.185     5.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                         clock pessimism             -4.992     4.874    
    SLICE_X103Y69        RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.059ns (24.194%)  route 0.185ns (75.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.866ns
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Net Delay (Source):      2.274ns (routing 1.532ns, distribution 0.742ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.682ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.274     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.185     5.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/A3
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP/CLK
                         clock pessimism             -4.992     4.874    
    SLICE_X103Y69        RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/SP
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.059ns (24.194%)  route 0.185ns (75.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.866ns
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Net Delay (Source):      2.274ns (routing 1.532ns, distribution 0.742ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.682ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.274     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.185     5.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A3
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism             -4.992     4.874    
    SLICE_X103Y69        RAMD32 (Hold_G5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.059ns (24.194%)  route 0.185ns (75.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.866ns
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Net Delay (Source):      2.274ns (routing 1.532ns, distribution 0.742ns)
  Clock Net Delay (Destination): 2.575ns (routing 1.682ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.274     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y70        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.817 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.185     5.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/A3
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP/CLK
                         clock pessimism             -4.992     4.874    
    SLICE_X103Y69        RAMD32 (Hold_H5LUT_SLICEM_CLK_WADR3)
                                                      0.091     4.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/SP
  -------------------------------------------------------------------
                         required time                         -4.965    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.356%)  route 0.055ns (59.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.925ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    4.506ns
  Clock Net Delay (Source):      1.386ns (routing 0.909ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.561ns (routing 1.013ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.386     3.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     3.505    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.561     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -4.506     3.420    
    SLICE_X103Y78        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.505    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.906ns
    Source Clock Delay      (SCD):    3.399ns
    Clock Pessimism Removal (CPR):    4.491ns
  Clock Net Delay (Source):      1.371ns (routing 0.909ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.542ns (routing 1.013ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.371     3.399    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X101Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y78        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp_reg/Q
                         net (fo=1, routed)           0.065     3.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_din_temp
    SLICE_X101Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.542     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X101Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]/C
                         clock pessimism             -4.491     3.415    
    SLICE_X101Y79        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.190%)  route 0.056ns (58.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    4.507ns
  Clock Net Delay (Source):      1.387ns (routing 0.909ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.387     3.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.056     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -4.507     3.421    
    SLICE_X103Y78        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.467    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.190%)  route 0.056ns (58.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    4.508ns
  Clock Net Delay (Source):      1.386ns (routing 0.909ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.386     3.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     3.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.056     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[9]
    SLICE_X103Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]/C
                         clock pessimism             -4.508     3.420    
    SLICE_X103Y79        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.508    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.371%)  route 0.064ns (62.629%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.925ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    4.500ns
  Clock Net Delay (Source):      1.386ns (routing 0.909ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.561ns (routing 1.013ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.386     3.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.064     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X103Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.561     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                         clock pessimism             -4.500     3.425    
    SLICE_X103Y79        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     3.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.760%)  route 0.057ns (59.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.925ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    4.506ns
  Clock Net Delay (Source):      1.386ns (routing 0.909ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.561ns (routing 1.013ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.386     3.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     3.453 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.057     3.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.561     7.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                         clock pessimism             -4.506     3.420    
    SLICE_X103Y78        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     3.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.466    
                         arrival time                           3.509    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X103Y68  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk_p
  To Clock:  sysclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3  video_clk_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.451ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.342ns (22.978%)  route 1.146ns (77.022%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 41.029 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.385ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.499     4.307    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X41Y13         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.431 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=17, routed)          0.268     4.699    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X40Y10         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.788 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3/O
                         net (fo=5, routed)           0.332     5.120    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3_n_0
    SLICE_X40Y10         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.170 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[16]_i_1/O
                         net (fo=1, routed)           0.048     5.218    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[16]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.143    41.029    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
                         clock pessimism             -0.305    40.724    
                         clock uncertainty           -0.080    40.644    
    SLICE_X40Y10         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    40.669    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]
  -------------------------------------------------------------------
                         required time                         40.669    
                         arrival time                          -5.218    
  -------------------------------------------------------------------
                         slack                                 35.451    

Slack (MET) :             35.466ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.473ns  (logic 0.359ns (24.366%)  route 1.114ns (75.634%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 41.029 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.385ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.499     4.307    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X41Y13         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.431 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=17, routed)          0.268     4.699    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X40Y10         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     4.788 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3/O
                         net (fo=5, routed)           0.332     5.120    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_3_n_0
    SLICE_X40Y10         LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.067     5.187 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2/O
                         net (fo=1, routed)           0.016     5.203    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2_n_0
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.143    41.029    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism             -0.305    40.724    
                         clock uncertainty           -0.080    40.644    
    SLICE_X40Y10         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    40.669    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         40.669    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                 35.466    

Slack (MET) :             35.519ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.176ns (13.173%)  route 1.160ns (86.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 41.029 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.385ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.455     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X40Y14         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.360 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1/O
                         net (fo=18, routed)          0.705     5.065    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.143    41.029    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism             -0.305    40.724    
                         clock uncertainty           -0.080    40.644    
    SLICE_X40Y10         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    40.584    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         40.584    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 35.519    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.176ns (13.193%)  route 1.158ns (86.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 41.029 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.385ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.455     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X40Y14         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.360 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1/O
                         net (fo=18, routed)          0.703     5.063    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.143    41.029    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[12]/C
                         clock pessimism             -0.305    40.724    
                         clock uncertainty           -0.080    40.644    
    SLICE_X40Y10         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    40.584    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[12]
  -------------------------------------------------------------------
                         required time                         40.584    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.521ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.176ns (13.193%)  route 1.158ns (86.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 41.029 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.143ns (routing 1.385ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.455     4.263    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X40Y14         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     4.360 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1/O
                         net (fo=18, routed)          0.703     5.063    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.143    41.029    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
                         clock pessimism             -0.305    40.724    
                         clock uncertainty           -0.080    40.644    
    SLICE_X40Y10         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    40.584    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]
  -------------------------------------------------------------------
                         required time                         40.584    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                 35.521    

Slack (MET) :             35.524ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/core_txd_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.475ns (35.070%)  route 0.879ns (64.930%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 41.022 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.136ns (routing 1.385ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.499     4.307    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X41Y13         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.431 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=17, routed)          0.276     4.707    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X39Y13         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     4.831 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_txd_i_3/O
                         net (fo=1, routed)           0.056     4.887    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_txd_i_3_n_0
    SLICE_X39Y13         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     5.035 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_txd_i_1/O
                         net (fo=1, routed)           0.049     5.084    i2c_config/i2c_master_top_m0/byte_controller/core_txd4_out
    SLICE_X39Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.136    41.022    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X39Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_txd_reg/C
                         clock pessimism             -0.359    40.663    
                         clock uncertainty           -0.080    40.583    
    SLICE_X39Y13         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    40.608    i2c_config/i2c_master_top_m0/byte_controller/core_txd_reg
  -------------------------------------------------------------------
                         required time                         40.608    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 35.524    

Slack (MET) :             35.555ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.352ns (27.090%)  route 0.947ns (72.910%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 41.029 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.385ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.499     4.307    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X41Y13         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.431 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=17, routed)          0.119     4.550    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X40Y13         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.699 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.329     5.029    i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X40Y14         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.142    41.029    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X40Y14         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                         clock pessimism             -0.305    40.724    
                         clock uncertainty           -0.080    40.644    
    SLICE_X40Y14         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    40.584    i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]
  -------------------------------------------------------------------
                         required time                         40.584    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                 35.555    

Slack (MET) :             35.555ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.352ns (27.090%)  route 0.947ns (72.910%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns = ( 41.029 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.142ns (routing 1.385ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.499     4.307    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X41Y13         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.431 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=17, routed)          0.119     4.550    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X40Y13         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.699 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.329     5.029    i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X40Y14         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.142    41.029    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X40Y14         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]/C
                         clock pessimism             -0.305    40.724    
                         clock uncertainty           -0.080    40.644    
    SLICE_X40Y14         FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    40.584    i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[2]
  -------------------------------------------------------------------
                         required time                         40.584    
                         arrival time                          -5.029    
  -------------------------------------------------------------------
                         slack                                 35.555    

Slack (MET) :             35.555ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.352ns (27.054%)  route 0.949ns (72.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 41.031 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.385ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.499     4.307    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X41Y13         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.431 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=17, routed)          0.119     4.550    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X40Y13         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.699 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.331     5.030    i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X40Y12         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.144    41.031    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X40Y12         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]/C
                         clock pessimism             -0.305    40.726    
                         clock uncertainty           -0.080    40.646    
    SLICE_X40Y12         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    40.586    i2c_config/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 35.555    

Slack (MET) :             35.555ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.352ns (27.054%)  route 0.949ns (72.946%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.994ns = ( 41.031 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.144ns (routing 1.385ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 f  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.499     4.307    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_out_nrst_OBUF
    SLICE_X41Y13         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.431 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2/O
                         net (fo=17, routed)          0.119     4.550    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[14]_i_2_n_0
    SLICE_X40Y13         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     4.699 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[2]_i_1/O
                         net (fo=7, routed)           0.331     5.030    i2c_config/i2c_master_top_m0/byte_controller/c_state
    SLICE_X40Y12         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.144    41.031    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X40Y12         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]/C
                         clock pessimism             -0.305    40.726    
                         clock uncertainty           -0.080    40.646    
    SLICE_X40Y12         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    40.586    i2c_config/i2c_master_top_m0/byte_controller/core_cmd_reg[0]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                 35.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.916%)  route 0.035ns (37.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    2.327ns
    Clock Pessimism Removal (CPR):    -0.186ns
  Clock Net Delay (Source):      1.316ns (routing 0.829ns, distribution 0.487ns)
  Clock Net Delay (Destination): 1.479ns (routing 0.926ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.316     2.327    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.366 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/Q
                         net (fo=6, routed)           0.029     2.395    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[6]
    SLICE_X41Y6          LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     2.415 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en_i_1/O
                         net (fo=1, routed)           0.006     2.421    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt1
    SLICE_X41Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.479     2.150    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg/C
                         clock pessimism              0.186     2.336    
    SLICE_X41Y6          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.383    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_en_reg
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 i2c_config/lut_index_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.062ns (46.911%)  route 0.070ns (53.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.309ns (routing 0.829ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.473ns (routing 0.926ns, distribution 0.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.309     2.320    i2c_config/clk_27m
    SLICE_X40Y17         FDCE                                         r  i2c_config/lut_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.359 r  i2c_config/lut_index_reg[2]/Q
                         net (fo=18, routed)          0.055     2.414    i2c_config/lut_index[2]
    SLICE_X39Y17         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     2.437 r  i2c_config/lut_index[4]_i_1/O
                         net (fo=1, routed)           0.015     2.452    i2c_config/lut_index0_in[4]
    SLICE_X39Y17         FDCE                                         r  i2c_config/lut_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.473     2.144    i2c_config/clk_27m
    SLICE_X39Y17         FDCE                                         r  i2c_config/lut_index_reg[4]/C
                         clock pessimism              0.222     2.366    
    SLICE_X39Y17         FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.412    i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/txr_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.080ns (51.282%)  route 0.076ns (48.718%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.986ns
    Clock Pessimism Removal (CPR):    -0.305ns
  Clock Net Delay (Source):      2.137ns (routing 1.385ns, distribution 0.752ns)
  Clock Net Delay (Destination): 2.419ns (routing 1.523ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.137     3.986    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y16         FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.044 r  i2c_config/i2c_master_top_m0/txr_reg[7]/Q
                         net (fo=1, routed)           0.056     4.100    i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]_0[7]
    SLICE_X40Y15         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.022     4.122 r  i2c_config/i2c_master_top_m0/byte_controller/sr[7]_i_1/O
                         net (fo=1, routed)           0.020     4.142    i2c_config/i2c_master_top_m0/byte_controller/sr[7]_i_1_n_0
    SLICE_X40Y15         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.419     3.736    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X40Y15         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]/C
                         clock pessimism              0.305     4.041    
    SLICE_X40Y15         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.101    i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.101    
                         arrival time                           4.142    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.221%)  route 0.044ns (44.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.320ns (routing 0.829ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.926ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.320     2.331    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.370 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/Q
                         net (fo=5, routed)           0.029     2.399    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[1]
    SLICE_X41Y7          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.015     2.414 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]_i_1/O
                         net (fo=1, routed)           0.015     2.429    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[1]_i_1_n_0
    SLICE_X41Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.488     2.158    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                         clock pessimism              0.179     2.337    
    SLICE_X41Y7          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.383    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.322ns (routing 0.829ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.926ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.322     2.333    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y9          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.372 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/Q
                         net (fo=1, routed)           0.059     2.431    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X41Y9          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.492     2.162    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                         clock pessimism              0.177     2.339    
    SLICE_X41Y9          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.385    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.650%)  route 0.046ns (46.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    2.331ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.320ns (routing 0.829ns, distribution 0.491ns)
  Clock Net Delay (Destination): 1.488ns (routing 0.926ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.320     2.331    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.370 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/Q
                         net (fo=5, routed)           0.030     2.400    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[1]
    SLICE_X41Y7          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.414 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1/O
                         net (fo=1, routed)           0.016     2.430    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[2]_i_1_n_0
    SLICE_X41Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.488     2.158    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y7          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism              0.179     2.337    
    SLICE_X41Y7          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.383    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.383    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.875%)  route 0.040ns (39.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.926ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.329    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.368 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/Q
                         net (fo=2, routed)           0.025     2.393    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_n_0
    SLICE_X41Y13         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.416 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_i_1/O
                         net (fo=1, routed)           0.015     2.431    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.486     2.156    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                         clock pessimism              0.179     2.335    
    SLICE_X41Y13         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.381    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (70.006%)  route 0.031ns (29.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.926ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.329    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.368 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg/Q
                         net (fo=2, routed)           0.025     2.393    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_n_0
    SLICE_X41Y13         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.033     2.426 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_i_1/O
                         net (fo=1, routed)           0.006     2.432    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.486     2.156    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg/C
                         clock pessimism              0.179     2.335    
    SLICE_X41Y13         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.382    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/al_reg
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.926ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.329    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y14         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.368 r  i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[1]/Q
                         net (fo=6, routed)           0.027     2.395    i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg_n_0_[1]
    SLICE_X41Y14         LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     2.428 r  i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_2/O
                         net (fo=1, routed)           0.006     2.434    i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_2_n_0
    SLICE_X41Y14         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.486     2.156    i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y14         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]/C
                         clock pessimism              0.179     2.335    
    SLICE_X41Y14         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.382    i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.061ns (58.271%)  route 0.044ns (41.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    -0.178ns
  Clock Net Delay (Source):      1.321ns (routing 0.829ns, distribution 0.492ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.926ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.321     2.332    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.371 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/Q
                         net (fo=3, routed)           0.028     2.399    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/core_rxd
    SLICE_X41Y13         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     2.421 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_i_1/O
                         net (fo=1, routed)           0.016     2.437    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_i_1_n_0
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.490     2.160    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y13         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg/C
                         clock pessimism              0.178     2.338    
    SLICE_X41Y13         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.384    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dout_reg
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y95  video_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         37.037      35.966     MMCM_X0Y3     video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X41Y16  i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X41Y15  i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y17  i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y17  i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y17  i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y17  i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X41Y16  i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X41Y16  i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y17  i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y17  i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X41Y16  i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X41Y16  i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y15  i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y17  i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y17  i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.482ns (19.482%)  route 1.992ns (80.518%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 7.637 - 3.367 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 1.654ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.419ns (routing 1.506ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.635     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.605     4.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y76        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, routed)           0.136     4.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X103Y77        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.216     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X103Y77        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.540     5.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X101Y76        LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.066     5.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.446     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X104Y76        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     6.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.049     6.430    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X104Y76        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.419     7.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y76        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.334     7.303    
                         clock uncertainty           -0.061     7.242    
    SLICE_X104Y76        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.267    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.105ns  (logic 0.438ns (20.805%)  route 1.667ns (79.195%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 7.597 - 3.367 ) 
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.675ns (routing 1.654ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.380ns (routing 1.506ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.675     3.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X101Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y71        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.659     4.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X104Y77        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[14]_i_2/O
                         net (fo=6, routed)           0.103     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg
    SLICE_X104Y77        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_9/O
                         net (fo=2, routed)           0.156     5.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_9_n_0
    SLICE_X103Y77        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
                         net (fo=23, routed)          0.502     5.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg_0
    SLICE_X101Y75        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     5.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.248     6.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X100Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.380     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.334     7.263    
                         clock uncertainty           -0.061     7.202    
    SLICE_X100Y74        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060     7.142    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          7.142    
                         arrival time                          -6.101    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.102ns  (logic 0.438ns (20.835%)  route 1.664ns (79.165%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 7.595 - 3.367 ) 
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.675ns (routing 1.654ns, distribution 1.021ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.506ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.675     3.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X101Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y71        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/SL_DRDY_O_reg/Q
                         net (fo=11, routed)          0.659     4.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_drdy
    SLICE_X104Y77        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     4.820 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state[14]_i_2/O
                         net (fo=6, routed)           0.103     4.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg
    SLICE_X104Y77        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     5.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_9/O
                         net (fo=2, routed)           0.156     5.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_9_n_0
    SLICE_X103Y77        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     5.228 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__9_i_2/O
                         net (fo=23, routed)          0.502     5.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg_0
    SLICE_X101Y75        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.124     5.853 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_rst_r[0]_i_1/O
                         net (fo=2, routed)           0.245     6.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode
    SLICE_X100Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.378     7.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.334     7.261    
                         clock uncertainty           -0.061     7.200    
    SLICE_X100Y74        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.141    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.487ns (22.360%)  route 1.691ns (77.640%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns = ( 7.601 - 3.367 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 1.654ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.383ns (routing 1.506ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.635     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.605     4.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y76        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, routed)           0.136     4.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X103Y77        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.216     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X103Y77        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.541     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X101Y76        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.068     5.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5/O
                         net (fo=1, routed)           0.135     6.037    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__5_n_0
    SLICE_X101Y74        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.058     6.134    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_9
    SLICE_X101Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.383     7.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.334     7.267    
                         clock uncertainty           -0.061     7.206    
    SLICE_X101Y74        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.122ns  (logic 0.470ns (22.149%)  route 1.652ns (77.851%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 7.603 - 3.367 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 1.654ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.506ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.635     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.605     4.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y76        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, routed)           0.136     4.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X103Y77        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.216     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X103Y77        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.541     5.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X101Y76        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.051     5.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2/O
                         net (fo=1, routed)           0.096     5.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2_n_0
    SLICE_X101Y77        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.020 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.058     6.078    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_8
    SLICE_X101Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.386     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.334     7.270    
                         clock uncertainty           -0.061     7.208    
    SLICE_X101Y77        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          7.233    
                         arrival time                          -6.078    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.244ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.354ns (17.212%)  route 1.703ns (82.787%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 7.599 - 3.367 ) 
    Source Clock Delay      (SCD):    3.980ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.659ns (routing 1.654ns, distribution 1.005ns)
  Clock Net Delay (Destination): 2.382ns (routing 1.506ns, distribution 0.876ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.659     3.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X100Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y71        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.059 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=52, routed)          1.031     5.090    color_input/inst/U_XSDB_SLAVE/sl_iport_i[5]
    SLICE_X102Y63        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     5.239 r  color_input/inst/U_XSDB_SLAVE/reg_do[5]_i_4/O
                         net (fo=1, routed)           0.431     5.670    color_input/inst/U_XSDB_SLAVE/reg_do[5]_i_4_n_0
    SLICE_X101Y63        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     5.760 r  color_input/inst/U_XSDB_SLAVE/reg_do[5]_i_2/O
                         net (fo=1, routed)           0.192     5.952    color_input/inst/U_XSDB_SLAVE/reg_do[5]_i_2_n_0
    SLICE_X100Y67        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     5.988 r  color_input/inst/U_XSDB_SLAVE/reg_do[5]_i_1/O
                         net (fo=1, routed)           0.049     6.036    color_input/inst/U_XSDB_SLAVE/reg_do[5]
    SLICE_X100Y67        FDRE                                         r  color_input/inst/U_XSDB_SLAVE/reg_do_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.382     7.599    color_input/inst/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X100Y67        FDRE                                         r  color_input/inst/U_XSDB_SLAVE/reg_do_reg[5]/C
                         clock pessimism             -0.282     7.317    
                         clock uncertainty           -0.061     7.256    
    SLICE_X100Y67        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.281    color_input/inst/U_XSDB_SLAVE/reg_do_reg[5]
  -------------------------------------------------------------------
                         required time                          7.281    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  1.244    

Slack (MET) :             1.275ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.997ns  (logic 0.380ns (19.029%)  route 1.617ns (80.971%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.230ns = ( 7.597 - 3.367 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 1.654ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.380ns (routing 1.506ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.635     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.035 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.605     4.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y76        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.784 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, routed)           0.136     4.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X103Y77        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.986 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.216     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X103Y77        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.292 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.660     5.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]_0[0]
    SLICE_X100Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.380     7.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.334     7.264    
                         clock uncertainty           -0.061     7.203    
    SLICE_X100Y74        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.025     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.446ns (22.423%)  route 1.543ns (77.577%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.228ns = ( 7.595 - 3.367 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 1.654ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.378ns (routing 1.506ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.635     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.605     4.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y76        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, routed)           0.136     4.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X103Y77        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.216     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X103Y77        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.571     5.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/next_state[0]
    SLICE_X100Y74        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     5.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/sl_rst_r[0]_i_2/O
                         net (fo=1, routed)           0.015     5.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]_0
    SLICE_X100Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.378     7.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y74        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.334     7.262    
                         clock uncertainty           -0.061     7.201    
    SLICE_X100Y74        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.226    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  1.281    

Slack (MET) :             1.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.503ns (25.311%)  route 1.484ns (74.689%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 7.603 - 3.367 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 1.654ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.506ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.635     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.605     4.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y76        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, routed)           0.136     4.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X103Y77        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.216     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X103Y77        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.469     5.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X101Y77        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clr_abort_rd_i_1/O
                         net (fo=1, routed)           0.059     5.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_7
    SLICE_X101Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.386     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.334     7.270    
                         clock uncertainty           -0.061     7.208    
    SLICE_X101Y77        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.025     7.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                          7.233    
                         arrival time                          -5.943    
  -------------------------------------------------------------------
                         slack                                  1.291    

Slack (MET) :             1.364ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.431ns (22.515%)  route 1.483ns (77.485%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 7.603 - 3.367 ) 
    Source Clock Delay      (SCD):    3.956ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.635ns (routing 1.654ns, distribution 0.981ns)
  Clock Net Delay (Destination): 2.386ns (routing 1.506ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.635     3.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=8, routed)           0.605     4.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FULL_O
    SLICE_X103Y76        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     4.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/FSM_onehot_current_state[17]_i_1/O
                         net (fo=2, routed)           0.136     4.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_reg_2[0]
    SLICE_X103Y77        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.066     4.986 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2/O
                         net (fo=1, routed)           0.216     5.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_2_n_0
    SLICE_X103Y77        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.292 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode_i_1/O
                         net (fo=24, routed)          0.460     5.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[11]
    SLICE_X101Y77        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     5.803 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_read_mode_i_1/O
                         net (fo=1, routed)           0.067     5.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_3
    SLICE_X101Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.386     7.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.334     7.270    
                         clock uncertainty           -0.061     7.208    
    SLICE_X101Y77        FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.233    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                          7.233    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  1.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/DECODER_INST/Bus_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.080ns (43.478%)  route 0.104ns (56.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      2.381ns (routing 1.506ns, distribution 0.875ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.654ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.381     4.232    color_input/inst/PROBE_OUT_ALL_INST/out
    SLICE_X96Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.290 r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[5]/Q
                         net (fo=1, routed)           0.069     4.359    color_input/inst/DECODER_INST/Bus_data_out_reg[7]_0[5]
    SLICE_X98Y66         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     4.381 r  color_input/inst/DECODER_INST/Bus_data_out[5]_i_1/O
                         net (fo=1, routed)           0.035     4.416    color_input/inst/DECODER_INST/Bus_data_out[5]_i_1_n_0
    SLICE_X98Y66         FDRE                                         r  color_input/inst/DECODER_INST/Bus_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.682     4.002    color_input/inst/DECODER_INST/out
    SLICE_X98Y66         FDRE                                         r  color_input/inst/DECODER_INST/Bus_data_out_reg[5]/C
                         clock pessimism              0.334     4.336    
    SLICE_X98Y66         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     4.396    color_input/inst/DECODER_INST/Bus_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.416    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.059ns (35.244%)  route 0.108ns (64.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      2.408ns (routing 1.506ns, distribution 0.902ns)
  Clock Net Delay (Destination): 2.686ns (routing 1.654ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.408     4.258    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y78        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y78        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/Q
                         net (fo=2, routed)           0.108     4.426    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]_0[1]
    SLICE_X102Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.686     4.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X102Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                         clock pessimism              0.334     4.341    
    SLICE_X102Y79        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     4.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.403    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Net Delay (Source):      1.445ns (routing 0.899ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.631ns (routing 1.003ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.445     2.457    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y69         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.496 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/Q
                         net (fo=2, routed)           0.039     2.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[2]
    SLICE_X97Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.631     2.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X97Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.160     2.463    
    SLICE_X97Y69         FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.509    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.509    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 color_input/inst/DECODER_INST/xsdb_addr_2_0_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.080ns (53.761%)  route 0.069ns (46.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      2.375ns (routing 1.506ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.654ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.375     4.225    color_input/inst/DECODER_INST/out
    SLICE_X98Y65         FDRE                                         r  color_input/inst/DECODER_INST/xsdb_addr_2_0_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.283 r  color_input/inst/DECODER_INST/xsdb_addr_2_0_p1_reg[0]/Q
                         net (fo=9, routed)           0.040     4.323    color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]_0[0]
    SLICE_X98Y66         LUT5 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     4.345 r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[3]_i_1/O
                         net (fo=1, routed)           0.029     4.374    color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[3]_i_1_n_0
    SLICE_X98Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.682     4.002    color_input/inst/PROBE_OUT_ALL_INST/out
    SLICE_X98Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[3]/C
                         clock pessimism              0.283     4.286    
    SLICE_X98Y66         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     4.346    color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.346    
                         arrival time                           4.374    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/DECODER_INST/Bus_data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.095ns (48.969%)  route 0.099ns (51.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.002ns
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      2.381ns (routing 1.506ns, distribution 0.875ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.654ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.381     4.232    color_input/inst/PROBE_OUT_ALL_INST/out
    SLICE_X96Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     4.292 r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/Q
                         net (fo=1, routed)           0.063     4.355    color_input/inst/DECODER_INST/Bus_data_out_reg[7]_0[0]
    SLICE_X98Y66         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     4.390 r  color_input/inst/DECODER_INST/Bus_data_out[0]_i_1/O
                         net (fo=1, routed)           0.036     4.426    color_input/inst/DECODER_INST/Bus_data_out[0]_i_1_n_0
    SLICE_X98Y66         FDRE                                         r  color_input/inst/DECODER_INST/Bus_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.682     4.002    color_input/inst/DECODER_INST/out
    SLICE_X98Y66         FDRE                                         r  color_input/inst/DECODER_INST/Bus_data_out_reg[0]/C
                         clock pessimism              0.334     4.336    
    SLICE_X98Y66         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.396    color_input/inst/DECODER_INST/Bus_data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.396    
                         arrival time                           4.426    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 color_input/inst/bus_data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/DECODER_INST/probe_out_modified_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.059ns (30.379%)  route 0.135ns (69.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      2.384ns (routing 1.506ns, distribution 0.878ns)
  Clock Net Delay (Destination): 2.676ns (routing 1.654ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.384     4.234    color_input/inst/bus_clk
    SLICE_X100Y67        FDRE                                         r  color_input/inst/bus_data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.293 r  color_input/inst/bus_data_int_reg[4]/Q
                         net (fo=4, routed)           0.135     4.429    color_input/inst/DECODER_INST/Q[4]
    SLICE_X99Y66         FDRE                                         r  color_input/inst/DECODER_INST/probe_out_modified_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y66         FDRE                                         r  color_input/inst/DECODER_INST/probe_out_modified_reg[4]/C
                         clock pessimism              0.334     4.330    
    SLICE_X99Y66         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.392    color_input/inst/DECODER_INST/probe_out_modified_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.392    
                         arrival time                           4.429    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.058ns (29.744%)  route 0.137ns (70.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.038ns
    Source Clock Delay      (SCD):    4.242ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Net Delay (Source):      2.392ns (routing 1.506ns, distribution 0.886ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.654ns, distribution 1.064ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.392     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X101Y65        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y65        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[15]/Q
                         net (fo=2, routed)           0.137     4.437    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/D
    SLICE_X101Y70        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.718     4.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X101Y70        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                         clock pessimism              0.282     4.320    
    SLICE_X101Y70        RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP
  -------------------------------------------------------------------
                         required time                         -4.398    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 color_input/inst/DECODER_INST/xsdb_addr_2_0_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.113ns (54.308%)  route 0.095ns (45.692%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.997ns
    Source Clock Delay      (SCD):    4.225ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      2.375ns (routing 1.506ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.677ns (routing 1.654ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.375     4.225    color_input/inst/DECODER_INST/out
    SLICE_X98Y65         FDRE                                         r  color_input/inst/DECODER_INST/xsdb_addr_2_0_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.283 r  color_input/inst/DECODER_INST/xsdb_addr_2_0_p1_reg[0]/Q
                         net (fo=9, routed)           0.084     4.367    color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]_0[0]
    SLICE_X96Y66         LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.055     4.422 r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[0]_i_1/O
                         net (fo=1, routed)           0.011     4.433    color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[0]_i_1_n_0
    SLICE_X96Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.677     3.997    color_input/inst/PROBE_OUT_ALL_INST/out
    SLICE_X96Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]/C
                         clock pessimism              0.334     4.331    
    SLICE_X96Y66         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     4.393    color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.393    
                         arrival time                           4.433    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 color_bar_gen/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/h_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.072ns (51.925%)  route 0.067ns (48.075%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      1.459ns (routing 0.899ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.645ns (routing 1.003ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.459     2.472    color_bar_gen/clk_297m
    SLICE_X40Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.511 r  color_bar_gen/h_cnt_reg[4]/Q
                         net (fo=10, routed)          0.060     2.570    color_bar_gen/h_cnt_reg_n_0_[4]
    SLICE_X39Y69         LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.033     2.603 r  color_bar_gen/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.007     2.610    color_bar_gen/h_cnt[6]
    SLICE_X39Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.645     2.317    color_bar_gen/clk_297m
    SLICE_X39Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[6]/C
                         clock pessimism              0.206     2.523    
    SLICE_X39Y69         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.570    color_bar_gen/h_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.570    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 color_bar_gen/hs_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_bar_gen/hs_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    2.479ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Net Delay (Source):      1.466ns (routing 0.899ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.651ns (routing 1.003ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.466     2.479    color_bar_gen/clk_297m
    SLICE_X40Y70         FDCE                                         r  color_bar_gen/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.518 r  color_bar_gen/hs_reg_reg/Q
                         net (fo=2, routed)           0.026     2.543    color_bar_gen/hs_reg
    SLICE_X40Y70         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.557 r  color_bar_gen/hs_reg_i_1/O
                         net (fo=1, routed)           0.017     2.574    color_bar_gen/hs_reg_i_1_n_0
    SLICE_X40Y70         FDCE                                         r  color_bar_gen/hs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.651     2.323    color_bar_gen/clk_297m
    SLICE_X40Y70         FDCE                                         r  color_bar_gen/hs_reg_reg/C
                         clock pessimism              0.162     2.485    
    SLICE_X40Y70         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.531    color_bar_gen/hs_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y82   video_clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         3.367       2.296      MMCM_X0Y3      video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         3.367       2.303      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         1.684       1.152      SLICE_X101Y69  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.436ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.956ns  (logic 0.079ns (8.264%)  route 0.877ns (91.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X103Y69        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.877     0.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X103Y69        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X103Y69        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.878ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.514ns  (logic 0.079ns (15.370%)  route 0.435ns (84.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X97Y71         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.435     0.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X97Y71         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.514    
  -------------------------------------------------------------------
                         slack                                  2.878    

Slack (MET) :             2.908ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.484ns  (logic 0.076ns (15.702%)  route 0.408ns (84.298%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X103Y69        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.408     0.484    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X103Y69        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X103Y69        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  2.908    

Slack (MET) :             2.956ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.436ns  (logic 0.081ns (18.578%)  route 0.355ns (81.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X104Y68        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.355     0.436    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X103Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X103Y70        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  2.956    

Slack (MET) :             3.011ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.381ns  (logic 0.079ns (20.735%)  route 0.302ns (79.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X97Y71         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.302     0.381    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X96Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X96Y71         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  3.011    

Slack (MET) :             3.017ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.375ns  (logic 0.080ns (21.333%)  route 0.295ns (78.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X97Y70         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.295     0.375    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X96Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X96Y71         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  3.017    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.286ns  (logic 0.079ns (27.622%)  route 0.207ns (72.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X97Y70         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.207     0.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X96Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X96Y71         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (MaxDelay Path 3.367ns)
  Data Path Delay:        0.248ns  (logic 0.076ns (30.645%)  route 0.172ns (69.355%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.367ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X103Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.172     0.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X103Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.367     3.367    
    SLICE_X103Y70        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  3.144    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.054ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.054ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.971ns  (logic 0.078ns (8.033%)  route 0.893ns (91.967%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X103Y70        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.893     0.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X104Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X104Y70        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                 49.054    

Slack (MET) :             49.486ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.539ns  (logic 0.078ns (14.471%)  route 0.461ns (85.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X103Y70        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.461     0.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X104Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X104Y70        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                 49.486    

Slack (MET) :             49.616ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.409ns  (logic 0.077ns (18.826%)  route 0.332ns (81.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X103Y69        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.332     0.409    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X104Y68        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X104Y68        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                 49.616    

Slack (MET) :             49.702ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.323ns  (logic 0.077ns (23.839%)  route 0.246ns (76.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X103Y70        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.246     0.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X104Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X104Y70        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                 49.702    

Slack (MET) :             49.735ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.290ns  (logic 0.080ns (27.586%)  route 0.210ns (72.414%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X97Y71         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.210     0.290    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y70         FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                 49.735    

Slack (MET) :             49.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X97Y71         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y71         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.744    

Slack (MET) :             49.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.235ns  (logic 0.079ns (33.617%)  route 0.156ns (66.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X97Y71         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.156     0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y70         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                 49.790    

Slack (MET) :             49.790ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.235ns  (logic 0.081ns (34.468%)  route 0.154ns (65.532%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X97Y71         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.154     0.235    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y70         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                 49.790    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.965ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.079ns (9.691%)  route 0.736ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 41.015 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.385ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.736     4.544    i2c_config/fSDA_reg[0]
    SLICE_X39Y17         FDCE                                         f  i2c_config/lut_index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.128    41.015    i2c_config/clk_27m
    SLICE_X39Y17         FDCE                                         r  i2c_config/lut_index_reg[1]/C
                         clock pessimism             -0.359    40.655    
                         clock uncertainty           -0.080    40.575    
    SLICE_X39Y17         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    40.509    i2c_config/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                         40.509    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 35.965    

Slack (MET) :             35.965ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.079ns (9.691%)  route 0.736ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 41.015 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.385ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.736     4.544    i2c_config/fSDA_reg[0]
    SLICE_X39Y17         FDCE                                         f  i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.128    41.015    i2c_config/clk_27m
    SLICE_X39Y17         FDCE                                         r  i2c_config/lut_index_reg[4]/C
                         clock pessimism             -0.359    40.655    
                         clock uncertainty           -0.080    40.575    
    SLICE_X39Y17         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    40.509    i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         40.509    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 35.965    

Slack (MET) :             35.965ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.079ns (9.691%)  route 0.736ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 41.015 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.385ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.736     4.544    i2c_config/fSDA_reg[0]
    SLICE_X39Y17         FDCE                                         f  i2c_config/lut_index_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.128    41.015    i2c_config/clk_27m
    SLICE_X39Y17         FDCE                                         r  i2c_config/lut_index_reg[5]/C
                         clock pessimism             -0.359    40.655    
                         clock uncertainty           -0.080    40.575    
    SLICE_X39Y17         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    40.509    i2c_config/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         40.509    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 35.965    

Slack (MET) :             35.965ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.079ns (9.691%)  route 0.736ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 41.015 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.385ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.736     4.544    i2c_config/fSDA_reg[0]
    SLICE_X39Y17         FDCE                                         f  i2c_config/lut_index_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.128    41.015    i2c_config/clk_27m
    SLICE_X39Y17         FDCE                                         r  i2c_config/lut_index_reg[6]/C
                         clock pessimism             -0.359    40.655    
                         clock uncertainty           -0.080    40.575    
    SLICE_X39Y17         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    40.509    i2c_config/lut_index_reg[6]
  -------------------------------------------------------------------
                         required time                         40.509    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 35.965    

Slack (MET) :             35.965ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.079ns (9.691%)  route 0.736ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.978ns = ( 41.015 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.128ns (routing 1.385ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.736     4.544    i2c_config/fSDA_reg[0]
    SLICE_X39Y17         FDCE                                         f  i2c_config/lut_index_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.128    41.015    i2c_config/clk_27m
    SLICE_X39Y17         FDCE                                         r  i2c_config/lut_index_reg[7]/C
                         clock pessimism             -0.359    40.655    
                         clock uncertainty           -0.080    40.575    
    SLICE_X39Y17         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    40.509    i2c_config/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         40.509    
                         arrival time                          -4.544    
  -------------------------------------------------------------------
                         slack                                 35.965    

Slack (MET) :             35.985ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/ack_in_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.079ns (9.820%)  route 0.725ns (90.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 41.024 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.138ns (routing 1.385ns, distribution 0.753ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.725     4.534    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y13         FDCE                                         f  i2c_config/i2c_master_top_m0/ack_in_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.138    41.024    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y13         FDCE                                         r  i2c_config/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism             -0.359    40.665    
                         clock uncertainty           -0.080    40.585    
    SLICE_X39Y13         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    40.519    i2c_config/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                         40.519    
                         arrival time                          -4.534    
  -------------------------------------------------------------------
                         slack                                 35.985    

Slack (MET) :             36.002ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.079ns (10.070%)  route 0.705ns (89.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 41.021 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.135ns (routing 1.385ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.705     4.514    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y15         FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.135    41.021    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y15         FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism             -0.359    40.662    
                         clock uncertainty           -0.080    40.582    
    SLICE_X39Y15         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    40.516    i2c_config/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         40.516    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                 36.002    

Slack (MET) :             36.005ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.079ns (10.083%)  route 0.704ns (89.917%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 41.023 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.137ns (routing 1.385ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.704     4.513    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y15         FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.137    41.023    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y15         FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism             -0.359    40.664    
                         clock uncertainty           -0.080    40.584    
    SLICE_X39Y15         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    40.518    i2c_config/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         40.518    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                 36.005    

Slack (MET) :             36.016ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.079ns (10.332%)  route 0.686ns (89.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 41.016 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.385ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.686     4.494    i2c_config/fSDA_reg[0]
    SLICE_X39Y16         FDCE                                         f  i2c_config/lut_index_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.129    41.016    i2c_config/clk_27m
    SLICE_X39Y16         FDCE                                         r  i2c_config/lut_index_reg[8]/C
                         clock pessimism             -0.359    40.656    
                         clock uncertainty           -0.080    40.576    
    SLICE_X39Y16         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    40.510    i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         40.510    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 36.016    

Slack (MET) :             36.016ns  (required time - arrival time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.079ns (10.332%)  route 0.686ns (89.668%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.979ns = ( 41.016 - 37.037 ) 
    Source Clock Delay      (SCD):    3.729ns
    Clock Pessimism Removal (CPR):    -0.359ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.385ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.808 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.686     4.494    i2c_config/fSDA_reg[0]
    SLICE_X39Y16         FDCE                                         f  i2c_config/lut_index_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sysclk_p (IN)
                         net (fo=0)                   0.079    37.116    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    38.017    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    38.647 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216    38.863    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    38.887 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.129    41.016    i2c_config/clk_27m
    SLICE_X39Y16         FDCE                                         r  i2c_config/lut_index_reg[9]/C
                         clock pessimism             -0.359    40.656    
                         clock uncertainty           -0.080    40.576    
    SLICE_X39Y16         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    40.510    i2c_config/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         40.510    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                 36.016    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/read_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.039ns (13.447%)  route 0.251ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.926ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.251     2.620    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y14         FDCE                                         f  i2c_config/i2c_master_top_m0/read_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.490     2.160    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y14         FDCE                                         r  i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.192     2.353    
    SLICE_X41Y14         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.333    i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/start_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.039ns (13.447%)  route 0.251ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.926ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.251     2.620    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y14         FDCE                                         f  i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.490     2.160    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y14         FDCE                                         r  i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism              0.192     2.353    
    SLICE_X41Y14         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.333    i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/write_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.039ns (13.447%)  route 0.251ns (86.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.926ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.251     2.620    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y14         FDCE                                         f  i2c_config/i2c_master_top_m0/write_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.490     2.160    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y14         FDCE                                         r  i2c_config/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.192     2.353    
    SLICE_X41Y14         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.333    i2c_config/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.039ns (12.367%)  route 0.276ns (87.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.490ns (routing 0.926ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.276     2.645    i2c_config/fSDA_reg[0]
    SLICE_X41Y15         FDCE                                         f  i2c_config/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.490     2.160    i2c_config/clk_27m
    SLICE_X41Y15         FDCE                                         r  i2c_config/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.192     2.353    
    SLICE_X41Y15         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.333    i2c_config/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.039ns (12.367%)  route 0.276ns (87.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.926ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.276     2.645    i2c_config/fSDA_reg[0]
    SLICE_X41Y15         FDCE                                         f  i2c_config/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.486     2.156    i2c_config/clk_27m
    SLICE_X41Y15         FDCE                                         r  i2c_config/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.192     2.349    
    SLICE_X41Y15         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     2.329    i2c_config/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/lut_index_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.039ns (12.367%)  route 0.276ns (87.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.192ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.926ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.276     2.645    i2c_config/fSDA_reg[0]
    SLICE_X41Y15         FDCE                                         f  i2c_config/lut_index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.486     2.156    i2c_config/clk_27m
    SLICE_X41Y15         FDCE                                         r  i2c_config/lut_index_reg[0]/C
                         clock pessimism              0.192     2.349    
    SLICE_X41Y15         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.329    i2c_config/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.039ns (11.533%)  route 0.299ns (88.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.299     2.668    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y14         FDPE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.474     2.145    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y14         FDPE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.222     2.367    
    SLICE_X39Y14         FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     2.347    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.039ns (11.533%)  route 0.299ns (88.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.299     2.668    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y14         FDCE                                         f  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.474     2.145    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y14         FDCE                                         r  i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.222     2.367    
    SLICE_X39Y14         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.347    i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/stop_reg/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.039ns (11.533%)  route 0.299ns (88.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.926ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.299     2.668    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y14         FDCE                                         f  i2c_config/i2c_master_top_m0/stop_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.474     2.145    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y14         FDCE                                         r  i2c_config/i2c_master_top_m0/stop_reg/C
                         clock pessimism              0.222     2.367    
    SLICE_X39Y14         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.347    i2c_config/i2c_master_top_m0/stop_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            i2c_config/i2c_master_top_m0/txr_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.039ns (10.688%)  route 0.326ns (89.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.926ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.369 r  reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=84, routed)          0.326     2.694    i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y15         FDCE                                         f  i2c_config/i2c_master_top_m0/txr_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.482     2.153    i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y15         FDCE                                         r  i2c_config/i2c_master_top_m0/txr_reg[3]/C
                         clock pessimism              0.222     2.375    
    SLICE_X39Y15         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.355    i2c_config/i2c_master_top_m0/txr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.339    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.079ns (5.201%)  route 1.440ns (94.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 7.626 - 3.367 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.506ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.440     5.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.409     7.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism             -0.334     7.292    
                         clock uncertainty           -0.061     7.231    
    SLICE_X102Y77        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     7.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.079ns (5.201%)  route 1.440ns (94.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 7.626 - 3.367 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.506ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.440     5.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.409     7.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism             -0.334     7.292    
                         clock uncertainty           -0.061     7.231    
    SLICE_X102Y77        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     7.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.079ns (5.201%)  route 1.440ns (94.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 7.626 - 3.367 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.506ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.440     5.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.409     7.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.334     7.292    
                         clock uncertainty           -0.061     7.231    
    SLICE_X102Y77        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066     7.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.079ns (5.201%)  route 1.440ns (94.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 7.626 - 3.367 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.506ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.440     5.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.409     7.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.334     7.292    
                         clock uncertainty           -0.061     7.231    
    SLICE_X102Y77        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     7.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             1.665ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.519ns  (logic 0.079ns (5.201%)  route 1.440ns (94.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 7.626 - 3.367 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.409ns (routing 1.506ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.440     5.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X102Y77        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.409     7.626    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X102Y77        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism             -0.334     7.292    
                         clock uncertainty           -0.061     7.231    
    SLICE_X102Y77        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     7.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          7.165    
                         arrival time                          -5.501    
  -------------------------------------------------------------------
                         slack                                  1.665    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.081ns (7.756%)  route 0.963ns (92.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 7.633 - 3.367 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.701ns (routing 1.654ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.415ns (routing 1.506ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.701     4.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y68        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.963     5.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X105Y69        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.415     7.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X105Y69        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.334     7.298    
                         clock uncertainty           -0.061     7.237    
    SLICE_X105Y69        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066     7.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          7.171    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.079ns (8.075%)  route 0.899ns (91.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 7.625 - 3.367 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.506ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.899     4.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y78        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.408     7.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y78        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.334     7.291    
                         clock uncertainty           -0.061     7.230    
    SLICE_X104Y78        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.079ns (8.075%)  route 0.899ns (91.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 7.625 - 3.367 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.506ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.899     4.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y78        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.408     7.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y78        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.334     7.291    
                         clock uncertainty           -0.061     7.230    
    SLICE_X104Y78        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.204ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.079ns (8.075%)  route 0.899ns (91.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 7.625 - 3.367 ) 
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.408ns (routing 1.506ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.899     4.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X104Y78        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.408     7.625    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X104Y78        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.334     7.291    
                         clock uncertainty           -0.061     7.230    
    SLICE_X104Y78        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.066     7.164    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          7.164    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                  2.204    

Slack (MET) :             2.212ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.081ns (8.175%)  route 0.910ns (91.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 7.631 - 3.367 ) 
    Source Clock Delay      (SCD):    4.022ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.701ns (routing 1.654ns, distribution 1.047ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.506ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.701     4.022    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y68        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.103 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.910     5.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X104Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sysclk_p (IN)
                         net (fo=0)                   0.079     3.446    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     4.347    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     4.977 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     5.194    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.218 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.414     7.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X104Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.279     7.352    
                         clock uncertainty           -0.061     7.291    
    SLICE_X104Y70        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066     7.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.225    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  2.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.784%)  route 0.082ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.457ns (routing 0.899ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.643ns (routing 1.003ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.457     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y70         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.082     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.643     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.167     2.481    
    SLICE_X97Y70         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.784%)  route 0.082ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.457ns (routing 0.899ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.643ns (routing 1.003ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.457     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y70         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.082     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.643     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.167     2.481    
    SLICE_X97Y70         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.784%)  route 0.082ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.457ns (routing 0.899ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.643ns (routing 1.003ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.457     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y70         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.082     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.643     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.167     2.481    
    SLICE_X97Y70         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.784%)  route 0.082ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.457ns (routing 0.899ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.643ns (routing 1.003ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.457     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y70         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.082     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.643     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.167     2.481    
    SLICE_X97Y70         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.784%)  route 0.082ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.457ns (routing 0.899ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.643ns (routing 1.003ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.457     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y70         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.082     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.643     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.167     2.481    
    SLICE_X97Y70         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.784%)  route 0.082ns (68.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    -0.167ns
  Clock Net Delay (Source):      1.457ns (routing 0.899ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.643ns (routing 1.003ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.457     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X96Y70         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y70         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.507 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.082     2.589    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X97Y70         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.643     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.167     2.481    
    SLICE_X97Y70         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.503%)  route 0.093ns (70.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.477ns (routing 0.899ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.670ns (routing 1.003ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.477     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y68        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.093     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X104Y69        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.670     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X104Y69        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.171     2.513    
    SLICE_X104Y69        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.503%)  route 0.093ns (70.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.477ns (routing 0.899ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.670ns (routing 1.003ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.477     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y68        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.093     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X104Y69        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.670     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X104Y69        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.171     2.513    
    SLICE_X104Y69        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.503%)  route 0.093ns (70.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.477ns (routing 0.899ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.670ns (routing 1.003ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.477     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y68        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.093     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X104Y69        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.670     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X104Y69        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.171     2.513    
    SLICE_X104Y69        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.503%)  route 0.093ns (70.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.477ns (routing 0.899ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.670ns (routing 1.003ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.477     2.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X104Y68        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y68        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.528 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.093     2.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X104Y69        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.670     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X104Y69        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.171     2.513    
    SLICE_X104Y69        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.493    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.364ns (22.335%)  route 1.266ns (77.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 54.723 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.532ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.970    11.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.239    54.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.992    59.715    
                         clock uncertainty           -0.035    59.680    
    SLICE_X101Y83        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    59.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         59.614    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                 48.161    

Slack (MET) :             48.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.364ns (22.335%)  route 1.266ns (77.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 54.723 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.532ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.970    11.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.239    54.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.992    59.715    
                         clock uncertainty           -0.035    59.680    
    SLICE_X101Y83        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    59.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         59.614    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                 48.161    

Slack (MET) :             48.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.364ns (22.335%)  route 1.266ns (77.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 54.723 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.532ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.970    11.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.239    54.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.992    59.715    
                         clock uncertainty           -0.035    59.680    
    SLICE_X101Y83        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    59.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         59.614    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                 48.161    

Slack (MET) :             48.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.364ns (22.335%)  route 1.266ns (77.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 54.723 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.532ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.970    11.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.239    54.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.992    59.715    
                         clock uncertainty           -0.035    59.680    
    SLICE_X101Y83        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    59.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         59.614    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                 48.161    

Slack (MET) :             48.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.364ns (22.335%)  route 1.266ns (77.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 54.723 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.532ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.970    11.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.239    54.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.992    59.715    
                         clock uncertainty           -0.035    59.680    
    SLICE_X101Y83        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    59.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         59.614    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                 48.161    

Slack (MET) :             48.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.364ns (22.335%)  route 1.266ns (77.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 54.723 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.532ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.970    11.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.239    54.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.992    59.715    
                         clock uncertainty           -0.035    59.680    
    SLICE_X101Y83        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    59.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         59.614    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                 48.161    

Slack (MET) :             48.161ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.364ns (22.335%)  route 1.266ns (77.665%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.723ns = ( 54.723 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.239ns (routing 1.532ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.970    11.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y83        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.239    54.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y83        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.992    59.715    
                         clock uncertainty           -0.035    59.680    
    SLICE_X101Y83        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    59.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         59.614    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                 48.161    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.364ns (24.181%)  route 1.141ns (75.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 54.722 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.532ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.845    11.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y84        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.238    54.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.992    59.714    
                         clock uncertainty           -0.035    59.679    
    SLICE_X101Y84        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    59.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         59.613    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.364ns (24.181%)  route 1.141ns (75.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 54.722 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.532ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.845    11.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y84        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.238    54.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.992    59.714    
                         clock uncertainty           -0.035    59.679    
    SLICE_X101Y84        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    59.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         59.613    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 48.284    

Slack (MET) :             48.284ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.364ns (24.181%)  route 1.141ns (75.819%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.722ns = ( 54.722 - 50.000 ) 
    Source Clock Delay      (SCD):    9.823ns
    Clock Pessimism Removal (CPR):    4.992ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.532ns (routing 1.682ns, distribution 0.850ns)
  Clock Net Delay (Destination): 2.238ns (routing 1.532ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.532     9.823    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y98        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y98        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     9.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           0.198    10.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X102Y98        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150    10.252 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.098    10.350    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X102Y97        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133    10.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.845    11.328    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X101Y84        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    52.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.238    54.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X101Y84        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.992    59.714    
                         clock uncertainty           -0.035    59.679    
    SLICE_X101Y84        FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    59.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         59.613    
                         arrival time                         -11.328    
  -------------------------------------------------------------------
                         slack                                 48.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.904ns
    Source Clock Delay      (SCD):    3.387ns
    Clock Pessimism Removal (CPR):    4.491ns
  Clock Net Delay (Source):      1.359ns (routing 0.909ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.540ns (routing 1.013ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.359     3.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     3.427 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     3.517    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X97Y72         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.540     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X97Y72         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.491     3.413    
    SLICE_X97Y72         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     3.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -3.393    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -4.462     3.465    
    SLICE_X102Y70        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -4.462     3.465    
    SLICE_X102Y70        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -4.462     3.465    
    SLICE_X102Y70        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -4.462     3.465    
    SLICE_X102Y70        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -4.462     3.465    
    SLICE_X102Y70        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -4.462     3.465    
    SLICE_X102Y70        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -4.462     3.465    
    SLICE_X102Y70        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.927ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.563ns (routing 1.013ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.563     7.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.462     3.465    
    SLICE_X102Y70        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.445    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.039ns (24.195%)  route 0.122ns (75.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.923ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    4.462ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.559ns (routing 1.013ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X103Y71        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     3.452 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.122     3.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X102Y70        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.559     7.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X102Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -4.462     3.461    
    SLICE_X102Y70        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     3.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.441    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.133    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.076ns (11.458%)  route 0.587ns (88.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.227ns
    Source Clock Delay      (SCD):    3.985ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.665ns (routing 1.654ns, distribution 1.011ns)
  Clock Net Delay (Destination): 2.377ns (routing 1.506ns, distribution 0.871ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.665     3.985    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.061 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[2]/Q
                         net (fo=2, routed)           0.587     4.648    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[2]
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.377     4.227    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.079ns (13.004%)  route 0.529ns (86.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.506ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.529     4.604    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.381     4.232    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.079ns (13.004%)  route 0.529ns (86.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.506ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.529     4.604    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.381     4.232    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[6]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.079ns (13.004%)  route 0.529ns (86.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.506ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.529     4.604    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.381     4.232    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[5]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.079ns (13.004%)  route 0.529ns (86.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.506ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.529     4.604    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.381     4.232    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[6]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.079ns (13.004%)  route 0.529ns (86.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.506ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.529     4.604    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.381     4.232    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/out
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[5]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.608ns  (logic 0.079ns (13.004%)  route 0.529ns (86.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.381ns (routing 1.506ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.529     4.604    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.381     4.232    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/out
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[6]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.079ns (13.068%)  route 0.526ns (86.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.380ns (routing 1.506ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.526     4.601    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.380     4.231    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.079ns (13.068%)  route 0.526ns (86.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.380ns (routing 1.506ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.526     4.601    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.380     4.231    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/clear_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.605ns  (logic 0.079ns (13.068%)  route 0.526ns (86.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns
    Source Clock Delay      (SCD):    3.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)
  Clock Net Delay (Destination): 2.380ns (routing 1.506ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/clear_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.075 r  color_input/inst/DECODER_INST/clear_int_reg/Q
                         net (fo=65, routed)          0.526     4.601    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/SR[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.380     4.231    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.454ns (routing 0.899ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.642ns (routing 1.003ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.454     2.467    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.506 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=2, routed)           0.038     2.544    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[0]
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.642     2.314    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.899ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.647ns (routing 1.003ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.458     2.470    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.509 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[0]/Q
                         net (fo=2, routed)           0.042     2.551    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[0]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.647     2.318    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.300%)  route 0.067ns (63.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.458ns (routing 0.899ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.647ns (routing 1.003ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.458     2.470    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.508 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[6]/Q
                         net (fo=2, routed)           0.067     2.575    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[6]
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.647     2.318    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.804%)  route 0.069ns (63.196%))
  Logic Levels:           0  
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.455ns (routing 0.899ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.635ns (routing 1.003ns, distribution 0.632ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.455     2.468    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/out
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.508 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[2]/Q
                         net (fo=2, routed)           0.069     2.576    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Q[2]
    SLICE_X96Y64         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.635     2.307    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X96Y64         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.039ns (34.485%)  route 0.074ns (65.515%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.461ns (routing 0.899ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.647ns (routing 1.003ns, distribution 0.644ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.461     2.473    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X98Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y66         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.512 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[3]/Q
                         net (fo=2, routed)           0.074     2.586    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[3]
    SLICE_X96Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.647     2.318    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.114%)  route 0.082ns (67.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.453ns (routing 0.899ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.644ns (routing 1.003ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.453     2.465    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/out
    SLICE_X97Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y66         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.504 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[3]/Q
                         net (fo=2, routed)           0.082     2.587    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Q[3]
    SLICE_X97Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.644     2.315    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X97Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.052ns (43.814%)  route 0.067ns (56.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.459ns (routing 0.899ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.640ns (routing 1.003ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.459     2.471    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/out
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.509 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/data_int_reg[6]/Q
                         net (fo=2, routed)           0.051     2.560    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST_n_9
    SLICE_X97Y67         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     2.574 r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[6]_i_1/O
                         net (fo=1, routed)           0.016     2.590    color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int[6]_i_1_n_0
    SLICE_X97Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.640     2.311    color_input/inst/PROBE_OUT_ALL_INST/out
    SLICE_X97Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Probe_out_reg_int_reg[6]/C

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.041ns (32.074%)  route 0.087ns (67.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.453ns (routing 0.899ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.644ns (routing 1.003ns, distribution 0.641ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.453     2.465    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/out
    SLICE_X97Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y66         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.506 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/data_int_reg[1]/Q
                         net (fo=2, routed)           0.087     2.593    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Q[1]
    SLICE_X97Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.644     2.315    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X97Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C

Slack:                    inf
  Source:                 color_input/inst/DECODER_INST/committ_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.040ns (31.746%)  route 0.086ns (68.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    2.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.459ns (routing 0.899ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.651ns (routing 1.003ns, distribution 0.648ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.459     2.471    color_input/inst/DECODER_INST/out
    SLICE_X99Y67         FDRE                                         r  color_input/inst/DECODER_INST/committ_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y67         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.511 r  color_input/inst/DECODER_INST/committ_int_reg/Q
                         net (fo=2, routed)           0.086     2.597    color_input/inst/PROBE_OUT_ALL_INST/in0
    SLICE_X98Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Committ_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.651     2.322    color_input/inst/PROBE_OUT_ALL_INST/clk
    SLICE_X98Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/Committ_1_reg/C

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.038ns (28.788%)  route 0.094ns (71.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.454ns (routing 0.899ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.642ns (routing 1.003ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.454     2.467    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/out
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.505 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/data_int_reg[4]/Q
                         net (fo=2, routed)           0.094     2.599    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Q[4]
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.642     2.314    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_297m_clk_wiz_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.982ns  (logic 0.302ns (30.754%)  route 0.680ns (69.246%))
  Logic Levels:           0  
  Clock Path Skew:        -5.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    9.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.575ns (routing 1.682ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.506ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X103Y68        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302    10.168 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.680    10.848    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X100Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.384     4.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X100Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.964ns  (logic 0.295ns (30.602%)  route 0.669ns (69.398%))
  Logic Levels:           0  
  Clock Path Skew:        -5.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    9.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.575ns (routing 1.682ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.506ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X103Y68        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295    10.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.669    10.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X100Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.384     4.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X100Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.080ns (8.442%)  route 0.868ns (91.558%))
  Logic Levels:           0  
  Clock Path Skew:        -5.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    9.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.520ns (routing 1.682ns, distribution 0.838ns)
  Clock Net Delay (Destination): 2.379ns (routing 1.506ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.520     9.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     9.891 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.868    10.759    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[13]
    SLICE_X100Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.379     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X100Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.878ns  (logic 0.281ns (32.005%)  route 0.597ns (67.995%))
  Logic Levels:           0  
  Clock Path Skew:        -5.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.234ns
    Source Clock Delay      (SCD):    9.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.575ns (routing 1.682ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.384ns (routing 1.506ns, distribution 0.878ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X103Y68        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281    10.147 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/O
                         net (fo=1, routed)           0.597    10.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X100Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.384     4.234    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X100Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.872ns  (logic 0.301ns (34.518%)  route 0.571ns (65.482%))
  Logic Levels:           0  
  Clock Path Skew:        -5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    9.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.575ns (routing 1.682ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.392ns (routing 1.506ns, distribution 0.886ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X103Y68        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301    10.167 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/O
                         net (fo=1, routed)           0.571    10.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X101Y68        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.392     4.242    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X101Y68        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.799ns  (logic 0.288ns (36.045%)  route 0.511ns (63.955%))
  Logic Levels:           0  
  Clock Path Skew:        -5.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    9.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.575ns (routing 1.682ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.506ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X103Y68        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.288    10.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.511    10.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X102Y67        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.413     4.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X102Y67        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.747ns  (logic 0.295ns (39.491%)  route 0.452ns (60.509%))
  Logic Levels:           0  
  Clock Path Skew:        -5.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    9.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.575ns (routing 1.682ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.506ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X103Y69        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295    10.161 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.452    10.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X102Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.413     4.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X102Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.669ns  (logic 0.292ns (43.647%)  route 0.377ns (56.353%))
  Logic Levels:           0  
  Clock Path Skew:        -5.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    9.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.575ns (routing 1.682ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.506ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X103Y68        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.292    10.158 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.377    10.535    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X102Y67        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.413     4.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X102Y67        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.663ns  (logic 0.288ns (43.439%)  route 0.375ns (56.561%))
  Logic Levels:           0  
  Clock Path Skew:        -5.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns
    Source Clock Delay      (SCD):    9.866ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.575ns (routing 1.682ns, distribution 0.893ns)
  Clock Net Delay (Destination): 2.413ns (routing 1.506ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.575     9.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X103Y68        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y68        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288    10.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.375    10.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X102Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.413     4.263    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X102Y66        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.707ns  (logic 0.077ns (10.884%)  route 0.630ns (89.116%))
  Logic Levels:           0  
  Clock Path Skew:        -5.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    9.811ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.520ns (routing 1.682ns, distribution 0.838ns)
  Clock Net Delay (Destination): 2.379ns (routing 1.506ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.963     7.263    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     7.291 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.520     9.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     9.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.630    10.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[12]
    SLICE_X100Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.379     4.229    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X100Y73        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        -1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.367ns (routing 0.909ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.639ns (routing 1.003ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.367     3.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.058     3.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.639     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.041ns (40.594%)  route 0.060ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        -1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.367ns (routing 0.909ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.643ns (routing 1.003ns, distribution 0.640ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.367     3.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.060     3.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.643     2.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.742%)  route 0.063ns (62.258%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.370ns (routing 0.909ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.646ns (routing 1.003ns, distribution 0.643ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.370     3.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/m_bscan_tck[0]
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y81        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     3.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp_reg/Q
                         net (fo=4, routed)           0.063     3.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp
    SLICE_X101Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.646     2.318    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/clk
    SLICE_X101Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.718%)  route 0.068ns (64.282%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.322ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.373ns (routing 0.909ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.650ns (routing 1.003ns, distribution 0.647ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.373     3.401    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y72        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     3.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.068     3.507    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[6]
    SLICE_X101Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.650     2.322    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X101Y71        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.037ns (39.323%)  route 0.057ns (60.677%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.386ns (routing 0.909ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.662ns (routing 1.003ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.386     3.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y78        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     3.451 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.057     3.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X104Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.662     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X104Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.925%)  route 0.059ns (60.075%))
  Logic Levels:           0  
  Clock Path Skew:        -1.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    3.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.385ns (routing 0.909ns, distribution 0.476ns)
  Clock Net Delay (Destination): 1.658ns (routing 1.003ns, distribution 0.655ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.385     3.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     3.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.059     3.510    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X104Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.658     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X104Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.367ns (routing 0.909ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.630ns (routing 1.003ns, distribution 0.627ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.367     3.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.434 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.081     3.515    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.630     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        -1.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    3.395ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.367ns (routing 0.909ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.639ns (routing 1.003ns, distribution 0.636ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.367     3.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X97Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     3.435 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.083     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.639     2.310    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.604%)  route 0.083ns (67.396%))
  Logic Levels:           0  
  Clock Path Skew:        -1.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    3.396ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.368ns (routing 0.909ns, distribution 0.459ns)
  Clock Net Delay (Destination): 1.640ns (routing 1.003ns, distribution 0.637ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.368     3.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X100Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y81        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     3.436 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.083     3.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X100Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.640     2.312    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X100Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.040ns (38.007%)  route 0.065ns (61.993%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.386ns (routing 0.909ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.662ns (routing 1.003ns, distribution 0.659ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.546     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     2.028 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.386     3.414    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X103Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y79        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     3.454 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.065     3.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[10]
    SLICE_X104Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.662     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X104Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.510ns  (logic 0.080ns (5.298%)  route 1.430ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.751ns
    Source Clock Delay      (SCD):    4.045ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.725ns (routing 1.654ns, distribution 1.071ns)
  Clock Net Delay (Destination): 2.267ns (routing 1.532ns, distribution 0.735ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.725     4.045    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X103Y76        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y76        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.125 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           1.430     5.555    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X103Y77        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.267     4.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X103Y77        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.079ns (5.964%)  route 1.246ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.532ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.246     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.079ns (5.964%)  route 1.246ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.532ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.246     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.079ns (5.964%)  route 1.246ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.532ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.246     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.079ns (5.964%)  route 1.246ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.532ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.246     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.079ns (5.964%)  route 1.246ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.532ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.246     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.079ns (5.964%)  route 1.246ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.532ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.246     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.079ns (5.964%)  route 1.246ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.532ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.246     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.325ns  (logic 0.079ns (5.964%)  route 1.246ns (94.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.734ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.250ns (routing 1.532ns, distribution 0.718ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.246     5.306    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.250     4.734    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.322ns  (logic 0.079ns (5.978%)  route 1.243ns (94.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.733ns
    Source Clock Delay      (SCD):    3.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.661ns (routing 1.654ns, distribution 1.007ns)
  Clock Net Delay (Destination): 2.249ns (routing 1.532ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.661     3.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.243     5.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.249     4.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X101Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.902ns
    Source Clock Delay      (SCD):    2.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.451ns (routing 0.899ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.538ns (routing 1.013ns, distribution 0.525ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.451     2.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X100Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y80        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.503 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.079     2.582    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[2]
    SLICE_X100Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.538     7.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X100Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.901ns
    Source Clock Delay      (SCD):    2.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.453ns (routing 0.899ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.537ns (routing 1.013ns, distribution 0.524ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.453     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X100Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y75        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.505 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     2.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X100Y76        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.537     7.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X100Y76        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        5.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.907ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.455ns (routing 0.899ns, distribution 0.556ns)
  Clock Net Delay (Destination): 1.543ns (routing 1.013ns, distribution 0.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.455     2.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X97Y70         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y70         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.506 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.081     2.587    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X96Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.543     7.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X96Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.908ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.460ns (routing 0.899ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.544ns (routing 1.013ns, distribution 0.531ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.460     2.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X101Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y80        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.511 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     2.596    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.544     7.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X101Y81        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.910ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.461ns (routing 0.899ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.546ns (routing 1.013ns, distribution 0.533ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.461     2.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X101Y77        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y77        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.085     2.597    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X101Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.546     7.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X101Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        5.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.907ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.462ns (routing 0.899ns, distribution 0.563ns)
  Clock Net Delay (Destination): 1.543ns (routing 1.013ns, distribution 0.530ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.462     2.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X101Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y75        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.085     2.598    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X101Y76        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.543     7.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X101Y76        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.917ns
    Source Clock Delay      (SCD):    2.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.467ns (routing 0.899ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.553ns (routing 1.013ns, distribution 0.540ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.467     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X102Y75        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y75        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.520 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     2.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X102Y76        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.553     7.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X102Y76        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        5.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.928ns
    Source Clock Delay      (SCD):    2.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.482ns (routing 0.899ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.564ns (routing 1.013ns, distribution 0.551ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.482     2.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X103Y69        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y69        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.067     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X103Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.564     7.928    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X103Y70        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        5.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.915ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.469ns (routing 0.899ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.551ns (routing 1.013ns, distribution 0.538ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.469     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X102Y79        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y79        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.521 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.079     2.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X102Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.551     7.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X102Y80        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        5.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.920ns
    Source Clock Delay      (SCD):    2.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.470ns (routing 0.899ns, distribution 0.571ns)
  Clock Net Delay (Destination): 1.556ns (routing 1.013ns, distribution 0.543ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.470     2.482    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X102Y77        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.522 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.080     2.602    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X102Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.556     7.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X102Y78        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_27m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.870ns  (logic 5.837ns (84.969%)  route 1.033ns (15.031%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.416ns (routing 1.523ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.416     3.733    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y12         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.812 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           1.033     4.845    hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.758    10.603 r  hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.603    hdmi_i2c_sda
    AE16                                                              r  hdmi_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.626ns  (logic 5.839ns (88.124%)  route 0.787ns (11.876%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.406ns (routing 1.523ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.406     3.723    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.802 r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.787     4.589    hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.760    10.350 r  hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.350    hdmi_i2c_scl
    AF15                                                              r  hdmi_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.775ns  (logic 3.192ns (84.555%)  route 0.583ns (15.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.412ns (routing 1.523ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.290    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.318 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.412     3.729    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.810 r  reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.583     4.393    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      3.111     7.504 r  hdmi_out_nrst_OBUF_inst/O
                         net (fo=0)                   0.000     7.504    hdmi_out_nrst
    AF12                                                              r  hdmi_out_nrst (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.230ns (76.438%)  route 0.379ns (23.562%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.315ns (routing 0.829ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.315     2.327    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y10         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.366 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.379     2.745    hdmi_i2c_scl_IOBUF_inst/T
    AF15                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.191     3.936 r  hdmi_i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.936    hdmi_i2c_scl
    AF15                                                              r  hdmi_i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.228ns (70.942%)  route 0.503ns (29.058%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.329    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y12         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.368 f  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.503     2.871    hdmi_i2c_sda_IOBUF_inst/T
    AE16                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.189     4.060 r  hdmi_i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.060    hdmi_i2c_sda
    AE16                                                              r  hdmi_i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.674ns (86.286%)  route 0.266ns (13.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.318ns (routing 0.829ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.995    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.012 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.318     2.330    reset_power_on_i2c/clk_27m
    SLICE_X41Y8          FDRE                                         r  reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y8          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.370 r  reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.266     2.636    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.634     4.269 r  hdmi_out_nrst_OBUF_inst/O
                         net (fo=0)                   0.000     4.269    hdmi_out_nrst
    AF12                                                              r  hdmi_out_nrst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.906ns  (logic 2.644ns (44.767%)  route 3.262ns (55.233%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    D19                                               0.000     1.684 f  sysclk_p (IN)
                         net (fo=0)                   0.100     1.784    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     2.421 f  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.471    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.471 f  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     2.855    video_clk_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.728 f  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.976    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.004 f  video_clk_gen/inst/clkout3_buf/O
                         net (fo=632, routed)         3.014     6.018    video_pixel_clk_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.616     8.634 f  video_pixel_clk_OBUF_inst/O
                         net (fo=0)                   0.000     8.634    video_pixel_clk
    W15                                                               f  video_pixel_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.568ns  (logic 2.732ns (59.810%)  route 1.836ns (40.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.075 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[5]/Q
                         net (fo=1, routed)           1.836     5.911    video_data_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.653     8.565 r  video_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.565    video_data[5]
    W9                                                                r  video_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.545ns  (logic 2.737ns (60.222%)  route 1.808ns (39.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.074 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/Q
                         net (fo=1, routed)           1.808     5.882    video_data_OBUF[4]
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.659     8.542 r  video_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.542    video_data[4]
    AA8                                                               r  video_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.533ns  (logic 2.735ns (60.335%)  route 1.798ns (39.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.075 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[6]/Q
                         net (fo=1, routed)           1.798     5.873    video_data_OBUF[6]
    Y8                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.656     8.529 r  video_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.529    video_data[6]
    Y8                                                                r  video_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.538ns  (logic 2.709ns (59.693%)  route 1.829ns (40.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.666ns (routing 1.654ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.666     3.986    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.064 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=1, routed)           1.829     5.893    video_data_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.631     8.524 r  video_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.524    video_data[10]
    AC14                                                              r  video_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.535ns  (logic 2.719ns (59.952%)  route 1.816ns (40.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.665ns (routing 1.654ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.665     3.985    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.063 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=1, routed)           1.816     5.879    video_data_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.641     8.520 r  video_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.520    video_data[8]
    AD14                                                              r  video_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.489ns  (logic 2.708ns (60.326%)  route 1.781ns (39.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.682ns (routing 1.654ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.682     4.002    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X98Y64         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.078 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=1, routed)           1.781     5.859    video_data_OBUF[11]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.632     8.492 r  video_data_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.492    video_data[11]
    AC13                                                              r  video_data[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.492ns  (logic 2.737ns (60.934%)  route 1.755ns (39.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.677ns (routing 1.654ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.677     3.997    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     4.077 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[7]/Q
                         net (fo=1, routed)           1.755     5.832    video_data_OBUF[7]
    W8                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.657     8.490 r  video_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.490    video_data[7]
    W8                                                                r  video_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.470ns  (logic 2.729ns (61.050%)  route 1.741ns (38.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.676ns (routing 1.654ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.676     3.996    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.075 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=1, routed)           1.741     5.816    video_data_OBUF[2]
    AA10                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.650     8.466 r  video_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.466    video_data[2]
    AA10                                                              r  video_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.457ns  (logic 2.721ns (61.046%)  route 1.736ns (38.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.665ns (routing 1.654ns, distribution 1.011ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.172    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.045 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.293    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.321 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.665     3.985    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     4.064 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           1.736     5.800    video_data_OBUF[9]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.642     8.442 r  video_data_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.442    video_data[9]
    AD13                                                              r  video_data[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.349ns (42.964%)  route 1.791ns (57.036%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
                         net (fo=632, routed)         1.644     2.657    video_pixel_clk_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.332     3.989 r  video_pixel_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.989    video_pixel_clk
    W15                                                               r  video_pixel_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/vs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_vs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.372ns (77.520%)  route 0.398ns (22.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.472ns (routing 0.899ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.472     2.484    color_bar_gen/clk_297m
    SLICE_X41Y74         FDCE                                         r  color_bar_gen/vs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.523 r  color_bar_gen/vs_reg_d0_reg/Q
                         net (fo=1, routed)           0.398     2.921    video_vs_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.333     4.255 r  video_vs_OBUF_inst/O
                         net (fo=0)                   0.000     4.255    video_vs
    Y15                                                               r  video_vs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.417ns (67.379%)  route 0.686ns (32.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.456ns (routing 0.899ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.456     2.468    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X97Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y66         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.508 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/Q
                         net (fo=1, routed)           0.686     3.194    video_data_OBUF[19]
    AE11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.377     4.571 r  video_data_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.571    video_data[19]
    AE11                                                              r  video_data[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.404ns (66.482%)  route 0.708ns (33.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.454ns (routing 0.899ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.454     2.467    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X96Y65         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y65         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.506 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/Q
                         net (fo=1, routed)           0.708     3.214    video_data_OBUF[17]
    AC11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.365     4.579 r  video_data_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.579    video_data[17]
    AC11                                                              r  video_data[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.395ns (65.747%)  route 0.727ns (34.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.447ns (routing 0.899ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.447     2.460    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X96Y64         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.498 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[5]/Q
                         net (fo=1, routed)           0.727     3.225    video_data_OBUF[13]
    AB11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.357     4.582 r  video_data_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.582    video_data[13]
    AB11                                                              r  video_data[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.114ns  (logic 1.413ns (66.844%)  route 0.701ns (33.156%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.458ns (routing 0.899ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.458     2.470    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X96Y66         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y66         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.508 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[7]/Q
                         net (fo=1, routed)           0.701     3.209    video_data_OBUF[23]
    AD9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.375     4.584 r  video_data_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.584    video_data[23]
    AD9                                                               r  video_data[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_bar_gen/hs_reg_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_hs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.641ns (77.806%)  route 0.468ns (22.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.469ns (routing 0.899ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.469     2.482    color_bar_gen/clk_297m
    SLICE_X40Y70         FDCE                                         r  color_bar_gen/hs_reg_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y70         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.522 r  color_bar_gen/hs_reg_d0_reg/Q
                         net (fo=1, routed)           0.468     2.990    video_hs_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.601     4.590 r  video_hs_OBUF_inst/O
                         net (fo=0)                   0.000     4.590    video_hs
    AB15                                                              r  video_hs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.177ns  (logic 1.412ns (64.868%)  route 0.765ns (35.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.447ns (routing 0.899ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.447     2.460    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X96Y64         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.499 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/Q
                         net (fo=1, routed)           0.765     3.264    video_data_OBUF[18]
    AD11                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.373     4.637 r  video_data_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.637    video_data[18]
    AD11                                                              r  video_data[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.178ns  (logic 1.433ns (65.788%)  route 0.745ns (34.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.459ns (routing 0.899ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.459     2.471    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/clk
    SLICE_X96Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y67         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.511 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[5]/Q
                         net (fo=1, routed)           0.745     3.256    video_data_OBUF[21]
    AF10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.393     4.649 r  video_data_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.649    video_data[21]
    AF10                                                              r  video_data[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.423ns (64.765%)  route 0.774ns (35.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.456ns (routing 0.899ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.619    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.849 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     0.996    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.013 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.456     2.468    color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/clk
    SLICE_X97Y67         FDRE                                         r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y67         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.507 r  color_input/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[7]/Q
                         net (fo=1, routed)           0.774     3.281    video_data_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.384     4.665 r  video_data_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.665    video_data[15]
    AD8                                                               r  video_data[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_27m_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 0.515ns (12.361%)  route 3.648ns (87.639%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.146ns (routing 1.385ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.648     4.163    reset_power_on_i2c/AR[0]
    SLICE_X40Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.146     3.996    reset_power_on_i2c/clk_27m
    SLICE_X40Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 0.515ns (12.361%)  route 3.648ns (87.639%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.146ns (routing 1.385ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.648     4.163    reset_power_on_i2c/AR[0]
    SLICE_X40Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.146     3.996    reset_power_on_i2c/clk_27m
    SLICE_X40Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 0.515ns (12.361%)  route 3.648ns (87.639%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.146ns (routing 1.385ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.648     4.163    reset_power_on_i2c/AR[0]
    SLICE_X40Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.146     3.996    reset_power_on_i2c/clk_27m
    SLICE_X40Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 0.515ns (12.361%)  route 3.648ns (87.639%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.146ns (routing 1.385ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.648     4.163    reset_power_on_i2c/AR[0]
    SLICE_X40Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.146     3.996    reset_power_on_i2c/clk_27m
    SLICE_X40Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.515ns (12.364%)  route 3.647ns (87.636%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.148ns (routing 1.385ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.647     4.162    reset_power_on_i2c/AR[0]
    SLICE_X41Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.148     3.998    reset_power_on_i2c/clk_27m
    SLICE_X41Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.515ns (12.364%)  route 3.647ns (87.636%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.148ns (routing 1.385ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.647     4.162    reset_power_on_i2c/AR[0]
    SLICE_X40Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.148     3.998    reset_power_on_i2c/clk_27m
    SLICE_X40Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.515ns (12.364%)  route 3.647ns (87.636%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.148ns (routing 1.385ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.647     4.162    reset_power_on_i2c/AR[0]
    SLICE_X40Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.148     3.998    reset_power_on_i2c/clk_27m
    SLICE_X40Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.515ns (12.364%)  route 3.647ns (87.636%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.148ns (routing 1.385ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.647     4.162    reset_power_on_i2c/AR[0]
    SLICE_X40Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.148     3.998    reset_power_on_i2c/clk_27m
    SLICE_X40Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.162ns  (logic 0.515ns (12.364%)  route 3.647ns (87.636%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.148ns (routing 1.385ns, distribution 0.763ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.647     4.162    reset_power_on_i2c/AR[0]
    SLICE_X40Y7          FDCE                                         f  reset_power_on_i2c/cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.148     3.998    reset_power_on_i2c/clk_27m
    SLICE_X40Y7          FDCE                                         r  reset_power_on_i2c/cnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.151ns  (logic 0.515ns (12.397%)  route 3.636ns (87.603%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        3.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.141ns (routing 1.385ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          3.636     4.151    reset_power_on_i2c/AR[0]
    SLICE_X40Y8          FDCE                                         f  reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     1.826    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.850 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.141     3.990    reset_power_on_i2c/clk_27m
    SLICE_X40Y8          FDCE                                         r  reset_power_on_i2c/cnt_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_i2c_sda
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.138ns  (logic 0.822ns (72.238%)  route 0.316ns (27.762%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.491ns (routing 0.926ns, distribution 0.565ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_sda_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  hdmi_i2c_sda_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    hdmi_i2c_sda_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  hdmi_i2c_sda_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.316     1.138    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_IBUF
    SLICE_X41Y12         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.491     2.161    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y12         FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_scl
                            (input port)
  Destination:            i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.824ns (71.353%)  route 0.331ns (28.647%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.492ns (routing 0.926ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_scl_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  hdmi_i2c_scl_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    hdmi_i2c_scl_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  hdmi_i2c_scl_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.331     1.155    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_IBUF
    SLICE_X41Y9          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.492     2.162    i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y9          FDRE                                         r  i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.150ns (7.672%)  route 1.800ns (92.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.483ns (routing 0.926ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.800     1.950    reset_power_on_i2c/AR[0]
    SLICE_X40Y8          FDCE                                         f  reset_power_on_i2c/cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.483     2.154    reset_power_on_i2c/clk_27m
    SLICE_X40Y8          FDCE                                         r  reset_power_on_i2c/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.150ns (7.672%)  route 1.800ns (92.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.483ns (routing 0.926ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.800     1.950    reset_power_on_i2c/AR[0]
    SLICE_X40Y8          FDCE                                         f  reset_power_on_i2c/cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.483     2.154    reset_power_on_i2c/clk_27m
    SLICE_X40Y8          FDCE                                         r  reset_power_on_i2c/cnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.150ns (7.672%)  route 1.800ns (92.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.483ns (routing 0.926ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.800     1.950    reset_power_on_i2c/AR[0]
    SLICE_X40Y8          FDCE                                         f  reset_power_on_i2c/cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.483     2.154    reset_power_on_i2c/clk_27m
    SLICE_X40Y8          FDCE                                         r  reset_power_on_i2c/cnt_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.150ns (7.672%)  route 1.800ns (92.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.487ns (routing 0.926ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.800     1.950    reset_power_on_i2c/AR[0]
    SLICE_X40Y8          FDCE                                         f  reset_power_on_i2c/cnt_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.487     2.158    reset_power_on_i2c/clk_27m
    SLICE_X40Y8          FDCE                                         r  reset_power_on_i2c/cnt_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.150ns (7.672%)  route 1.800ns (92.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.487ns (routing 0.926ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.800     1.950    reset_power_on_i2c/AR[0]
    SLICE_X40Y8          FDCE                                         f  reset_power_on_i2c/cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.487     2.158    reset_power_on_i2c/clk_27m
    SLICE_X40Y8          FDCE                                         r  reset_power_on_i2c/cnt_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.150ns (7.672%)  route 1.800ns (92.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.487ns (routing 0.926ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.800     1.950    reset_power_on_i2c/AR[0]
    SLICE_X40Y8          FDCE                                         f  reset_power_on_i2c/cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.487     2.158    reset_power_on_i2c/clk_27m
    SLICE_X40Y8          FDCE                                         r  reset_power_on_i2c/cnt_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.150ns (7.672%)  route 1.800ns (92.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.487ns (routing 0.926ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.800     1.950    reset_power_on_i2c/AR[0]
    SLICE_X40Y8          FDCE                                         f  reset_power_on_i2c/cnt_reg[16]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.487     2.158    reset_power_on_i2c/clk_27m
    SLICE_X40Y8          FDCE                                         r  reset_power_on_i2c/cnt_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reset_power_on_i2c/cnt_reg[17]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.950ns  (logic 0.150ns (7.672%)  route 1.800ns (92.328%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.488ns (routing 0.926ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.800     1.950    reset_power_on_i2c/AR[0]
    SLICE_X40Y9          FDCE                                         f  reset_power_on_i2c/cnt_reg[17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.652    video_clk_gen/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y95         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.671 r  video_clk_gen/inst/clkout1_buf/O
    X1Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.488     2.158    reset_power_on_i2c/clk_27m
    SLICE_X40Y9          FDCE                                         r  reset_power_on_i2c/cnt_reg[17]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_297m_clk_wiz_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.515ns (15.960%)  route 2.709ns (84.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.397ns (routing 1.506ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.709     3.224    color_bar_gen/reset_IBUF
    SLICE_X40Y74         FDCE                                         f  color_bar_gen/v_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.397     4.248    color_bar_gen/clk_297m
    SLICE_X40Y74         FDCE                                         r  color_bar_gen/v_cnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.515ns (15.960%)  route 2.709ns (84.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.397ns (routing 1.506ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.709     3.224    color_bar_gen/reset_IBUF
    SLICE_X40Y74         FDCE                                         f  color_bar_gen/v_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.397     4.248    color_bar_gen/clk_297m
    SLICE_X40Y74         FDCE                                         r  color_bar_gen/v_cnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.515ns (15.960%)  route 2.709ns (84.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.397ns (routing 1.506ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.709     3.224    color_bar_gen/reset_IBUF
    SLICE_X40Y74         FDCE                                         f  color_bar_gen/v_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.397     4.248    color_bar_gen/clk_297m
    SLICE_X40Y74         FDCE                                         r  color_bar_gen/v_cnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.515ns (15.960%)  route 2.709ns (84.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.397ns (routing 1.506ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.709     3.224    color_bar_gen/reset_IBUF
    SLICE_X40Y74         FDCE                                         f  color_bar_gen/v_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.397     4.248    color_bar_gen/clk_297m
    SLICE_X40Y74         FDCE                                         r  color_bar_gen/v_cnt_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/vs_reg_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.224ns  (logic 0.515ns (15.960%)  route 2.709ns (84.040%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.397ns (routing 1.506ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.709     3.224    color_bar_gen/reset_IBUF
    SLICE_X41Y74         FDCE                                         f  color_bar_gen/vs_reg_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.397     4.248    color_bar_gen/clk_297m
    SLICE_X41Y74         FDCE                                         r  color_bar_gen/vs_reg_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 0.515ns (15.965%)  route 2.708ns (84.035%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.399ns (routing 1.506ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.708     3.223    color_bar_gen/reset_IBUF
    SLICE_X40Y74         FDCE                                         f  color_bar_gen/v_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.399     4.250    color_bar_gen/clk_297m
    SLICE_X40Y74         FDCE                                         r  color_bar_gen/v_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 0.515ns (15.965%)  route 2.708ns (84.035%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.399ns (routing 1.506ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.708     3.223    color_bar_gen/reset_IBUF
    SLICE_X41Y74         FDCE                                         f  color_bar_gen/v_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.399     4.250    color_bar_gen/clk_297m
    SLICE_X41Y74         FDCE                                         r  color_bar_gen/v_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/vs_reg_d0_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 0.515ns (15.965%)  route 2.708ns (84.035%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.399ns (routing 1.506ns, distribution 0.893ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.708     3.223    color_bar_gen/reset_IBUF
    SLICE_X41Y74         FDCE                                         f  color_bar_gen/vs_reg_d0_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.399     4.250    color_bar_gen/clk_297m
    SLICE_X41Y74         FDCE                                         r  color_bar_gen/vs_reg_d0_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_active_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.215ns  (logic 0.515ns (16.005%)  route 2.700ns (83.995%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.396ns (routing 1.506ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.700     3.215    color_bar_gen/reset_IBUF
    SLICE_X40Y70         FDCE                                         f  color_bar_gen/h_active_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.396     4.246    color_bar_gen/clk_297m
    SLICE_X40Y70         FDCE                                         r  color_bar_gen/h_active_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/hs_reg_reg/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.215ns  (logic 0.515ns (16.005%)  route 2.700ns (83.995%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 2.396ns (routing 1.506ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          2.700     3.215    color_bar_gen/reset_IBUF
    SLICE_X40Y70         FDCE                                         f  color_bar_gen/hs_reg_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.079     0.079    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.980    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.610 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     1.827    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.851 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         2.396     4.246    color_bar_gen/clk_297m
    SLICE_X40Y70         FDCE                                         r  color_bar_gen/hs_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.150ns (11.731%)  route 1.126ns (88.269%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.648ns (routing 1.003ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.126     1.275    color_bar_gen/reset_IBUF
    SLICE_X39Y70         FDCE                                         f  color_bar_gen/h_cnt_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.648     2.320    color_bar_gen/clk_297m
    SLICE_X39Y70         FDCE                                         r  color_bar_gen/h_cnt_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.150ns (11.731%)  route 1.126ns (88.269%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.648ns (routing 1.003ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.126     1.275    color_bar_gen/reset_IBUF
    SLICE_X39Y70         FDCE                                         f  color_bar_gen/h_cnt_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.648     2.320    color_bar_gen/clk_297m
    SLICE_X39Y70         FDCE                                         r  color_bar_gen/h_cnt_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.150ns (11.731%)  route 1.126ns (88.269%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.652ns (routing 1.003ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.126     1.275    color_bar_gen/reset_IBUF
    SLICE_X39Y70         FDCE                                         f  color_bar_gen/h_cnt_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.652     2.324    color_bar_gen/clk_297m
    SLICE_X39Y70         FDCE                                         r  color_bar_gen/h_cnt_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.150ns (11.350%)  route 1.168ns (88.650%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 1.003ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.168     1.318    color_bar_gen/reset_IBUF
    SLICE_X39Y69         FDCE                                         f  color_bar_gen/h_cnt_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.645     2.317    color_bar_gen/clk_297m
    SLICE_X39Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.150ns (11.350%)  route 1.168ns (88.650%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 1.003ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.168     1.318    color_bar_gen/reset_IBUF
    SLICE_X39Y69         FDCE                                         f  color_bar_gen/h_cnt_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.645     2.317    color_bar_gen/clk_297m
    SLICE_X39Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.150ns (11.350%)  route 1.168ns (88.650%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 1.003ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.168     1.318    color_bar_gen/reset_IBUF
    SLICE_X39Y69         FDCE                                         f  color_bar_gen/h_cnt_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.645     2.317    color_bar_gen/clk_297m
    SLICE_X39Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.150ns (11.350%)  route 1.168ns (88.650%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 1.003ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.168     1.318    color_bar_gen/reset_IBUF
    SLICE_X39Y69         FDCE                                         f  color_bar_gen/h_cnt_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.645     2.317    color_bar_gen/clk_297m
    SLICE_X39Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.150ns (11.350%)  route 1.168ns (88.650%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 1.003ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.168     1.318    color_bar_gen/reset_IBUF
    SLICE_X39Y69         FDCE                                         f  color_bar_gen/h_cnt_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.645     2.317    color_bar_gen/clk_297m
    SLICE_X39Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/h_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.318ns  (logic 0.150ns (11.350%)  route 1.168ns (88.650%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.645ns (routing 1.003ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.168     1.318    color_bar_gen/reset_IBUF
    SLICE_X39Y69         FDCE                                         f  color_bar_gen/h_cnt_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.645     2.317    color_bar_gen/clk_297m
    SLICE_X39Y69         FDCE                                         r  color_bar_gen/h_cnt_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            color_bar_gen/v_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.150ns (10.414%)  route 1.287ns (89.586%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.642ns (routing 1.003ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.150     0.150 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.150    reset_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.150 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=63, routed)          1.287     1.436    color_bar_gen/reset_IBUF
    SLICE_X41Y75         FDCE                                         f  color_bar_gen/v_cnt_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.100     0.100    video_clk_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  video_clk_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    video_clk_gen/inst/clkin1_ibufds/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  video_clk_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.781    video_clk_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.486 r  video_clk_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.653    video_clk_gen/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y82         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.672 r  video_clk_gen/inst/clkout3_buf/O
    X2Y0 (CLOCK_ROOT)    net (fo=632, routed)         1.642     2.314    color_bar_gen/clk_297m
    SLICE_X41Y75         FDCE                                         r  color_bar_gen/v_cnt_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.034ns  (logic 4.351ns (86.438%)  route 0.683ns (13.562%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.274ns (routing 1.532ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.611     4.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X103Y99        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     4.962 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.072     5.034    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X103Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.274     4.758    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.846ns  (logic 4.300ns (88.739%)  route 0.546ns (11.261%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.235ns (routing 1.532ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.546     4.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X101Y86        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.235     4.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X101Y86        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.752ns  (logic 4.399ns (92.578%)  route 0.353ns (7.422%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.234ns (routing 1.532ns, distribution 0.702ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.302     4.602    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X100Y99        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.701 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.051     4.752    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X100Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.234     4.718    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X100Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.713ns  (logic 4.400ns (93.366%)  route 0.313ns (6.634%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.241ns (routing 1.532ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.258     4.558    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X101Y102       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     4.658 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.055     4.713    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X101Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.995     2.460    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         2.241     4.725    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.505ns (76.428%)  route 0.156ns (23.572%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.542ns (routing 1.013ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.137     0.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X101Y102       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.040     0.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.019     0.661    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X101Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.542     7.906    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X101Y102       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.685ns  (logic 0.506ns (73.914%)  route 0.179ns (26.086%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.540ns (routing 1.013ns, distribution 0.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.162     0.627    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X100Y99        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.017     0.685    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X100Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.540     7.904    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X100Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.465ns (64.579%)  route 0.255ns (35.421%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.539ns (routing 1.013ns, distribution 0.526ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.255     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X101Y86        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.539     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X101Y86        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.812ns  (logic 0.487ns (60.006%)  route 0.325ns (39.994%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.568ns (routing 1.013ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.299     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X103Y99        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     0.786 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.026     0.812    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X103Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     6.345    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     6.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=478, routed)         1.568     7.932    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y99        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C





