INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/coder_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:88]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/rlc_coder_rtl.sv:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/5190/hdl/coder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ip/rlc_design_coder_ip_0_0/sim/rlc_design_coder_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_coder_ip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/decoder_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_decoder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:45]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:46]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:60]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:61]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:62]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:63]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:67]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:91]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:92]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/rlc_decoder_rtl.sv:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ipshared/d91c/hdl/decoder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ip/rlc_design_decoder_ip_0_0/sim/rlc_design_decoder_ip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_decoder_ip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ip/rlc_design_xbar_0/sim/rlc_design_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/sim/rlc_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_14EYK3W
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_1VXAKGA
INFO: [VRFC 10-311] analyzing module rlc_design
INFO: [VRFC 10-311] analyzing module rlc_design_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1VOH6DP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.ip_user_files/bd/rlc_design/ip/rlc_design_auto_pc_0/sim/rlc_design_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pulpit/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hdl/rlc_design_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rlc_design_wrapper
