{C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_rx_tb.vhd} {2 {vcom -work work -2002 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_rx_tb.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity UART_rx_tb
-- Compiling architecture rtl of UART_rx_tb
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_rx_tb.vhd(45): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_rx_tb.vhd(69): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_rx_tb.vhd(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_rx_tb.vhd(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_rx_tb.vhd(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_rx_tb.vhd(81): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/ShiftRegister.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/ShiftRegister.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ShiftRegister
-- Compiling architecture rtl of ShiftRegister

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_tx_tb.vhd} {2 {vcom -work work -2002 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_tx_tb.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity UART_tx_tb
-- Compiling architecture rtl of UART_tx_tb
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_tx_tb.vhd(40): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_tx_tb.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/UART_tx_tb.vhd(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/UART_rx.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/UART_rx.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity UART_rx
-- Compiling architecture rtl of UART_rx

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/UART_tx.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/UART_tx.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity UART_tx
-- Compiling architecture rtl of UART_tx

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/synch_fifo.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/synch_fifo.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity fifo
-- Compiling architecture rtl of fifo

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Serialiser_tb.vhd} {2 {vcom -work work -2002 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Serialiser_tb.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Serialiser_tb
-- Compiling architecture rtl of Serialiser_tb
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Serialiser_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Serialiser_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Serialiser_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Serialiser_tb.vhd(72): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/BaudClkGenerator_tb.vhd} {2 {vcom -work work -2002 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/BaudClkGenerator_tb.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity BaudClkGenerator_tb
-- Compiling architecture rtl of BaudClkGenerator_tb
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/BaudClkGenerator_tb.vhd(32): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/BaudClkGenerator_tb.vhd(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/Serialiser.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/Serialiser.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Serialiser
-- Compiling architecture rtl of Serialiser

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Synchroniser_tb.vhd} {2 {vcom -work work -2002 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Synchroniser_tb.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Synchroniser_tb
-- Compiling architecture rtl of Synchroniser_tb
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Synchroniser_tb.vhd(33): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Synchroniser_tb.vhd(50): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Synchroniser_tb.vhd(52): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/Synchroniser_tb.vhd(55): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/BaudClkGenerator.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/BaudClkGenerator.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity BaudClkGenerator
-- Compiling architecture rtl of BaudClkGenerator

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd} {2 {vcom -work work -2002 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity TopLevelModule_tb
-- Compiling architecture rtl of TopLevelModule_tb
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(70): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(115): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(119): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(122): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(131): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(133): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(137): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(162): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(164): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/TopLevelModule_tb.vhd(168): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/Synchroniser.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/Synchroniser.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Synchroniser
-- Compiling architecture rtl of Synchroniser

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/7segment_Decoder.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/7segment_Decoder.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity segment_Decoder
-- Compiling architecture rtl of segment_Decoder

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/ws2812.vhd} {1 {vcom -work work -2008 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/src/ws2812.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity WS2812
-- Compiling architecture rtl of WS2812

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/ShiftRegsiter_tb.vhd} {2 {vcom -work work -2002 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/ShiftRegsiter_tb.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ShiftRegister_tb
-- Compiling architecture rtl of ShiftRegister_tb
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/ShiftRegsiter_tb.vhd(36): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/ShiftRegsiter_tb.vhd(59): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/ShiftRegsiter_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/ShiftRegsiter_tb.vhd(65): (vcom-1207) An abstract literal and an identifier must have a separator between them.
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/ShiftRegsiter_tb.vhd(71): (vcom-1207) An abstract literal and an identifier must have a separator between them.

} {} {}} {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/fifo_tb.vhd} {2 {vcom -work work -2002 -explicit -vopt -stats=none {C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/fifo_tb.vhd}
Questa Intel Starter FPGA Edition-64 vcom 2023.3 Compiler 2023.07 Jul 17 2023
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity tb_fifo
-- Compiling architecture behavior of tb_fifo
-- Loading package ENV
** Warning: C:/Gowin/Gowin_V1.9.10.02_x64/IDE/bin/Documents/UART _FIFO/testBenches/fifo_tb.vhd(248): (vcom-1516) Package "STD.ENV" does not exist in this language version.

} {} {}}
