# /*******************************************************************************
#  Copyright (C) 2021 Xilinx, Inc
#
#  Licensed under the Apache License, Version 2.0 (the "License");
#  you may not use this file except in compliance with the License.
#  You may obtain a copy of the License at
#
#      http://www.apache.org/licenses/LICENSE-2.0
#
#  Unless required by applicable law or agreed to in writing, software
#  distributed under the License is distributed on an "AS IS" BASIS,
#  WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
#  See the License for the specific language governing permissions and
#  limitations under the License.
#
# *******************************************************************************/

[connectivity]
# Define number of kernels and their name
nk=ccl_offload:4:ccl_offload_0.ccl_offload_1.ccl_offload_2.ccl_offload_3
nk=vnx_loopback:4:lb_0.lb_1.lb_2.lb_3

# Connect each CCL Offload kernel in loopback
# this is temporary, the connections will be broken and 
# a switch inserted after BD creation
stream_connect=ccl_offload_0.net_tx:lb_0.in
stream_connect=lb_0.out:ccl_offload_0.net_rx

stream_connect=ccl_offload_1.net_tx:lb_1.in
stream_connect=lb_1.out:ccl_offload_1.net_rx

stream_connect=ccl_offload_2.net_tx:lb_2.in
stream_connect=lb_2.out:ccl_offload_2.net_rx

stream_connect=ccl_offload_3.net_tx:lb_3.in
stream_connect=lb_3.out:ccl_offload_3.net_rx

# Floorplan
slr=ccl_offload_0:SLR0
slr=ccl_offload_1:SLR1
slr=ccl_offload_2:SLR2
slr=ccl_offload_3:SLR3

slr=lb_0:SLR1
slr=lb_1:SLR1
slr=lb_2:SLR2
slr=lb_3:SLR2

# Assign memory banks
sp=ccl_offload_0.m_axi_0:DDR[0]
sp=ccl_offload_0.m_axi_1:DDR[0]
sp=ccl_offload_0.m_axi_2:DDR[0]
sp=ccl_offload_1.m_axi_0:DDR[1]
sp=ccl_offload_1.m_axi_1:DDR[1]
sp=ccl_offload_1.m_axi_2:DDR[1]
sp=ccl_offload_2.m_axi_0:DDR[2]
sp=ccl_offload_2.m_axi_1:DDR[2]
sp=ccl_offload_2.m_axi_2:DDR[2]
sp=ccl_offload_3.m_axi_0:DDR[3]
sp=ccl_offload_3.m_axi_1:DDR[3]
sp=ccl_offload_3.m_axi_2:DDR[3]