
*** Running vivado
    with args -log soc_stepper_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_stepper_wrapper.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Sep 11 15:54:21 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_stepper_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1487.418 ; gain = 13.902 ; free physical = 1730 ; free virtual = 8791
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_pwm_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_stop_watch_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_iic_txtlcd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_dht11_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_fnd_1_0'.
WARNING: [IP_Flow 19-2207] Repository '/home/psh/work/ip_repo/myip_fnd_1_0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/psh/work/ip_repo/myip_fnd_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
Command: link_design -top soc_stepper_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1735.152 ; gain = 0.000 ; free physical = 1477 ; free virtual = 8548
INFO: [Netlist 29-17] Analyzing 263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_proc_sys_reset_0_0/soc_stepper_proc_sys_reset_0_0_board.xdc] for cell 'soc_stepper_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_proc_sys_reset_0_0/soc_stepper_proc_sys_reset_0_0_board.xdc] for cell 'soc_stepper_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_proc_sys_reset_0_0/soc_stepper_proc_sys_reset_0_0.xdc] for cell 'soc_stepper_i/proc_sys_reset_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_proc_sys_reset_0_0/soc_stepper_proc_sys_reset_0_0.xdc:50]
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_proc_sys_reset_0_0/soc_stepper_proc_sys_reset_0_0.xdc] for cell 'soc_stepper_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0_board.xdc] for cell 'soc_stepper_i/clk_wiz/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0_board.xdc] for cell 'soc_stepper_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0.xdc] for cell 'soc_stepper_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2466.414 ; gain = 481.766 ; free physical = 923 ; free virtual = 7994
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0.xdc] for cell 'soc_stepper_i/clk_wiz/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_microblaze_riscv_0_0/soc_stepper_microblaze_riscv_0_0.xdc] for cell 'soc_stepper_i/microblaze_riscv_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_microblaze_riscv_0_0/soc_stepper_microblaze_riscv_0_0.xdc] for cell 'soc_stepper_i/microblaze_riscv_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_uartlite_0_0/soc_stepper_axi_uartlite_0_0_board.xdc] for cell 'soc_stepper_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_uartlite_0_0/soc_stepper_axi_uartlite_0_0_board.xdc] for cell 'soc_stepper_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_uartlite_0_0/soc_stepper_axi_uartlite_0_0.xdc] for cell 'soc_stepper_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_uartlite_0_0/soc_stepper_axi_uartlite_0_0.xdc] for cell 'soc_stepper_i/axi_uartlite_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_1/bd_1f6c_psr_aclk_0_board.xdc] for cell 'soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_1/bd_1f6c_psr_aclk_0_board.xdc] for cell 'soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_1/bd_1f6c_psr_aclk_0.xdc] for cell 'soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_1/bd_1f6c_psr_aclk_0.xdc] for cell 'soc_stepper_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_smc_0/smartconnect.xdc] for cell 'soc_stepper_i/axi_smc/inst'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_smc_0/smartconnect.xdc] for cell 'soc_stepper_i/axi_smc/inst'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_gpio_0_1/soc_stepper_axi_gpio_0_1_board.xdc] for cell 'soc_stepper_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_gpio_0_1/soc_stepper_axi_gpio_0_1_board.xdc] for cell 'soc_stepper_i/axi_gpio_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_gpio_0_1/soc_stepper_axi_gpio_0_1.xdc] for cell 'soc_stepper_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_axi_gpio_0_1/soc_stepper_axi_gpio_0_1.xdc] for cell 'soc_stepper_i/axi_gpio_0/U0'
Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[4]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[5]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[6]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[7]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[8]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[9]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[10]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[11]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[12]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[13]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[14]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_0[15]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[4]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[5]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[6]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_7_0[7]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[0]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[1]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[2]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'com_0[3]'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pwm_0'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_scl_io'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iic_rtl_sda_io'. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/project_9/project_9.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_mdm_1_0/soc_stepper_mdm_1_0.xdc] for cell 'soc_stepper_i/mdm_1/U0'
Finished Parsing XDC File [/home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_mdm_1_0/soc_stepper_mdm_1_0.xdc] for cell 'soc_stepper_i/mdm_1/U0'
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'soc_stepper_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/psh/work/project_9/project_9.gen/sources_1/bd/soc_stepper/ip/soc_stepper_microblaze_riscv_0_0/data/riscv_bootloop.elf 
INFO: [Project 1-1687] 1 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.414 ; gain = 0.000 ; free physical = 919 ; free virtual = 7990
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

20 Infos, 33 Warnings, 31 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2466.414 ; gain = 926.270 ; free physical = 919 ; free virtual = 7990
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2520.773 ; gain = 54.359 ; free physical = 861 ; free virtual = 7932

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 299c6f3c4

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2520.773 ; gain = 0.000 ; free physical = 859 ; free virtual = 7930

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 299c6f3c4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 299c6f3c4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615
Phase 1 Initialization | Checksum: 299c6f3c4

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 299c6f3c4

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 299c6f3c4

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615
Phase 2 Timer Update And Timing Data Collection | Checksum: 299c6f3c4

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 79 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2244a1c6e

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615
Retarget | Checksum: 2244a1c6e
INFO: [Opt 31-389] Phase Retarget created 62 cells and removed 130 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1d540ccd6

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615
Constant propagation | Checksum: 1d540ccd6
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 10 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 544 ; free virtual = 7615
Phase 5 Sweep | Checksum: 1fee2b8e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2834.758 ; gain = 0.000 ; free physical = 545 ; free virtual = 7616
Sweep | Checksum: 1fee2b8e2
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 125 cells
INFO: [Opt 31-1021] In phase Sweep, 101 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fee2b8e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2866.773 ; gain = 32.016 ; free physical = 545 ; free virtual = 7616
BUFG optimization | Checksum: 1fee2b8e2
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fee2b8e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2866.773 ; gain = 32.016 ; free physical = 545 ; free virtual = 7616
Shift Register Optimization | Checksum: 1fee2b8e2
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fee2b8e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2866.773 ; gain = 32.016 ; free physical = 545 ; free virtual = 7616
Post Processing Netlist | Checksum: 1fee2b8e2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 183f87eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2866.773 ; gain = 32.016 ; free physical = 545 ; free virtual = 7616

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2866.773 ; gain = 0.000 ; free physical = 545 ; free virtual = 7616
Phase 9.2 Verifying Netlist Connectivity | Checksum: 183f87eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2866.773 ; gain = 32.016 ; free physical = 545 ; free virtual = 7616
Phase 9 Finalization | Checksum: 183f87eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2866.773 ; gain = 32.016 ; free physical = 545 ; free virtual = 7616
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              62  |             130  |                                             87  |
|  Constant propagation         |              10  |              10  |                                             81  |
|  Sweep                        |               2  |             125  |                                            101  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             96  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 183f87eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2866.773 ; gain = 32.016 ; free physical = 545 ; free virtual = 7616

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 183f87eb5

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 411 ; free virtual = 7482
Ending Power Optimization Task | Checksum: 183f87eb5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3137.703 ; gain = 270.930 ; free physical = 411 ; free virtual = 7482

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 183f87eb5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 411 ; free virtual = 7482

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 411 ; free virtual = 7482
Ending Netlist Obfuscation Task | Checksum: 183f87eb5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 411 ; free virtual = 7482
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 33 Warnings, 31 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3137.703 ; gain = 671.289 ; free physical = 411 ; free virtual = 7482
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_stepper_wrapper_drc_opted.rpt -pb soc_stepper_wrapper_drc_opted.pb -rpx soc_stepper_wrapper_drc_opted.rpx
Command: report_drc -file soc_stepper_wrapper_drc_opted.rpt -pb soc_stepper_wrapper_drc_opted.pb -rpx soc_stepper_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_stepper_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 403 ; free virtual = 7474
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 403 ; free virtual = 7474
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 403 ; free virtual = 7475
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 403 ; free virtual = 7475
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 403 ; free virtual = 7475
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 403 ; free virtual = 7475
Write Physdb Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 403 ; free virtual = 7475
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_stepper_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 370 ; free virtual = 7443
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12b201f87

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 370 ; free virtual = 7443
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 370 ; free virtual = 7443

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b91d799f

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 370 ; free virtual = 7443

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f37cfbd6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 370 ; free virtual = 7443

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f37cfbd6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 370 ; free virtual = 7443
Phase 1 Placer Initialization | Checksum: 1f37cfbd6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 370 ; free virtual = 7443

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21c3ead7f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 388 ; free virtual = 7462

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2b4832f1e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 389 ; free virtual = 7462

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2b4832f1e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 389 ; free virtual = 7462

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2b9d4cee5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 415 ; free virtual = 7489

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1edaddd8d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 415 ; free virtual = 7489

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 6 LUTNM shape to break, 226 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 1, total 6, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 93 nets or LUTs. Breaked 6 LUTs, combined 87 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 415 ; free virtual = 7488

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            6  |             87  |                    93  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            6  |             87  |                    93  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 289c2ccb8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 415 ; free virtual = 7488
Phase 2.5 Global Place Phase2 | Checksum: 26f3c6dc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 414 ; free virtual = 7488
Phase 2 Global Placement | Checksum: 26f3c6dc7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 414 ; free virtual = 7488

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce32a478

Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 413 ; free virtual = 7486

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2dc42ad98

Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 412 ; free virtual = 7486

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 297855486

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 412 ; free virtual = 7486

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 251ec9d21

Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 412 ; free virtual = 7486

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2af539225

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 410 ; free virtual = 7483

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 232715d86

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 409 ; free virtual = 7482

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e10e158c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 409 ; free virtual = 7483

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c51283ea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 409 ; free virtual = 7483

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 173b83ab1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 402 ; free virtual = 7475
Phase 3 Detail Placement | Checksum: 173b83ab1

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 402 ; free virtual = 7475

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b26dd182

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.616 | TNS=-6.141 |
Phase 1 Physical Synthesis Initialization | Checksum: 14a56b5fd

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 402 ; free virtual = 7476
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1791f6c09

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 402 ; free virtual = 7476
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b26dd182

Time (s): cpu = 00:00:38 ; elapsed = 00:00:12 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 402 ; free virtual = 7476

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.574. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 29c1ee5e3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468
Phase 4.1 Post Commit Optimization | Checksum: 29c1ee5e3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 29c1ee5e3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 29c1ee5e3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468
Phase 4.3 Placer Reporting | Checksum: 29c1ee5e3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2fc074fc9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468
Ending Placer Task | Checksum: 221fac4d1

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468
97 Infos, 33 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:14 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 395 ; free virtual = 7468
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_stepper_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 365 ; free virtual = 7439
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_stepper_wrapper_utilization_placed.rpt -pb soc_stepper_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file soc_stepper_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 338 ; free virtual = 7412
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 338 ; free virtual = 7413
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 333 ; free virtual = 7413
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 333 ; free virtual = 7413
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 333 ; free virtual = 7413
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 333 ; free virtual = 7414
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 329 ; free virtual = 7410
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 329 ; free virtual = 7410
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_stepper_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 331 ; free virtual = 7408
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.574 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 33 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 331 ; free virtual = 7409
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 328 ; free virtual = 7411
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 328 ; free virtual = 7411
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 328 ; free virtual = 7411
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 328 ; free virtual = 7411
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 324 ; free virtual = 7408
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 324 ; free virtual = 7408
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_stepper_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c2396c6c ConstDB: 0 ShapeSum: bf3ffc0e RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 10a965b1 | NumContArr: 809da0b7 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21698fba2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 333 ; free virtual = 7413

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21698fba2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 333 ; free virtual = 7413

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21698fba2

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 333 ; free virtual = 7413
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2453b6509

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 312 ; free virtual = 7392
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.800  | TNS=0.000  | WHS=-0.187 | THS=-30.232|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00661724 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4581
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4581
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29a1b1f2f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 307 ; free virtual = 7386

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29a1b1f2f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 307 ; free virtual = 7386

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 29aca58f2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 252 ; free virtual = 7329
Phase 4 Initial Routing | Checksum: 29aca58f2

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 252 ; free virtual = 7329

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1171
 Number of Nodes with overlaps = 265
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.252  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 21e863689

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 256 ; free virtual = 7333

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.293  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2c366c2f3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334
Phase 5 Rip-up And Reroute | Checksum: 2c366c2f3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 2c366c2f3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2c366c2f3

Time (s): cpu = 00:00:46 ; elapsed = 00:00:27 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334
Phase 6 Delay and Skew Optimization | Checksum: 2c366c2f3

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.300  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2ebe59595

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334
Phase 7 Post Hold Fix | Checksum: 2ebe59595

Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.18305 %
  Global Horizontal Routing Utilization  = 2.4322 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2ebe59595

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2ebe59595

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2606f6b77

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2606f6b77

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.300  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2606f6b77

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334
Total Elapsed time in route_design: 27.98 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 22cb574b4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 22cb574b4

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 33 Warnings, 31 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3137.703 ; gain = 0.000 ; free physical = 257 ; free virtual = 7334
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_stepper_wrapper_drc_routed.rpt -pb soc_stepper_wrapper_drc_routed.pb -rpx soc_stepper_wrapper_drc_routed.rpx
Command: report_drc -file soc_stepper_wrapper_drc_routed.rpt -pb soc_stepper_wrapper_drc_routed.pb -rpx soc_stepper_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_stepper_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_stepper_wrapper_methodology_drc_routed.rpt -pb soc_stepper_wrapper_methodology_drc_routed.pb -rpx soc_stepper_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file soc_stepper_wrapper_methodology_drc_routed.rpt -pb soc_stepper_wrapper_methodology_drc_routed.pb -rpx soc_stepper_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_9/project_9.runs/impl_1/soc_stepper_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_stepper_wrapper_timing_summary_routed.rpt -pb soc_stepper_wrapper_timing_summary_routed.pb -rpx soc_stepper_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_stepper_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_stepper_wrapper_route_status.rpt -pb soc_stepper_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_stepper_wrapper_bus_skew_routed.rpt -pb soc_stepper_wrapper_bus_skew_routed.pb -rpx soc_stepper_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file soc_stepper_wrapper_power_routed.rpt -pb soc_stepper_wrapper_power_summary_routed.pb -rpx soc_stepper_wrapper_power_routed.rpx
Command: report_power -file soc_stepper_wrapper_power_routed.rpt -pb soc_stepper_wrapper_power_summary_routed.pb -rpx soc_stepper_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 34 Warnings, 31 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_stepper_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 3243.297 ; gain = 105.594 ; free physical = 208 ; free virtual = 7292
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3243.297 ; gain = 0.000 ; free physical = 208 ; free virtual = 7292
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3243.297 ; gain = 0.000 ; free physical = 206 ; free virtual = 7296
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.297 ; gain = 0.000 ; free physical = 206 ; free virtual = 7296
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3243.297 ; gain = 0.000 ; free physical = 206 ; free virtual = 7297
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3243.297 ; gain = 0.000 ; free physical = 206 ; free virtual = 7298
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3243.297 ; gain = 0.000 ; free physical = 206 ; free virtual = 7298
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3243.297 ; gain = 0.000 ; free physical = 206 ; free virtual = 7298
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_9/project_9.runs/impl_1/soc_stepper_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force soc_stepper_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11716256 bits.
Writing bitstream ./soc_stepper_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 34 Warnings, 31 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 3498.926 ; gain = 159.582 ; free physical = 235 ; free virtual = 7019
INFO: [Common 17-206] Exiting Vivado at Thu Sep 11 15:56:15 2025...
