============================================================
   Tang Dynasty, V5.6.53426
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/TD/bin/td.exe
   Built at =   19:26:25 Jun 10 2022
   Run by =     Teriia
   Run Date =   Sat Jul  2 15:28:47 2022

   Run on =     DESKTOP-ND05MAH
============================================================
RUN-1002 : start command "open_project SDRV4_0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/ip/fifo8in.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/APB/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/apb_spi_master.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_apb_if.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_clkgen.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_controller.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_fifo.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_rx.sv
HDL-1007 : analyze verilog file ../../../rtl/APB_SPI_MASTER/spi_master_tx.sv
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/APB_BDMAC.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/AddrCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BDMA.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatCnt.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BeatDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/Buzzer.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/BuzzerCtr.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TuneDecoder.v
HDL-1007 : analyze verilog file ../../../rtl/Buzzer/TunePWM.v
HDL-1007 : analyze verilog file ../../../rtl/FIFO_synq.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/apb.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/i2c.v
HDL-1007 : analyze verilog file ../../../rtl/I2C/module_i2c.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/APB_Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard/KeyToCol.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/AHB_FIFO_Interface.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_data.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Block_ROM_init_sign.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Interface_9341.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/LCD_ini.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer.v
HDL-1007 : analyze verilog file ../../../rtl/LCD_printer/Printer_ctr.v
HDL-1007 : analyze verilog file ../../../rtl/PWM.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusArbM3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusDecS3.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v
HDL-5007 WARNING: macro 'TRN_IDLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(117)
HDL-5007 WARNING: macro 'TRN_BUSY' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(118)
HDL-5007 WARNING: macro 'TRN_NONSEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(119)
HDL-5007 WARNING: macro 'TRN_SEQ' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(120)
HDL-5007 WARNING: macro 'BUR_SINGLE' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(123)
HDL-5007 WARNING: macro 'BUR_INCR' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(124)
HDL-5007 WARNING: macro 'BUR_WRAP4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(125)
HDL-5007 WARNING: macro 'BUR_INCR4' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(126)
HDL-5007 WARNING: macro 'BUR_WRAP8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(127)
HDL-5007 WARNING: macro 'BUR_INCR8' is redefined in ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusIn.v(128)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusMtx_default_slave.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM0.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM1.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM2.v
HDL-1007 : analyze verilog file ../../../rtl/RealTankSoCBusMtx/RealTankSoCBusOutM3.v
HDL-1007 : analyze verilog file ../../../rtl/SDR_Pad.v
HDL-1007 : undeclared symbol 'BDMAC_READY', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(696)
HDL-1007 : undeclared symbol 'clk_lock', assumed default net type 'wire' in ../../../rtl/SDR_Pad.v(1158)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_interface.v
HDL-1007 : undeclared symbol 'apb_read', assumed default net type 'wire' in ../../../rtl/SNR/SNR_interface.v(23)
HDL-1007 : analyze verilog file ../../../rtl/SNR/SNR_reader.v
HDL-1007 : analyze verilog file ../../../rtl/Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/APBTube.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/ClkDiv.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/DigSel.v
HDL-1007 : analyze verilog file ../../../rtl/Tube/SSeg.v
HDL-1007 : analyze verilog file ../../../rtl/UART/cmsdk_apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/differentiator01.v
HDL-1007 : analyze verilog file ../../../rtl/filter.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_interface.v
HDL-1007 : analyze verilog file ../../../rtl/tune_detector/RSSI_reader.v
HDL-1007 : analyze verilog file ../../../rtl/ip/ADC.v
HDL-1007 : analyze verilog file ../../../rtl/ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/ip/PLL.v(96)
HDL-1007 : analyze verilog file ../../../rtl/ethernet/CRC32_D8.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/Ethernet_TX.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/apb_ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/ethernet.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/gmii2rgmii.v
HDL-1007 : analyze verilog file ../../../rtl/ip/iddr.v
HDL-1007 : analyze verilog file ../../../rtl/ip/oddr.v
HDL-1007 : analyze verilog file ../../../rtl/ethernet/counter_test.v
RUN-1001 : Project manager successfully analyzed 75 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/SDRV4_0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.53426.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.53426 , DB_VERSION=46140
ARC-1002 : Mark IO location M12 as dedicate.
ARC-1002 : Mark IO location P12 as dedicate.
RUN-1003 : finish command "import_db ../syn_1/SDRV4_0_gate.db" in  1.851276s wall, 1.703125s user + 0.140625s system = 1.843750s CPU (99.6%)

RUN-1004 : used memory is 343 MB, reserved memory is 320 MB, peak memory is 351 MB
RUN-1002 : start command "read_sdc ../../../pin/timing_cons.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "create_clock -name adc_clkl -period 62.5 -waveform 0 31.25 "
RUN-1102 : create_clock: clock name: adc_clkl, type: 0, period: 62500, rise: 0, fall: 31250.
RUN-1002 : start command "get_nets  rgmii_rxc "
RUN-1002 : start command "create_clock -name rgmii_rxcl -period 8 -waveform 0 4 "
RUN-1102 : create_clock: clock name: rgmii_rxcl, type: 0, period: 8000, rise: 0, fall: 4000.
RUN-1002 : start command "get_nets  ADC_clk "
RUN-1002 : start command "get_nets differentiator/filter/CLK"
RUN-1002 : start command "create_generated_clock -name filter_clkl -source  -master_clock adc_clkl -divide_by 32 -phase 0 "
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "set_false_path -from  -to "
RUN-1002 : start command "get_clocks clk"
RUN-1002 : start command "get_clocks adc_clkl"
RUN-1002 : start command "set_false_path -from  -to "
SYN-1001 : 	kept net: differentiator/clk(differentiator/clk_syn_1)
SYN-1001 : 	kept net: differentiator/filter/CLK(differentiator/filter/CLK_syn_5)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../../pin/timing_cons.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SDR_Pad
SYN-5055 WARNING: The kept net PLL/clk0_out will be merged to another kept net CW_clk
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net CW_clk driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net differentiator/clk is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net QN8027_clk_dup_1 is clkc2 of pll PLL/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc3 of pll PLL/pll_inst.
SYN-4019 : Net clk_in_dup_1 is refclk of pll PLL/pll_inst.
SYN-4020 : Net clk_in_dup_1 is fbclk of pll PLL/pll_inst.
SYN-4024 : Net "differentiator/filter/CLK" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "rgmii_rxc_dup_1" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/rowcnt[1]" drives clk pins.
SYN-4024 : Net "APB_Keyboard/KeyToCol/sa_clk" drives clk pins.
SYN-4024 : Net "u_spi_master/u_spictrl/u_clkgen/spi_clk" drives clk pins.
SYN-4024 : Net "i2c/DUT_FIFO_TX/w_counter_n" drives clk pins.
SYN-4024 : Net "APBTube/ClkDiv/div_clk" drives clk pins.
SYN-4025 : Tag rtl::Net APBTube/ClkDiv/div_clk as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/rowcnt[1] as clock net
SYN-4025 : Tag rtl::Net APB_Keyboard/KeyToCol/sa_clk as clock net
SYN-4025 : Tag rtl::Net CW_clk as clock net
SYN-4025 : Tag rtl::Net QN8027_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_1 as clock net
SYN-4025 : Tag rtl::Net differentiator/clk as clock net
SYN-4025 : Tag rtl::Net differentiator/filter/CLK as clock net
SYN-4025 : Tag rtl::Net i2c/DUT_FIFO_TX/w_counter_n as clock net
SYN-4025 : Tag rtl::Net rgmii_rxc_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4025 : Tag rtl::Net u_spi_master/u_spictrl/u_clkgen/spi_clk as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net differentiator/filter/CLK to drive 449 clock pins.
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net rgmii_rxc_dup_1 to drive 96 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/rowcnt[1] to drive 26 clock pins.
SYN-4015 : Create BUFG instance for clk Net APB_Keyboard/KeyToCol/sa_clk to drive 10 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_spi_master/u_spictrl/u_clkgen/spi_clk to drive 5 clock pins.
SYN-4015 : Create BUFG instance for clk Net i2c/DUT_FIFO_TX/w_counter_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net APBTube/ClkDiv/div_clk to drive 2 clock pins.
PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 13114 instances
RUN-0007 : 8480 luts, 3411 seqs, 707 mslices, 370 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 15630 nets
RUN-1001 : 9258 nets have 2 pins
RUN-1001 : 4860 nets have [3 - 5] pins
RUN-1001 : 858 nets have [6 - 10] pins
RUN-1001 : 329 nets have [11 - 20] pins
RUN-1001 : 305 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     380     
RUN-1001 :   No   |  No   |  Yes  |     929     
RUN-1001 :   No   |  Yes  |  No   |     107     
RUN-1001 :   Yes  |  No   |  No   |     803     
RUN-1001 :   Yes  |  No   |  Yes  |    1059     
RUN-1001 :   Yes  |  Yes  |  No   |     133     
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |  88   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 107
PHY-3001 : Initial placement ...
PHY-3001 : design contains 13102 instances, 8480 luts, 3411 seqs, 1077 slices, 190 macros(1077 instances: 707 mslices 370 lslices)
PHY-3001 : Huge net LCD_RST_dup_37 with 1519 pins
PHY-0007 : Cell area utilization is 54%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64880, tnet num: 15321, tinst num: 13102, tnode num: 76748, tedge num: 107287.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.365288s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.50638e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 13102.
PHY-3001 : Level 1 #clusters 1812.
PHY-3001 : End clustering;  0.091412s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (119.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 54%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.31601e+06, overlap = 456.406
PHY-3002 : Step(2): len = 1.15499e+06, overlap = 477.812
PHY-3002 : Step(3): len = 864134, overlap = 592.75
PHY-3002 : Step(4): len = 765181, overlap = 645.156
PHY-3002 : Step(5): len = 613923, overlap = 726.969
PHY-3002 : Step(6): len = 534166, overlap = 787.094
PHY-3002 : Step(7): len = 434181, overlap = 872.344
PHY-3002 : Step(8): len = 375881, overlap = 915.25
PHY-3002 : Step(9): len = 323651, overlap = 968.062
PHY-3002 : Step(10): len = 290044, overlap = 1000.03
PHY-3002 : Step(11): len = 260963, overlap = 1025.44
PHY-3002 : Step(12): len = 232365, overlap = 1062.09
PHY-3002 : Step(13): len = 205369, overlap = 1108.16
PHY-3002 : Step(14): len = 184077, overlap = 1164.75
PHY-3002 : Step(15): len = 167684, overlap = 1207.41
PHY-3002 : Step(16): len = 152637, overlap = 1215.88
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.43349e-06
PHY-3002 : Step(17): len = 159610, overlap = 1213.81
PHY-3002 : Step(18): len = 201110, overlap = 1178
PHY-3002 : Step(19): len = 208215, overlap = 1128.53
PHY-3002 : Step(20): len = 212442, overlap = 1116.38
PHY-3002 : Step(21): len = 207174, overlap = 1110
PHY-3002 : Step(22): len = 204926, overlap = 1095.75
PHY-3002 : Step(23): len = 199755, overlap = 1079.72
PHY-3002 : Step(24): len = 197117, overlap = 1040.72
PHY-3002 : Step(25): len = 195242, overlap = 1045.94
PHY-3002 : Step(26): len = 194227, overlap = 1051.69
PHY-3002 : Step(27): len = 190024, overlap = 1061.66
PHY-3002 : Step(28): len = 188371, overlap = 1079.91
PHY-3002 : Step(29): len = 187520, overlap = 1088.38
PHY-3002 : Step(30): len = 186287, overlap = 1087.53
PHY-3002 : Step(31): len = 184374, overlap = 1075.91
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.86698e-06
PHY-3002 : Step(32): len = 197992, overlap = 1035.62
PHY-3002 : Step(33): len = 217896, overlap = 968.594
PHY-3002 : Step(34): len = 222947, overlap = 960.062
PHY-3002 : Step(35): len = 224073, overlap = 976.656
PHY-3002 : Step(36): len = 223876, overlap = 989.625
PHY-3002 : Step(37): len = 223087, overlap = 997.281
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.73395e-06
PHY-3002 : Step(38): len = 237321, overlap = 967.125
PHY-3002 : Step(39): len = 257084, overlap = 929.688
PHY-3002 : Step(40): len = 267502, overlap = 856.469
PHY-3002 : Step(41): len = 272795, overlap = 826.344
PHY-3002 : Step(42): len = 273512, overlap = 801.5
PHY-3002 : Step(43): len = 272698, overlap = 778.812
PHY-3002 : Step(44): len = 272515, overlap = 793.562
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.14679e-05
PHY-3002 : Step(45): len = 296164, overlap = 708.375
PHY-3002 : Step(46): len = 321352, overlap = 673.812
PHY-3002 : Step(47): len = 339061, overlap = 630.531
PHY-3002 : Step(48): len = 344595, overlap = 621.625
PHY-3002 : Step(49): len = 342325, overlap = 611.125
PHY-3002 : Step(50): len = 340163, overlap = 619.812
PHY-3002 : Step(51): len = 337902, overlap = 605.469
PHY-3002 : Step(52): len = 336953, overlap = 614.938
PHY-3002 : Step(53): len = 336815, overlap = 631.969
PHY-3002 : Step(54): len = 336696, overlap = 639
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.29358e-05
PHY-3002 : Step(55): len = 366845, overlap = 581.062
PHY-3002 : Step(56): len = 388121, overlap = 561.625
PHY-3002 : Step(57): len = 397140, overlap = 529.938
PHY-3002 : Step(58): len = 400921, overlap = 528.562
PHY-3002 : Step(59): len = 399758, overlap = 533.875
PHY-3002 : Step(60): len = 399740, overlap = 541.594
PHY-3002 : Step(61): len = 397944, overlap = 549.219
PHY-3002 : Step(62): len = 396993, overlap = 550.781
PHY-3002 : Step(63): len = 396857, overlap = 544.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.58716e-05
PHY-3002 : Step(64): len = 424331, overlap = 477.938
PHY-3002 : Step(65): len = 444823, overlap = 433.969
PHY-3002 : Step(66): len = 454886, overlap = 424.406
PHY-3002 : Step(67): len = 461786, overlap = 417.75
PHY-3002 : Step(68): len = 465588, overlap = 420.562
PHY-3002 : Step(69): len = 467804, overlap = 412.375
PHY-3002 : Step(70): len = 465658, overlap = 408.531
PHY-3002 : Step(71): len = 462303, overlap = 407.125
PHY-3002 : Step(72): len = 461657, overlap = 396.938
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.17432e-05
PHY-3002 : Step(73): len = 483611, overlap = 374.219
PHY-3002 : Step(74): len = 499468, overlap = 357.312
PHY-3002 : Step(75): len = 504103, overlap = 328.844
PHY-3002 : Step(76): len = 508600, overlap = 317.969
PHY-3002 : Step(77): len = 512878, overlap = 322.219
PHY-3002 : Step(78): len = 516037, overlap = 310.938
PHY-3002 : Step(79): len = 515536, overlap = 312.875
PHY-3002 : Step(80): len = 516175, overlap = 297.438
PHY-3002 : Step(81): len = 518354, overlap = 277.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000183486
PHY-3002 : Step(82): len = 535287, overlap = 266.219
PHY-3002 : Step(83): len = 552697, overlap = 256.469
PHY-3002 : Step(84): len = 556750, overlap = 249.062
PHY-3002 : Step(85): len = 559112, overlap = 234.594
PHY-3002 : Step(86): len = 562574, overlap = 228.812
PHY-3002 : Step(87): len = 564567, overlap = 225.156
PHY-3002 : Step(88): len = 562907, overlap = 223.031
PHY-3002 : Step(89): len = 562423, overlap = 214.562
PHY-3002 : Step(90): len = 563731, overlap = 225.031
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000366973
PHY-3002 : Step(91): len = 575400, overlap = 221.594
PHY-3002 : Step(92): len = 586253, overlap = 211.562
PHY-3002 : Step(93): len = 590948, overlap = 214.719
PHY-3002 : Step(94): len = 593689, overlap = 210.312
PHY-3002 : Step(95): len = 596560, overlap = 206.594
PHY-3002 : Step(96): len = 598093, overlap = 203.438
PHY-3002 : Step(97): len = 597436, overlap = 202.156
PHY-3002 : Step(98): len = 597673, overlap = 207.594
PHY-3002 : Step(99): len = 599642, overlap = 204.5
PHY-3002 : Step(100): len = 601253, overlap = 200.844
PHY-3002 : Step(101): len = 600661, overlap = 199.219
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000693722
PHY-3002 : Step(102): len = 607113, overlap = 194.531
PHY-3002 : Step(103): len = 612723, overlap = 192.75
PHY-3002 : Step(104): len = 615274, overlap = 196.375
PHY-3002 : Step(105): len = 617190, overlap = 190.562
PHY-3002 : Step(106): len = 619682, overlap = 182.312
PHY-3002 : Step(107): len = 621461, overlap = 179.375
PHY-3002 : Step(108): len = 621857, overlap = 183.594
PHY-3002 : Step(109): len = 623303, overlap = 175.5
PHY-3002 : Step(110): len = 625262, overlap = 165.625
PHY-3002 : Step(111): len = 625786, overlap = 164.188
PHY-3002 : Step(112): len = 624965, overlap = 164.688
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00125002
PHY-3002 : Step(113): len = 629234, overlap = 164.469
PHY-3002 : Step(114): len = 633128, overlap = 164.625
PHY-3002 : Step(115): len = 634011, overlap = 162.188
PHY-3002 : Step(116): len = 635294, overlap = 161.75
PHY-3002 : Step(117): len = 638074, overlap = 162.156
PHY-3002 : Step(118): len = 639749, overlap = 161.812
PHY-3002 : Step(119): len = 639556, overlap = 165.406
PHY-3002 : Step(120): len = 639746, overlap = 165.719
PHY-3002 : Step(121): len = 641266, overlap = 165.875
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0023469
PHY-3002 : Step(122): len = 643651, overlap = 162.906
PHY-3002 : Step(123): len = 646861, overlap = 161.062
PHY-3002 : Step(124): len = 648768, overlap = 160.812
PHY-3002 : Step(125): len = 650199, overlap = 160.688
PHY-3002 : Step(126): len = 651717, overlap = 160.375
PHY-3002 : Step(127): len = 652692, overlap = 162.344
PHY-3002 : Step(128): len = 652570, overlap = 159.906
PHY-3002 : Step(129): len = 652679, overlap = 157.469
PHY-3002 : Step(130): len = 653648, overlap = 165.062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022391s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (279.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15630.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 905760, over cnt = 2054(5%), over = 11542, worst = 106
PHY-1001 : End global iterations;  0.691742s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (146.8%)

PHY-1001 : Congestion index: top1 = 120.78, top5 = 82.63, top10 = 68.81, top15 = 60.71.
PHY-3001 : End congestion estimation;  0.909595s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (135.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.686712s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000224291
PHY-3002 : Step(131): len = 797801, overlap = 76.8125
PHY-3002 : Step(132): len = 794441, overlap = 62.7812
PHY-3002 : Step(133): len = 788519, overlap = 49.875
PHY-3002 : Step(134): len = 784033, overlap = 54.75
PHY-3002 : Step(135): len = 782594, overlap = 52.2188
PHY-3002 : Step(136): len = 785069, overlap = 53.4062
PHY-3002 : Step(137): len = 785333, overlap = 50.3125
PHY-3002 : Step(138): len = 782506, overlap = 48.6875
PHY-3002 : Step(139): len = 778225, overlap = 46.625
PHY-3002 : Step(140): len = 774393, overlap = 40.875
PHY-3002 : Step(141): len = 769685, overlap = 40.4375
PHY-3002 : Step(142): len = 765418, overlap = 39.6875
PHY-3002 : Step(143): len = 761772, overlap = 40.25
PHY-3002 : Step(144): len = 758388, overlap = 43.75
PHY-3002 : Step(145): len = 755755, overlap = 47.0938
PHY-3002 : Step(146): len = 752278, overlap = 49.2812
PHY-3002 : Step(147): len = 748873, overlap = 49.0938
PHY-3002 : Step(148): len = 745885, overlap = 47.9375
PHY-3002 : Step(149): len = 742224, overlap = 48.9375
PHY-3002 : Step(150): len = 740826, overlap = 51.0938
PHY-3002 : Step(151): len = 737981, overlap = 53.0625
PHY-3002 : Step(152): len = 736315, overlap = 53.75
PHY-3002 : Step(153): len = 735829, overlap = 52.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000448582
PHY-3002 : Step(154): len = 743185, overlap = 45.2188
PHY-3002 : Step(155): len = 745561, overlap = 45.5
PHY-3002 : Step(156): len = 753527, overlap = 41.875
PHY-3002 : Step(157): len = 759480, overlap = 40.8438
PHY-3002 : Step(158): len = 762583, overlap = 33.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000897164
PHY-3002 : Step(159): len = 767321, overlap = 38.1875
PHY-3002 : Step(160): len = 771612, overlap = 36.7812
PHY-3002 : Step(161): len = 774926, overlap = 38
PHY-3002 : Step(162): len = 776763, overlap = 36.2812
PHY-3002 : Step(163): len = 777449, overlap = 32.5
PHY-3002 : Step(164): len = 779084, overlap = 28.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 44/15630.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 901880, over cnt = 2960(8%), over = 13245, worst = 33
PHY-1001 : End global iterations;  0.904359s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (179.7%)

PHY-1001 : Congestion index: top1 = 108.15, top5 = 80.31, top10 = 68.57, top15 = 61.94.
PHY-3001 : End congestion estimation;  1.165606s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (160.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.695969s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000220177
PHY-3002 : Step(165): len = 776088, overlap = 128.25
PHY-3002 : Step(166): len = 764345, overlap = 114.875
PHY-3002 : Step(167): len = 750929, overlap = 110.125
PHY-3002 : Step(168): len = 737051, overlap = 94.5938
PHY-3002 : Step(169): len = 725800, overlap = 89.6875
PHY-3002 : Step(170): len = 718410, overlap = 101.844
PHY-3002 : Step(171): len = 710616, overlap = 106.938
PHY-3002 : Step(172): len = 702697, overlap = 106.125
PHY-3002 : Step(173): len = 697679, overlap = 115.406
PHY-3002 : Step(174): len = 693472, overlap = 113.156
PHY-3002 : Step(175): len = 688785, overlap = 114.25
PHY-3002 : Step(176): len = 685943, overlap = 122.312
PHY-3002 : Step(177): len = 683083, overlap = 130.188
PHY-3002 : Step(178): len = 679998, overlap = 130.656
PHY-3002 : Step(179): len = 679073, overlap = 131.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000440353
PHY-3002 : Step(180): len = 687465, overlap = 121.594
PHY-3002 : Step(181): len = 690998, overlap = 117.188
PHY-3002 : Step(182): len = 695063, overlap = 111.5
PHY-3002 : Step(183): len = 699961, overlap = 110.344
PHY-3002 : Step(184): len = 703261, overlap = 105.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000880706
PHY-3002 : Step(185): len = 708713, overlap = 102.344
PHY-3002 : Step(186): len = 713026, overlap = 99.6875
PHY-3002 : Step(187): len = 719990, overlap = 100.594
PHY-3002 : Step(188): len = 727039, overlap = 93.8125
PHY-3002 : Step(189): len = 730300, overlap = 89.2188
PHY-3002 : Step(190): len = 730986, overlap = 88.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 64880, tnet num: 15321, tinst num: 13102, tnode num: 76748, tedge num: 107287.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.145687s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (98.2%)

RUN-1004 : used memory is 544 MB, reserved memory is 530 MB, peak memory is 640 MB
OPT-1001 : Total overflow 424.19 peak overflow 3.09
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 275/15630.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 867008, over cnt = 3152(8%), over = 11894, worst = 25
PHY-1001 : End global iterations;  1.099485s wall, 1.796875s user + 0.156250s system = 1.953125s CPU (177.6%)

PHY-1001 : Congestion index: top1 = 97.48, top5 = 72.70, top10 = 62.97, top15 = 57.68.
PHY-1001 : End incremental global routing;  1.347315s wall, 2.031250s user + 0.187500s system = 2.218750s CPU (164.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15321 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.647975s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (98.9%)

OPT-1001 : 25 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 12986 has valid locations, 186 needs to be replaced
PHY-3001 : design contains 13263 instances, 8495 luts, 3557 seqs, 1077 slices, 190 macros(1077 instances: 707 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 746897
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13497/15791.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 877488, over cnt = 3200(9%), over = 11907, worst = 25
PHY-1001 : End global iterations;  0.203441s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (138.2%)

PHY-1001 : Congestion index: top1 = 97.69, top5 = 72.89, top10 = 63.36, top15 = 58.09.
PHY-3001 : End congestion estimation;  0.478472s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (117.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 65487, tnet num: 15482, tinst num: 13263, tnode num: 77732, tedge num: 108179.
TMR-2508 : Levelizing timing graph completed, there are 297 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.209937s wall, 1.125000s user + 0.078125s system = 1.203125s CPU (99.4%)

RUN-1004 : used memory is 591 MB, reserved memory is 586 MB, peak memory is 649 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15482 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.883684s wall, 1.781250s user + 0.093750s system = 1.875000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(191): len = 746501, overlap = 0.8125
PHY-3002 : Step(192): len = 746031, overlap = 0.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13604/15791.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 877144, over cnt = 3193(9%), over = 11916, worst = 25
PHY-1001 : End global iterations;  0.162777s wall, 0.203125s user + 0.046875s system = 0.250000s CPU (153.6%)

PHY-1001 : Congestion index: top1 = 97.76, top5 = 73.01, top10 = 63.50, top15 = 58.22.
PHY-3001 : End congestion estimation;  0.417011s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (116.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15482 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.886991s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000970777
PHY-3002 : Step(193): len = 745800, overlap = 89.3438
PHY-3002 : Step(194): len = 745676, overlap = 89.7188
PHY-3001 : Final: Len = 745676, Over = 89.7188
PHY-3001 : End incremental placement;  4.119260s wall, 4.406250s user + 0.421875s system = 4.828125s CPU (117.2%)

OPT-1001 : Total overflow 427.09 peak overflow 3.09
OPT-1001 : End high-fanout net optimization;  6.530871s wall, 7.468750s user + 0.625000s system = 8.093750s CPU (123.9%)

OPT-1001 : Current memory(MB): used = 648, reserve = 637, peak = 662.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13586/15791.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 877952, over cnt = 3176(9%), over = 11375, worst = 25
PHY-1002 : len = 929408, over cnt = 2380(6%), over = 6746, worst = 23
PHY-1002 : len = 975144, over cnt = 1288(3%), over = 3277, worst = 21
PHY-1002 : len = 1.01565e+06, over cnt = 185(0%), over = 365, worst = 17
PHY-1002 : len = 1.02083e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.916632s wall, 2.390625s user + 0.078125s system = 2.468750s CPU (128.8%)

PHY-1001 : Congestion index: top1 = 70.97, top5 = 61.65, top10 = 57.22, top15 = 54.33.
OPT-1001 : End congestion update;  2.200388s wall, 2.671875s user + 0.078125s system = 2.750000s CPU (125.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15482 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.597988s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (101.9%)

OPT-0007 : Start: WNS -28500 TNS -312284 NUM_FEPS 11
OPT-6001 CRITICAL-WARNING: Abort timing optimization due to too bad WNS.
OPT-1001 : Current memory(MB): used = 648, reserve = 638, peak = 662.
OPT-1001 : End physical optimization;  10.731257s wall, 12.031250s user + 0.781250s system = 12.812500s CPU (119.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8495 LUT to BLE ...
SYN-4008 : Packed 8495 LUT and 1407 SEQ to BLE.
SYN-4003 : Packing 2150 remaining SEQ's ...
SYN-4005 : Packed 1896 SEQ with LUT/SLICE
SYN-4006 : 5248 single LUT's are left
SYN-4006 : 254 single SEQ's are left
SYN-4011 : Packing model "SDR_Pad" (AL_USER_NORMAL) with 8749/9980 primitive instances ...
PHY-3001 : End packing;  0.982744s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (100.2%)

PHY-1001 : Populate physical database on model SDR_Pad.
RUN-1001 : There are total 6137 instances
RUN-1001 : 2995 mslices, 2996 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14644 nets
RUN-1001 : 7595 nets have 2 pins
RUN-1001 : 5198 nets have [3 - 5] pins
RUN-1001 : 1018 nets have [6 - 10] pins
RUN-1001 : 392 nets have [11 - 20] pins
RUN-1001 : 436 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 6125 instances, 5991 slices, 190 macros(1077 instances: 707 mslices 370 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 766565, Over = 211
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8427/14644.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 987408, over cnt = 2187(6%), over = 3550, worst = 7
PHY-1002 : len = 994696, over cnt = 1427(4%), over = 1953, worst = 6
PHY-1002 : len = 1.00923e+06, over cnt = 589(1%), over = 752, worst = 5
PHY-1002 : len = 1.01742e+06, over cnt = 225(0%), over = 266, worst = 5
PHY-1002 : len = 1.02062e+06, over cnt = 91(0%), over = 96, worst = 2
PHY-1001 : End global iterations;  1.767331s wall, 2.312500s user + 0.140625s system = 2.453125s CPU (138.8%)

PHY-1001 : Congestion index: top1 = 72.56, top5 = 63.20, top10 = 58.26, top15 = 54.89.
PHY-3001 : End congestion estimation;  2.119712s wall, 2.640625s user + 0.140625s system = 2.781250s CPU (131.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63739, tnet num: 14335, tinst num: 6125, tnode num: 73848, tedge num: 109150.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.477980s wall, 1.343750s user + 0.140625s system = 1.484375s CPU (100.4%)

RUN-1004 : used memory is 600 MB, reserved memory is 593 MB, peak memory is 662 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.163535s wall, 1.984375s user + 0.187500s system = 2.171875s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.88452e-05
PHY-3002 : Step(195): len = 749915, overlap = 195
PHY-3002 : Step(196): len = 739063, overlap = 211
PHY-3002 : Step(197): len = 732130, overlap = 223.75
PHY-3002 : Step(198): len = 726933, overlap = 230.5
PHY-3002 : Step(199): len = 724301, overlap = 233
PHY-3002 : Step(200): len = 722467, overlap = 235.5
PHY-3002 : Step(201): len = 720290, overlap = 239.75
PHY-3002 : Step(202): len = 717899, overlap = 241
PHY-3002 : Step(203): len = 715263, overlap = 239.5
PHY-3002 : Step(204): len = 712711, overlap = 246.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013769
PHY-3002 : Step(205): len = 727164, overlap = 218.5
PHY-3002 : Step(206): len = 736758, overlap = 193.75
PHY-3002 : Step(207): len = 744115, overlap = 188.25
PHY-3002 : Step(208): len = 744617, overlap = 179
PHY-3002 : Step(209): len = 744557, overlap = 186.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000270493
PHY-3002 : Step(210): len = 760302, overlap = 166.75
PHY-3002 : Step(211): len = 769635, overlap = 158.25
PHY-3002 : Step(212): len = 783837, overlap = 147.25
PHY-3002 : Step(213): len = 786753, overlap = 144.25
PHY-3002 : Step(214): len = 787205, overlap = 142.75
PHY-3002 : Step(215): len = 786935, overlap = 144
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00049719
PHY-3002 : Step(216): len = 798876, overlap = 133.75
PHY-3002 : Step(217): len = 804362, overlap = 128.75
PHY-3002 : Step(218): len = 813114, overlap = 122.5
PHY-3002 : Step(219): len = 820573, overlap = 117.25
PHY-3002 : Step(220): len = 822714, overlap = 114
PHY-3002 : Step(221): len = 823384, overlap = 111.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000947251
PHY-3002 : Step(222): len = 832415, overlap = 111.5
PHY-3002 : Step(223): len = 837398, overlap = 107.75
PHY-3002 : Step(224): len = 842655, overlap = 108.75
PHY-3002 : Step(225): len = 853132, overlap = 113.75
PHY-3002 : Step(226): len = 858581, overlap = 110.5
PHY-3002 : Step(227): len = 861997, overlap = 111
PHY-3002 : Step(228): len = 863299, overlap = 113
PHY-3002 : Step(229): len = 865196, overlap = 111
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00172622
PHY-3002 : Step(230): len = 870862, overlap = 106.75
PHY-3002 : Step(231): len = 874453, overlap = 103.25
PHY-3002 : Step(232): len = 881343, overlap = 100
PHY-3002 : Step(233): len = 884637, overlap = 99.25
PHY-3002 : Step(234): len = 891288, overlap = 99.75
PHY-3002 : Step(235): len = 894631, overlap = 100.75
PHY-3002 : Step(236): len = 896133, overlap = 97.25
PHY-3002 : Step(237): len = 898374, overlap = 98.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00345244
PHY-3002 : Step(238): len = 902032, overlap = 95.5
PHY-3002 : Step(239): len = 905066, overlap = 94.25
PHY-3002 : Step(240): len = 909184, overlap = 95.75
PHY-3002 : Step(241): len = 912861, overlap = 98.5
PHY-3002 : Step(242): len = 918751, overlap = 96
PHY-3002 : Step(243): len = 922536, overlap = 92.5
PHY-3002 : Step(244): len = 923890, overlap = 92
PHY-3002 : Step(245): len = 925295, overlap = 89.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00566538
PHY-3002 : Step(246): len = 926471, overlap = 90.25
PHY-3002 : Step(247): len = 929824, overlap = 89.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.514251s wall, 0.906250s user + 2.640625s system = 3.546875s CPU (234.2%)

PHY-3001 : Trial Legalized: Len = 959080
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 128/14644.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13387e+06, over cnt = 2878(8%), over = 5106, worst = 9
PHY-1002 : len = 1.15335e+06, over cnt = 1799(5%), over = 2755, worst = 9
PHY-1002 : len = 1.1699e+06, over cnt = 895(2%), over = 1343, worst = 8
PHY-1002 : len = 1.18144e+06, over cnt = 342(0%), over = 516, worst = 8
PHY-1002 : len = 1.1887e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.542659s wall, 3.859375s user + 0.187500s system = 4.046875s CPU (159.2%)

PHY-1001 : Congestion index: top1 = 63.99, top5 = 58.30, top10 = 55.06, top15 = 52.76.
PHY-3001 : End congestion estimation;  2.904528s wall, 4.218750s user + 0.203125s system = 4.421875s CPU (152.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.743074s wall, 0.703125s user + 0.046875s system = 0.750000s CPU (100.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000343289
PHY-3002 : Step(248): len = 919846, overlap = 32.75
PHY-3002 : Step(249): len = 901073, overlap = 46.5
PHY-3002 : Step(250): len = 883641, overlap = 59.75
PHY-3002 : Step(251): len = 870423, overlap = 74.5
PHY-3002 : Step(252): len = 859979, overlap = 89.75
PHY-3002 : Step(253): len = 852452, overlap = 90
PHY-3002 : Step(254): len = 848640, overlap = 94.25
PHY-3002 : Step(255): len = 844864, overlap = 98.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.046430s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (67.3%)

PHY-3001 : Legalized: Len = 861564, Over = 0
PHY-3001 : Spreading special nets. 38 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.050685s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (92.5%)

PHY-3001 : 58 instances has been re-located, deltaX = 17, deltaY = 34, maxDist = 1.
PHY-3001 : Final: Len = 862572, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63739, tnet num: 14335, tinst num: 6125, tnode num: 73848, tedge num: 109150.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.627469s wall, 1.500000s user + 0.125000s system = 1.625000s CPU (99.8%)

RUN-1004 : used memory is 606 MB, reserved memory is 611 MB, peak memory is 689 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2720/14644.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.0361e+06, over cnt = 2728(7%), over = 4641, worst = 8
PHY-1002 : len = 1.05395e+06, over cnt = 1711(4%), over = 2488, worst = 7
PHY-1002 : len = 1.08073e+06, over cnt = 432(1%), over = 567, worst = 6
PHY-1002 : len = 1.08735e+06, over cnt = 105(0%), over = 119, worst = 3
PHY-1002 : len = 1.09042e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.276412s wall, 3.187500s user + 0.093750s system = 3.281250s CPU (144.1%)

PHY-1001 : Congestion index: top1 = 68.30, top5 = 60.28, top10 = 56.04, top15 = 53.32.
PHY-1001 : End incremental global routing;  2.608119s wall, 3.515625s user + 0.093750s system = 3.609375s CPU (138.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14335 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.710236s wall, 0.640625s user + 0.062500s system = 0.703125s CPU (99.0%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model SDR_Pad.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 79 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6032 has valid locations, 7 needs to be replaced
PHY-3001 : design contains 6130 instances, 5996 slices, 190 macros(1077 instances: 707 mslices 370 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 863583
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13372/14648.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09178e+06, over cnt = 28(0%), over = 33, worst = 2
PHY-1002 : len = 1.09178e+06, over cnt = 15(0%), over = 17, worst = 2
PHY-1002 : len = 1.09187e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 1.09187e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.595201s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (99.8%)

PHY-1001 : Congestion index: top1 = 68.30, top5 = 60.31, top10 = 56.07, top15 = 53.33.
PHY-3001 : End congestion estimation;  0.911254s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63785, tnet num: 14339, tinst num: 6130, tnode num: 73902, tedge num: 109215.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.653276s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (100.2%)

RUN-1004 : used memory is 639 MB, reserved memory is 636 MB, peak memory is 699 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.367270s wall, 2.265625s user + 0.093750s system = 2.359375s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(256): len = 863224, overlap = 0
PHY-3002 : Step(257): len = 863087, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 13370/14648.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09104e+06, over cnt = 22(0%), over = 25, worst = 3
PHY-1002 : len = 1.09106e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 1.09106e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 1.09107e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 1.0911e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.793142s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (100.5%)

PHY-1001 : Congestion index: top1 = 68.36, top5 = 60.25, top10 = 56.01, top15 = 53.30.
PHY-3001 : End congestion estimation;  1.122820s wall, 1.109375s user + 0.015625s system = 1.125000s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.791244s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00030144
PHY-3002 : Step(258): len = 863087, overlap = 0
PHY-3002 : Step(259): len = 863087, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005439s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 863115, Over = 0
PHY-3001 : End spreading;  0.052557s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.2%)

PHY-3001 : Final: Len = 863115, Over = 0
PHY-3001 : End incremental placement;  5.607825s wall, 5.406250s user + 0.312500s system = 5.718750s CPU (102.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  9.354006s wall, 9.937500s user + 0.500000s system = 10.437500s CPU (111.6%)

OPT-1001 : Current memory(MB): used = 706, reserve = 703, peak = 708.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13374/14648.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09106e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 1.09106e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.274683s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (96.7%)

PHY-1001 : Congestion index: top1 = 68.36, top5 = 60.25, top10 = 56.01, top15 = 53.30.
OPT-1001 : End congestion update;  0.614490s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (101.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.570821s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (98.5%)

OPT-0007 : Start: WNS -27048 TNS -296028 NUM_FEPS 11
OPT-1001 : End path based optimization;  1.187192s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (100.0%)

OPT-1001 : Current memory(MB): used = 706, reserve = 703, peak = 708.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.599013s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13377/14648.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09106e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131762s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (106.7%)

PHY-1001 : Congestion index: top1 = 68.36, top5 = 60.25, top10 = 56.01, top15 = 53.30.
PHY-1001 : End incremental global routing;  0.462100s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (94.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 14339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.793565s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (98.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13377/14648.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.09106e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.126626s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.7%)

PHY-1001 : Congestion index: top1 = 68.36, top5 = 60.25, top10 = 56.01, top15 = 53.30.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.585238s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (98.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -27048 TNS -296028 NUM_FEPS 11
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 67.862069
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -27048ps with too many logic level 62 
RUN-1001 :       #2 path slack -27048ps with too many logic level 62 
RUN-1001 :       #3 path slack -26998ps with too many logic level 62 
RUN-1001 :       #4 path slack -26998ps with too many logic level 62 
RUN-1001 :       #5 path slack -26948ps with too many logic level 62 
OPT-1002 :   please consider adjusting synthesis strategy to reduce the large logic level of these critical paths
RUN-1001 :   0 HFN exist on timing critical paths out of 14648 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 14648 nets
OPT-1001 : End physical optimization;  15.400166s wall, 15.906250s user + 0.765625s system = 16.671875s CPU (108.3%)

RUN-1003 : finish command "place" in  50.355699s wall, 78.437500s user + 14.984375s system = 93.421875s CPU (185.5%)

RUN-1004 : used memory is 584 MB, reserved memory is 572 MB, peak memory is 708 MB
RUN-1002 : start command "export_db SDRV4_0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_place.db" in  2.219888s wall, 3.687500s user + 0.125000s system = 3.812500s CPU (171.7%)

RUN-1004 : used memory is 602 MB, reserved memory is 597 MB, peak memory is 708 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1002 : start command "set_param route effort high"
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |    high    |      medium      |   *    
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6142 instances
RUN-1001 : 2998 mslices, 2998 lslices, 79 pads, 14 brams, 29 dsps
RUN-1001 : There are total 14648 nets
RUN-1001 : 7593 nets have 2 pins
RUN-1001 : 5198 nets have [3 - 5] pins
RUN-1001 : 1021 nets have [6 - 10] pins
RUN-1001 : 394 nets have [11 - 20] pins
RUN-1001 : 437 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63785, tnet num: 14339, tinst num: 6130, tnode num: 73902, tedge num: 109215.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.312000s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (100.0%)

RUN-1004 : used memory is 599 MB, reserved memory is 591 MB, peak memory is 708 MB
PHY-1001 : 2998 mslices, 2998 lslices, 79 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 14339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02128e+06, over cnt = 2844(8%), over = 5235, worst = 8
PHY-1002 : len = 1.04406e+06, over cnt = 1751(4%), over = 2687, worst = 8
PHY-1002 : len = 1.06576e+06, over cnt = 647(1%), over = 1002, worst = 8
PHY-1002 : len = 1.08301e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 1.08311e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.141989s wall, 3.453125s user + 0.140625s system = 3.593750s CPU (167.8%)

PHY-1001 : Congestion index: top1 = 68.28, top5 = 60.21, top10 = 56.01, top15 = 53.24.
PHY-1001 : End global routing;  2.444304s wall, 3.718750s user + 0.171875s system = 3.890625s CPU (159.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 693, reserve = 692, peak = 708.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net CW_clk will be merged with clock PLL/clk0_buf
PHY-1001 : net QN8027_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_in_dup_1 will be routed on clock mesh
PHY-1001 : clock net rgmii_rxc_syn_4 will be merged with clock rgmii_rxc_dup_1
PHY-1001 : clock net APBTube/ClkDiv/div_clk_syn_6 will be merged with clock APBTube/ClkDiv/div_clk
PHY-1001 : clock net APB_Keyboard/KeyToCol/rowcnt[1]_syn_10 will be merged with clock APB_Keyboard/KeyToCol/rowcnt[1]
PHY-1001 : clock net APB_Keyboard/KeyToCol/sa_clk_syn_6 will be merged with clock APB_Keyboard/KeyToCol/sa_clk
PHY-1001 : net differentiator/clk will be routed on clock mesh
PHY-1001 : clock net differentiator/filter/CLK_syn_10 will be merged with clock differentiator/filter/CLK
PHY-1001 : clock net i2c/DUT_FIFO_TX/w_counter_n_syn_2 will be merged with clock i2c/DUT_FIFO_TX/w_counter_n
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : clock net u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2 will be merged with clock u_spi_master/u_spictrl/u_clkgen/spi_clk
PHY-1001 : Current memory(MB): used = 955, reserve = 954, peak = 955.
PHY-1001 : End build detailed router design. 3.946416s wall, 3.843750s user + 0.109375s system = 3.953125s CPU (100.2%)

PHY-1001 : Detail Route in high effort ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 143376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.083413s wall, 3.984375s user + 0.093750s system = 4.078125s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 990, reserve = 991, peak = 990.
PHY-1001 : End phase 1; 4.089962s wall, 3.984375s user + 0.093750s system = 4.078125s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 7431 net; 35.631790s wall, 34.828125s user + 0.656250s system = 35.484375s CPU (99.6%)

PHY-1022 : len = 1.98167e+06, over cnt = 642(0%), over = 642, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 1004, reserve = 1004, peak = 1004.
PHY-1001 : End initial routed; 54.625987s wall, 73.781250s user + 1.718750s system = 75.500000s CPU (138.2%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 3406/13432(25%) critical/total net(s).
RUN-1001 : ----------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |   TNS(ns)   |  FEP  
RUN-1001 : ----------------------------------------
RUN-1001 :   Setup  |  -43.072  |  -1887.546  |  737  
RUN-1001 :   Hold   |  -3.069   |   -18.980   |   7   
RUN-1001 : ----------------------------------------
PHY-1001 : End update timing; 2.603337s wall, 2.562500s user + 0.046875s system = 2.609375s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 1006, reserve = 1008, peak = 1009.
PHY-1001 : End phase 2; 57.229393s wall, 76.343750s user + 1.765625s system = 78.109375s CPU (136.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
TMR-6004 CRITICAL-WARNING: Update detail net delay: Net u_logic/Glphu6_syn_1437 (10537) is not fully routed (2), use basic model instead.
PHY-1001 : Processed 1649 nets with SWNS -42.033ns STNS -1289.096ns FEP 560.
PHY-1001 : End OPT Iter 1; 0.874429s wall, 4.859375s user + 0.031250s system = 4.890625s CPU (559.3%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 967 nets with SWNS -40.090ns STNS -785.592ns FEP 463.
PHY-1001 : End OPT Iter 2; 2.160371s wall, 5.796875s user + 0.109375s system = 5.906250s CPU (273.4%)

PHY-1001 : ===== OPT Iter 3 =====
PHY-1001 : Processed 91 pins with SWNS -37.951ns STNS -762.176ns FEP 463.
PHY-1001 : End OPT Iter 3; 0.513277s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (100.5%)

PHY-1022 : len = 2.00753e+06, over cnt = 3338(0%), over = 3378, worst = 2, crit = 1
PHY-1001 : End optimize timing; 3.763383s wall, 11.375000s user + 0.156250s system = 11.531250s CPU (306.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.97642e+06, over cnt = 425(0%), over = 426, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 9.035907s wall, 11.359375s user + 0.250000s system = 11.609375s CPU (128.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97679e+06, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 4.401335s wall, 4.546875s user + 0.062500s system = 4.609375s CPU (104.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.97726e+06, over cnt = 14(0%), over = 14, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 2.266441s wall, 2.203125s user + 0.062500s system = 2.265625s CPU (100.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.97761e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 2.560753s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (99.5%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.97762e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 3.352170s wall, 3.312500s user + 0.031250s system = 3.343750s CPU (99.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.9775e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 4.219169s wall, 4.031250s user + 0.187500s system = 4.218750s CPU (100.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.97771e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 3.683149s wall, 3.640625s user + 0.000000s system = 3.640625s CPU (98.8%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.9777e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 7.186285s wall, 6.968750s user + 0.140625s system = 7.109375s CPU (98.9%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 1.97765e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 6.494609s wall, 6.406250s user + 0.093750s system = 6.500000s CPU (100.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1022 : len = 1.97762e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 6.462369s wall, 6.343750s user + 0.093750s system = 6.437500s CPU (99.6%)

PHY-1001 : ===== DR Iter 11 =====
PHY-1022 : len = 1.97775e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 4.380199s wall, 4.296875s user + 0.078125s system = 4.375000s CPU (99.9%)

PHY-1001 : ===== DR Iter 12 =====
PHY-1022 : len = 1.97768e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 3.109551s wall, 3.015625s user + 0.093750s system = 3.109375s CPU (100.0%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.97791e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 2.888516s wall, 2.843750s user + 0.031250s system = 2.875000s CPU (99.5%)

PHY-1001 : ===== DR Iter 14 =====
PHY-1022 : len = 1.97784e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 14; 2.811831s wall, 2.765625s user + 0.046875s system = 2.812500s CPU (100.0%)

PHY-1001 : ===== DR Iter 15 =====
PHY-1022 : len = 1.97789e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 15; 0.164886s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (94.8%)

PHY-1001 : ==== DR Iter 16 ====
PHY-1022 : len = 1.97783e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 16; 0.168270s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (102.1%)

PHY-1001 : ==== DR Iter 17 ====
PHY-1022 : len = 1.97789e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 17; 0.175289s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.1%)

PHY-1001 : ==== DR Iter 18 ====
PHY-1022 : len = 1.97797e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 18; 0.204147s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (99.5%)

PHY-1001 : ==== DR Iter 19 ====
PHY-1022 : len = 1.97808e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 19; 0.286618s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (98.1%)

PHY-1001 : ===== DR Iter 20 =====
PHY-1022 : len = 1.97808e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 20; 0.163182s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.3%)

PHY-1001 : ==== DR Iter 21 ====
PHY-1022 : len = 1.97802e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 21; 0.178831s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.1%)

PHY-1001 : ==== DR Iter 22 ====
PHY-1022 : len = 1.97787e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 22; 0.192772s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (129.7%)

PHY-1001 : ==== DR Iter 23 ====
PHY-1022 : len = 1.97808e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 23; 0.244837s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (102.1%)

PHY-1001 : ==== DR Iter 24 ====
PHY-1022 : len = 1.97819e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 24; 0.266625s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (99.6%)

PHY-1001 : ==== DR Iter 25 ====
PHY-1022 : len = 1.97787e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 25; 0.257034s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.3%)

PHY-1001 : ===== DR Iter 26 =====
PHY-1022 : len = 1.97793e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 26; 0.143316s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (141.7%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2592/13432(19%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.811  |  -952.704  |  598  
RUN-1001 :   Hold   |  -3.069   |  -18.980   |   7   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.628025s wall, 2.562500s user + 0.062500s system = 2.625000s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 1156 feed throughs used by 833 nets
PHY-1001 : End commit to database; 2.015603s wall, 1.906250s user + 0.093750s system = 2.000000s CPU (99.2%)

PHY-1001 : Current memory(MB): used = 1108, reserve = 1115, peak = 1108.
PHY-1001 : End phase 3; 74.022688s wall, 82.859375s user + 1.656250s system = 84.515625s CPU (114.2%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 1300 nets with SWNS -38.335ns STNS -701.602ns FEP 424.
PHY-1001 : End OPT Iter 1; 0.969908s wall, 5.421875s user + 0.078125s system = 5.500000s CPU (567.1%)

PHY-1001 : ===== OPT Iter 2 =====
PHY-1001 : Processed 45 pins with SWNS -38.006ns STNS -697.983ns FEP 424.
PHY-1001 : End OPT Iter 2; 0.342349s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.4%)

PHY-1022 : len = 1.98012e+06, over cnt = 613(0%), over = 614, worst = 2, crit = 12
PHY-1001 : End optimize timing; 1.501459s wall, 5.968750s user + 0.078125s system = 6.046875s CPU (402.7%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-38.006ns, -697.983ns, 424}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.97582e+06, over cnt = 152(0%), over = 152, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.551626s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (110.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97687e+06, over cnt = 13(0%), over = 13, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.914613s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (100.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.97713e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.541293s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (101.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.97717e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.520462s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (99.1%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.97722e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.527526s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (100.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.97734e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.481938s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (94.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.97726e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.462873s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (97.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.97726e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.799157s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (99.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1022 : len = 1.97732e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.184687s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (101.5%)

PHY-1001 : Update timing.....
TMR-6513 WARNING: No path found for constraint(s): 
	set_false_path -from [ get_clocks {adc_clkl} ] -to [ get_clocks {clk} ].
PHY-1001 : 2485/13432(18%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -38.418  |  -745.532  |  470  
RUN-1001 :   Hold   |  -3.069   |  -18.980   |   7   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 2.790008s wall, 2.609375s user + 0.156250s system = 2.765625s CPU (99.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 1291 feed throughs used by 933 nets
PHY-1001 : End commit to database; 2.082872s wall, 1.968750s user + 0.109375s system = 2.078125s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 1121, reserve = 1127, peak = 1121.
PHY-1001 : End phase 4; 12.442859s wall, 16.625000s user + 0.453125s system = 17.078125s CPU (137.3%)

PHY-1003 : Routed, final wirelength = 1.97732e+06
PHY-1001 : Current memory(MB): used = 1125, reserve = 1130, peak = 1125.
PHY-1001 : End export database. 0.056810s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (110.0%)

PHY-1001 : End detail routing;  152.206340s wall, 184.125000s user + 4.078125s system = 188.203125s CPU (123.6%)

RUN-1003 : finish command "route" in  156.902633s wall, 189.968750s user + 4.375000s system = 194.343750s CPU (123.9%)

RUN-1004 : used memory is 991 MB, reserved memory is 991 MB, peak memory is 1125 MB
RUN-1002 : start command "report_area -io_info -file SDRV4_0_phy.area"
RUN-1001 : standard
***Report Model: SDR_Pad Device: EG4S20BG256***

IO Statistics
#IO                        79
  #input                   19
  #output                  57
  #inout                    3

Utilization Statistics
#lut                    11390   out of  19600   58.11%
#reg                     3756   out of  19600   19.16%
#le                     11644
  #lut only              7888   out of  11644   67.74%
  #reg only               254   out of  11644    2.18%
  #lut&reg               3502   out of  11644   30.08%
#dsp                       29   out of     29  100.00%
#bram                       6   out of     64    9.38%
  #bram9k                   4
  #fifo9k                   2
#bram32k                    8   out of     16   50.00%
#adc                        1   out of      1  100.00%
#pad                       79   out of    186   42.47%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                   Type               DriverType         Driver                                                  Fanout
#1        u_logic/SCLK                               GCLK               pll                PLL/pll_inst.clkc3                                      2331
#2        differentiator/filter/CLK                  GCLK               lslice             differentiator/filter_clk_r_reg_syn_10.q0               289
#3        SWCLK_dup_1                                GCLK               io                 SWCLK_syn_2.di                                          78
#4        rgmii_rxc_dup_1                            GCLK               io                 rgmii_rxc_syn_2.di                                      78
#5        differentiator/clk                         GCLK               pll                PLL/pll_inst.clkc1                                      17
#6        APB_Keyboard/KeyToCol/rowcnt[1]            GCLK               mslice             APB_Keyboard/KeyToCol/reg7_syn_14.q0                    16
#7        APB_Keyboard/KeyToCol/sa_clk               GCLK               mslice             APB_Keyboard/KeyToCol/sa_clk_reg_syn_9.q1               6
#8        u_spi_master/u_spictrl/u_clkgen/spi_clk    GCLK               lslice             u_spi_master/u_spictrl/u_clkgen/running_reg_syn_5.q0    4
#9        i2c/DUT_FIFO_TX/w_counter_n                GCLK               lslice             i2c/DUT_FIFO_TX/reg0_syn_77.f1                          3
#10       APBTube/ClkDiv/div_clk                     GCLK               lslice             APBTube/ClkDiv/div_clk_reg_syn_9.q0                     1
#11       clk_in_dup_1                               GeneralRouting     io                 clk_in_syn_2.di                                         1
#12       PLL/clk0_buf                               GCLK               pll                PLL/pll_inst.clkc0                                      0
#13       QN8027_clk_dup_1                           GCLK               pll                PLL/pll_inst.clkc2                                      0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     BGM_sw         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RXD           INPUT        F13        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK          INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
     clk_in         INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
     col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
     col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
     col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
     col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
      engg          INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
     mic_in         INPUT        P11        LVCMOS33          N/A          PULLUP      NONE    
   out_switch       INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
   pwm_start        INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
   rgmii_rxc        INPUT         K6        LVCMOS33          N/A          PULLUP      NONE    
       A           OUTPUT         A4        LVCMOS33           8            NONE       NONE    
    Audio_Lo       OUTPUT         P8        LVCMOS33           8            NONE       NONE    
       B           OUTPUT         A6        LVCMOS33           8            NONE       NONE    
       C           OUTPUT         B8        LVCMOS33           8            NONE       NONE    
       D           OUTPUT         E8        LVCMOS33           8            NONE       NONE    
     DIG[3]        OUTPUT         A3        LVCMOS33           8            NONE       NONE    
     DIG[2]        OUTPUT         A5        LVCMOS33           8            NONE       NONE    
     DIG[1]        OUTPUT         B6        LVCMOS33           8            NONE       NONE    
     DIG[0]        OUTPUT         C9        LVCMOS33           8            NONE       NONE    
       DP          OUTPUT         C8        LVCMOS33           8            NONE       NONE    
       E           OUTPUT         A7        LVCMOS33           8            NONE       NONE    
       F           OUTPUT         B5        LVCMOS33           8            NONE       NONE    
       G           OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   LCD_BL_CTR      OUTPUT         F5        LVCMOS33           8            NONE       NONE    
     LCD_CS        OUTPUT         C7        LVCMOS33           8            NONE       NONE    
  LCD_DATA[15]     OUTPUT         E3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[14]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[13]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[12]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[11]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[10]     OUTPUT         C3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[9]      OUTPUT         B1        LVCMOS33           8            NONE       NONE    
  LCD_DATA[8]      OUTPUT         A2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[7]      OUTPUT         B2        LVCMOS33           8            NONE       NONE    
  LCD_DATA[6]      OUTPUT         F6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[5]      OUTPUT         B3        LVCMOS33           8            NONE       NONE    
  LCD_DATA[4]      OUTPUT         D5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[3]      OUTPUT         C4        LVCMOS33           8            NONE       NONE    
  LCD_DATA[2]      OUTPUT         E6        LVCMOS33           8            NONE       NONE    
  LCD_DATA[1]      OUTPUT         C5        LVCMOS33           8            NONE       NONE    
  LCD_DATA[0]      OUTPUT         C6        LVCMOS33           8            NONE       NONE    
     LCD_RD        OUTPUT         E7        LVCMOS33           8            NONE       NONE    
     LCD_RS        OUTPUT         D8        LVCMOS33           8            NONE       NONE    
    LCD_RST        OUTPUT         D6        LVCMOS33           8            NONE       NONE    
     LCD_WR        OUTPUT         F7        LVCMOS33           8            NONE       NONE    
   MSI001_clk      OUTPUT        R15        LVCMOS33           8            NONE       NONE    
    PWM_out        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
   QN8027_clk      OUTPUT        T15        LVCMOS33           8            NONE       NONE    
    SPI_CLK        OUTPUT         M9        LVCMOS33           8            NONE       NONE    
    SPI_CS_0       OUTPUT         P9        LVCMOS33           8            NONE       NONE    
   SPI_SDO_0       OUTPUT         N9        LVCMOS33           8            NONE       NONE    
      TXD          OUTPUT        F15        LVCMOS33           8            NONE       NONE    
  empty_flag1      OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  empty_flag2      OUTPUT        B16        LVCMOS33           8            NONE       NONE    
   full_flag1      OUTPUT        B15        LVCMOS33           8            NONE       NONE    
   full_flag2      OUTPUT        C15        LVCMOS33           8            NONE       NONE    
  rgmii_td[3]      OUTPUT         G5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[2]      OUTPUT         H4        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[1]      OUTPUT         G6        LVCMOS33           8            NONE      ODDRX1   
  rgmii_td[0]      OUTPUT         H5        LVCMOS33           8            NONE      ODDRX1   
  rgmii_tx_ctl     OUTPUT         G3        LVCMOS33           8            NONE      ODDRX1   
   rgmii_txc       OUTPUT         H3        LVCMOS33           8            NONE      ODDRX1   
     row[3]        OUTPUT         D9        LVCMOS33           8            NONE       NONE    
     row[2]        OUTPUT         F9        LVCMOS33           8            NONE       NONE    
     row[1]        OUTPUT        C10        LVCMOS33           8            NONE       NONE    
     row[0]        OUTPUT        E10        LVCMOS33           8            NONE       NONE    
  speaker_out      OUTPUT         N8        LVCMOS33           8            NONE       NONE    
      SCL           INOUT         P7        LVCMOS33           8           PULLUP      NONE    
      SDA           INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO          INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------+
|Instance                                |Module                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------+
|top                                     |SDR_Pad                         |11644  |10394   |996     |3762    |14      |29      |
|  ADC                                   |ADC                             |0      |0       |0       |0       |0       |0       |
|  AHB_FIFO_Interface                    |AHB_FIFO_Interface              |6      |6       |0       |2       |0       |0       |
|  APBTube                               |APBTube                         |82     |66      |10      |54      |0       |0       |
|    ClkDiv                              |ClkDiv                          |29     |19      |10      |10      |0       |0       |
|    DigSel                              |DigSel                          |2      |2       |0       |2       |0       |0       |
|    SSeg                                |SSeg                            |12     |12      |0       |3       |0       |0       |
|  APB_Keyboard                          |APB_Keyboard                    |113    |93      |15      |68      |0       |0       |
|    KeyToCol                            |KeyToCol                        |93     |73      |15      |49      |0       |0       |
|  Buzzer                                |Buzzer                          |612    |551     |44      |292     |0       |0       |
|    APB_BDMAC                           |APB_BDMAC                       |65     |65      |0       |45      |0       |0       |
|    AddrCnt_BGM                         |AddrCnt                         |61     |53      |8       |32      |0       |0       |
|    AddrCnt_Sound                       |AddrCnt                         |62     |54      |8       |29      |0       |0       |
|    BDMA_BGM                            |BDMA                            |31     |31      |0       |27      |0       |0       |
|    BDMA_Sound                          |BDMA                            |36     |36      |0       |31      |0       |0       |
|    BeatCnt_BGM                         |BeatCnt                         |69     |58      |8       |30      |0       |0       |
|    BeatCnt_Sound                       |BeatCnt                         |54     |41      |8       |27      |0       |0       |
|    BuzzerCtr_BGM                       |BuzzerCtr                       |10     |10      |0       |4       |0       |0       |
|    BuzzerCtr_Sound                     |BuzzerCtr                       |6      |6       |0       |1       |0       |0       |
|    TunePWM_BGM                         |TunePWM                         |96     |90      |6       |22      |0       |0       |
|    TunePWM_Sound                       |TunePWM                         |99     |93      |6       |22      |0       |0       |
|  Interface_9341                        |Interface_9341                  |6      |6       |0       |3       |0       |0       |
|  Interface_9341_FIFO                   |FIFO_synq                       |135    |129     |6       |32      |0       |0       |
|  PLL                                   |PLL                             |0      |0       |0       |0       |0       |0       |
|  PTFIFO                                |FIFO_synq                       |114    |106     |8       |12      |0       |0       |
|  Printer                               |Printer                         |342    |307     |26      |146     |0       |0       |
|    LCD_ini                             |LCD_ini                         |76     |58      |9       |23      |0       |0       |
|      Block_ROM_init_data               |Block_ROM_init_data             |32     |32      |0       |0       |0       |0       |
|      Block_ROM_init_sign               |Block_ROM_init_sign             |4      |4       |0       |0       |0       |0       |
|    Printer_ctr                         |Printer_ctr                     |66     |66      |0       |39      |0       |0       |
|  RAMCODE_Interface                     |AHBlite_Block_RAM               |78     |78      |0       |32      |0       |0       |
|  RAMDATA_Interface                     |AHBlite_Block_RAM               |43     |43      |0       |15      |0       |0       |
|  RAM_CODE                              |Block_RAM                       |3      |3       |0       |1       |8       |0       |
|  RAM_DATA                              |Block_RAM                       |5      |5       |0       |2       |4       |0       |
|  RSSI_reader                           |RSSI_reader                     |21     |17      |4       |10      |0       |0       |
|  RealTankSoCBusMtx                     |RealTankSoCBusMtx               |180    |179     |0       |90      |0       |0       |
|    u_RealTankSoCBusIn_0                |RealTankSoCBusIn                |30     |30      |0       |19      |0       |0       |
|    u_RealTankSoCBusIn_1                |RealTankSoCBusIn                |16     |16      |0       |14      |0       |0       |
|    u_RealTankSoCBusIn_2                |RealTankSoCBusIn                |16     |16      |0       |16      |0       |0       |
|    u_RealTankSoCBusIn_3                |RealTankSoCBusIn                |13     |12      |0       |13      |0       |0       |
|    u_realtanksocbusdecs0               |RealTankSoCBusDecS0             |12     |12      |0       |4       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |8      |8       |0       |2       |0       |0       |
|    u_realtanksocbusdecs1               |RealTankSoCBusDecS1             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusdecs2               |RealTankSoCBusDecS2             |2      |2       |0       |2       |0       |0       |
|      u_RealTankSoCBusMtx_default_slave |RealTankSoCBusMtx_default_slave |2      |2       |0       |2       |0       |0       |
|    u_realtanksocbusoutm0_0             |RealTankSoCBusOutM0             |55     |55      |0       |16      |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM0             |55     |55      |0       |16      |0       |0       |
|    u_realtanksocbusoutm1_1             |RealTankSoCBusOutM1             |4      |4       |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM1             |4      |4       |0       |1       |0       |0       |
|    u_realtanksocbusoutm2_2             |RealTankSoCBusOutM2             |10     |10      |0       |1       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM2             |6      |6       |0       |0       |0       |0       |
|    u_realtanksocbusoutm3_3             |RealTankSoCBusOutM3             |20     |20      |0       |2       |0       |0       |
|      u_output_arb                      |RealTankSoCBusArbM3             |18     |18      |0       |1       |0       |0       |
|  SNR_reader                            |SNR_reader                      |96     |74      |22      |9       |0       |0       |
|  Timer                                 |Timer                           |43     |33      |10      |24      |0       |0       |
|  UART                                  |cmsdk_apb_uart                  |193    |181     |12      |98      |0       |0       |
|  ahb_to_apb                            |cmsdk_ahb_to_apb                |92     |92      |0       |16      |0       |0       |
|  differentiator                        |differentiator                  |1272   |575     |487     |471     |0       |26      |
|    filter                              |filter                          |1111   |486     |415     |454     |0       |24      |
|  ethernet                              |ethernet                        |311    |275     |36      |80      |2       |0       |
|    Ethernet_TX_Inst                    |Ethernet_TX                     |301    |265     |36      |70      |0       |0       |
|    Gmii_to_Rgmii                       |Gmii_to_Rgmii                   |8      |8       |0       |8       |0       |0       |
|    counter_test                        |counter_test                    |2      |2       |0       |2       |0       |0       |
|    fifo1                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|    fifo2                               |fifo8in                         |0      |0       |0       |0       |1       |0       |
|  i2c                                   |i2c                             |427    |335     |92      |92      |0       |0       |
|    DUT_APB                             |apb                             |26     |26      |0       |21      |0       |0       |
|    DUT_FIFO_TX                         |i2c_fifo                        |62     |62      |0       |16      |0       |0       |
|    DUT_I2C_INTERNAL_RX_TX              |module_i2c                      |339    |247     |92      |55      |0       |0       |
|  pwm_dac                               |pwm                             |486    |354     |132     |48      |0       |0       |
|  u_RSSI_APB                            |RSSI_APB_interface              |2      |2       |0       |1       |0       |0       |
|  u_SNR_APB                             |SNR_APB_interface               |4      |4       |0       |1       |0       |0       |
|  u_logic                               |cortexm0ds_logic                |5917   |5857    |59      |1583    |0       |3       |
|  u_spi_master                          |apb_spi_master                  |1023   |987     |33      |557     |0       |0       |
|    u_axiregs                           |spi_master_apb_if               |119    |119     |0       |112     |0       |0       |
|    u_rxfifo                            |spi_master_fifo                 |15     |15      |0       |7       |0       |0       |
|    u_spictrl                           |spi_master_controller           |599    |566     |33      |192     |0       |0       |
|      u_clkgen                          |spi_master_clkgen               |79     |74      |5       |25      |0       |0       |
|      u_rxreg                           |spi_master_rx                   |62     |48      |14      |27      |0       |0       |
|      u_txreg                           |spi_master_tx                   |430    |416     |14      |134     |0       |0       |
|    u_txfifo                            |spi_master_fifo                 |290    |287     |0       |246     |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       7506  
    #2          2       3064  
    #3          3       1413  
    #4          4       718   
    #5        5-10      1093  
    #6        11-50     732   
    #7       51-100      22   
    #8       101-500     1    
  Average     3.23            

RUN-1002 : start command "export_db SDRV4_0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db SDRV4_0_pr.db" in  2.780386s wall, 4.593750s user + 0.187500s system = 4.781250s CPU (172.0%)

RUN-1004 : used memory is 992 MB, reserved memory is 994 MB, peak memory is 1125 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model SDR_Pad.
TMR-2506 : Build timing graph completely. Port num: 49, tpin num: 63785, tnet num: 14339, tinst num: 6130, tnode num: 73902, tedge num: 109215.
TMR-2508 : Levelizing timing graph completed, there are 295 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.398681s wall, 1.265625s user + 0.109375s system = 1.375000s CPU (98.3%)

RUN-1004 : used memory is 997 MB, reserved memory is 998 MB, peak memory is 1125 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 14339 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-6513 Similar messages will be suppressed.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 13 (9 unconstrainted).
TMR-5009 WARNING: No clock constraint on 9 clock net(s): 
	APBTube/ClkDiv/div_clk_syn_6
	APB_Keyboard/KeyToCol/rowcnt[1]_syn_10
	APB_Keyboard/KeyToCol/sa_clk_syn_6
	CW_clk
	QN8027_clk_dup_1
	SWCLK_syn_4
	clk_in_dup_1
	i2c/DUT_FIFO_TX/w_counter_n_syn_2
	u_spi_master/u_spictrl/u_clkgen/spi_clk_syn_2
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SDRV4_0_phy.timing, timing summary in SDRV4_0_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -rpt_autogen true -file SDRV4_0_phy.timing" in  1.071345s wall, 1.015625s user + 0.031250s system = 1.046875s CPU (97.7%)

RUN-1004 : used memory is 1021 MB, reserved memory is 1023 MB, peak memory is 1125 MB
RUN-1002 : start command "export_bid SDRV4_0_inst.bid"
RUN-1002 : start command "bitgen -bit SDRV4_0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6130
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 14648, pip num: 161984
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 1291
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3166 valid insts, and 443146 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100011010000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file SDRV4_0.bit.
RUN-1003 : finish command "bitgen -bit SDRV4_0.bit" in  12.088539s wall, 153.031250s user + 3.062500s system = 156.093750s CPU (1291.3%)

RUN-1004 : used memory is 1198 MB, reserved memory is 1198 MB, peak memory is 1314 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20220702_152847.log"
