[
  {
    "author": [
      {
        "family": "Abramovici",
        "given": "M.M."
      },
      {
        "family": "Breuer",
        "given": "A."
      },
      {
        "family": "Friedman",
        "given": "A."
      }
    ],
    "citation-number": [
      "1"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "Wiley-IEEE Press"
    ],
    "title": [
      "Digital Systems Testing and Testable Design"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Agaian",
        "given": "S."
      },
      {
        "family": "Astola",
        "given": "J.T."
      },
      {
        "family": "Egiazarian",
        "given": "K."
      }
    ],
    "citation-number": [
      "2"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "Marcel Dekker"
    ],
    "title": [
      "Binary Polynomial Transforms and Nonlinear Digital Filtering",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Ahmed",
        "given": "E."
      },
      {
        "family": "Rose",
        "given": "J."
      }
    ],
    "citation-number": [
      "3"
    ],
    "container-title": [
      "IEEE Trans. on Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "288–298"
    ],
    "title": [
      "The effect of LUT and cluster size on deep-submicron FPGA performance and density”"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Aizenberg",
        "given": "N.N."
      },
      {
        "family": "Trofimljuk",
        "given": "O.T."
      },
      {
        "given": "K."
      }
    ],
    "citation-number": [
      "4"
    ],
    "container-title": [
      "Kibernetika"
    ],
    "date": [
      "1981"
    ],
    "issue": [
      "5"
    ],
    "note": [
      "in Russian. ”"
    ],
    "title": [
      "Conjunctive transforms for discrete signals and their applications of tests and the detection of monotone functions”"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Akers",
        "given": "S.B."
      }
    ],
    "citation-number": [
      "5"
    ],
    "container-title": [
      "J. Soc. Ind. Appl. Math"
    ],
    "date": [
      "1959"
    ],
    "issue": [
      "4"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "487–498"
    ],
    "title": [
      "On a theory of Boolean functions”"
    ],
    "type": "article-journal",
    "volume": [
      "7"
    ]
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "6"
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. Computer-Aided Design"
    ],
    "date": [
      "November 5-9, 1989"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "216–219"
    ],
    "title": [
      "Optimum and heuristic algorithms for finite state machine decomposition and partitioning”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "7"
    ],
    "container-title": [
      "Proc. 27th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "June 24-28, 1990"
    ],
    "location": [
      "Orlando, FL, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "601–606"
    ],
    "title": [
      "A unified approach to the decomposition and redecomposition of sequential machines”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "8"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "296–310"
    ],
    "title": [
      "Optimum and heuristic algorithms for an approach to finite state machine decomposition”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Ashar",
        "given": "P."
      },
      {
        "family": "Devadas",
        "given": "S."
      },
      {
        "family": "Newton",
        "given": "A.R."
      }
    ],
    "citation-number": [
      "9"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Aca demic Publishers"
    ],
    "title": [
      "Sequential Logic Synthesis",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bae",
        "given": "J."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "10"
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integrated (VLSI) Systems"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "697–706"
    ],
    "title": [
      "Synthesis of area-efficient and high-throughout rate data format converters”"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "citation-number": [
      "326"
    ],
    "container-title": [
      "FUNDAMENTALS OF SWITCHING THEORY AND LOGIC DESIGN ”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Bae",
        "given": "J."
      },
      {
        "family": "Prasanna",
        "given": "V.K."
      }
    ],
    "citation-number": [
      "11"
    ],
    "container-title": [
      "Proc. IEEE Int. Conf. on Application Specific Array Processor"
    ],
    "date": [
      "August 22-24, 1994"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "283–294"
    ],
    "title": [
      "Synthesis of a class of data format converters with specific delays”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Beauchamp",
        "given": "K.G."
      }
    ],
    "citation-number": [
      "12"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Bristol, UK"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Applications of Walsh and Related Functions with an Introduction to Sequency Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bollig",
        "given": "B."
      },
      {
        "family": "Wegener",
        "given": "I."
      }
    ],
    "citation-number": [
      "13"
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "993–1002"
    ],
    "title": [
      "Improving the variable ordering of OBDDs is NP-complete"
    ],
    "type": "article-journal",
    "volume": [
      "45"
    ]
  },
  {
    "author": [
      {
        "family": "Bolton",
        "given": "M."
      }
    ],
    "citation-number": [
      "14"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Wokingham, England"
    ],
    "publisher": [
      "Addison-Wesley"
    ],
    "title": [
      "Digital System Design with Programmable Logic"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Boole",
        "given": "G."
      }
    ],
    "citation-number": [
      "15"
    ],
    "date": [
      "1954"
    ],
    "edition": [
      "Reprint"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "by Dover Publications, Inc"
    ],
    "title": [
      "An Investigation of the Laws of Thought, 1854",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      }
    ],
    "citation-number": [
      "16"
    ],
    "container-title": [
      "Logic Synthesis and Verification"
    ],
    "date": [
      "2002"
    ],
    "editor": [
      {
        "family": "Hassoun",
        "given": "S."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "pages": [
      "403–434"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "The future of logic synthesis and verification”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "McMullen",
        "given": "C.T."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L.M."
      }
    ],
    "citation-number": [
      "17"
    ],
    "date": [
      "1984"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Minimization Algorithms for VLSI Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Brown",
        "given": "S.D."
      },
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranecis",
        "given": "Z.G."
      }
    ],
    "citation-number": [
      "18"
    ],
    "date": [
      "1992"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Field Programmabel Gate Arrays"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "19"
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "667–691"
    ],
    "title": [
      "Graph-based algorithms for Boolean functions manipulation"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Bryant",
        "given": "R.E."
      },
      {
        "family": "Chen",
        "given": "Y.-A."
      }
    ],
    "citation-number": [
      "20"
    ],
    "container-title": [
      "May"
    ],
    "date": [
      "1994"
    ],
    "genre": [
      "Tech. Rept. CMU-CS-94-160."
    ],
    "title": [
      "Verification of arithmetic functions with binary moment diagrams"
    ],
    "type": "article-journal",
    "volume": [
      "31"
    ]
  },
  {
    "citation-number": [
      "21"
    ],
    "date": [
      "1997-12"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "title": [
      "BuildGates User Guide Release 2.0, Ambit Design Systems",
      ""
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Burgun",
        "given": "L."
      },
      {
        "family": "Dictus",
        "given": "N."
      },
      {
        "family": "Prado Lopes",
        "given": "E."
      },
      {
        "family": "Sarwary",
        "given": "C."
      }
    ],
    "citation-number": [
      "22"
    ],
    "container-title": [
      "Proc. 20th EUROMICRO Conference System Architecture and Integration"
    ],
    "date": [
      "September 5-8, 1994"
    ],
    "location": [
      "Liverpool, England"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "660–668"
    ],
    "title": [
      "A unified approach for FSM synthesis on FPGA architectures”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Butler",
        "given": "J.T."
      },
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Matsuura",
        "given": "M."
      }
    ],
    "citation-number": [
      "23"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "2005"
    ],
    "issue": [
      "9"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "1041–1053"
    ],
    "title": [
      "Average path length of binary decision diagrams”"
    ],
    "type": "article-journal",
    "volume": [
      "54"
    ]
  },
  {
    "author": [
      {
        "family": "Chattopadhyay",
        "given": "S."
      },
      {
        "family": "Reddy",
        "given": "P.N."
      }
    ],
    "citation-number": [
      "24"
    ],
    "container-title": [
      "IEE Proc. Computers and Digital Techniques"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "61–70"
    ],
    "title": [
      "Finite state machine state assignment targeting low power consumption”"
    ],
    "type": "article-journal",
    "volume": [
      "151"
    ]
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "D."
      },
      {
        "family": "Cong",
        "given": "J."
      }
    ],
    "citation-number": [
      "25"
    ],
    "container-title": [
      "Proc. Int. Conf. Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "January 27-30, 2004"
    ],
    "location": [
      "Yokohama, Japan"
    ],
    "pages": [
      "68–73"
    ],
    "title": [
      "Register binding and port assignment for multiplexer optimization”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Chen",
        "given": "Y.A."
      },
      {
        "family": "Bryant",
        "given": "R.E."
      }
    ],
    "citation-number": [
      "26"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      ", 12"
    ],
    "pages": [
      "1443–1445"
    ],
    "title": [
      "An efficient graph representation for arithmetic circuit verification"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Clarke",
        "given": "E.M."
      },
      {
        "family": "McMillan",
        "given": "K.L."
      },
      {
        "family": "Zhao",
        "given": "X."
      },
      {
        "family": "Fujita",
        "given": "M."
      }
    ],
    "citation-number": [
      "27"
    ],
    "container-title": [
      "Proc. IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansion in Circuit Design, 16-17.9.1993"
    ],
    "editor": [
      {
        "family": "Kebschull",
        "given": "U."
      },
      {
        "family": "Schubert",
        "given": "E."
      },
      {
        "family": "Rosenstiel",
        "given": "W."
      }
    ],
    "location": [
      "Hamburg, Germany"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "86–90"
    ],
    "title": [
      "Spectral transforms for extremely large Boolean functions"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cong",
        "given": "J."
      },
      {
        "family": "Wu",
        "given": "Ch"
      }
    ],
    "citation-number": [
      "28"
    ],
    "container-title": [
      "Proc. Design Automation Conference"
    ],
    "date": [
      "June 15-19, 1998"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "330–335"
    ],
    "title": [
      "Optimal FPGA mapping and retiming with efficient initial state computation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Cooley",
        "given": "J.W."
      },
      {
        "family": "Tukey",
        "given": "J.W."
      }
    ],
    "citation-number": [
      "29"
    ],
    "container-title": [
      "Math. Computation"
    ],
    "date": [
      "1965"
    ],
    "pages": [
      "297–301,"
    ],
    "title": [
      "An algorithm for the machine calculation of complex Fourier series"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Davio",
        "given": "M."
      },
      {
        "family": "Deschamps",
        "given": "J.-P."
      },
      {
        "family": "Thayse",
        "given": "A."
      }
    ],
    "citation-number": [
      "30"
    ],
    "date": [
      "1983"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "Wiley"
    ],
    "title": [
      "Digital Systems with Algorithm Implementation",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Debnath",
        "given": "D."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "31"
    ],
    "container-title": [
      "IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansions in Circuit Design (Reed-Muller ’95"
    ],
    "date": [
      "Aug",
      "1995"
    ],
    "location": [
      "Makuhari, Japan"
    ],
    "pages": [
      "27–29,"
    ],
    "title": [
      "GRMIN: A heuristic minimization algorithm for generalized Reed-Muller expression”",
      ""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Debnath",
        "given": "D."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "32"
    ],
    "container-title": [
      "IEE Proc . Computers and Digital Techniques"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "No.6"
    ],
    "pages": [
      "376–384"
    ],
    "title": [
      "GRMIN2 - A heuristic simplification algorithm for generalized Reed-Muller expressions”"
    ],
    "type": "article-journal",
    "volume": [
      "143"
    ]
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "33"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "McGraw-Hill"
    ],
    "title": [
      "Synthesis and Optimization of Digital Circuits",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "34"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "151–167"
    ],
    "title": [
      "Multiple constrained folding of Programmable Logic Arrays, Theory and Applications"
    ],
    "type": "article-journal",
    "volume": [
      "2"
    ]
  },
  {
    "citation-number": [
      "35"
    ],
    "date": [
      "1998-02"
    ],
    "location": [
      "Synopsys, Mountain View, CA, USA"
    ],
    "title": [
      "DesigWare Components Quick Reference Guide, Verson 1998.02"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Drechsler",
        "given": "R."
      },
      {
        "family": "Becker",
        "given": "B."
      }
    ],
    "citation-number": [
      "36"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Binary Decision Diagrams, Theory and Implementation",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Drechsler",
        "given": "R."
      },
      {
        "family": "Hengster",
        "given": "H."
      },
      {
        "family": "Schafer",
        "given": "H."
      },
      {
        "family": "Hartmann",
        "given": "J."
      },
      {
        "family": "Becker",
        "given": "B."
      }
    ],
    "citation-number": [
      "37"
    ],
    "container-title": [
      "Journal of Elecrtronic Testing"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "219–225"
    ],
    "title": [
      "Testability of 2-level AND/EXOR circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "14"
    ]
  },
  {
    "author": [
      {
        "family": "Dubrova",
        "given": "E.V."
      },
      {
        "family": "Muzio",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "38"
    ],
    "container-title": [
      "Proc. 26th Int. Symp. on Multiple-Valued Logic"
    ],
    "date": [
      "January 19",
      "1996"
    ],
    "location": [
      "Santiago de Compostela, Spain"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "– 31,",
      "56–61"
    ],
    "title": [
      "Testability of generalized multiple-valued Reed-Muller circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Dubrova",
        "given": "E.V."
      },
      {
        "family": "Muzio",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "39"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1285–1289"
    ],
    "title": [
      "Easily testable multiple-valued logic circuits derived from Reed-Muller circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "49"
    ]
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "40"
    ],
    "container-title": [
      "IEE Proc. Comput. and Digit. Techn"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "137–142"
    ],
    "title": [
      "The generalized dyadic differentiator and its application to 2- valued functions defined on an n-space"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Edwards",
        "given": "C.R."
      }
    ],
    "citation-number": [
      "41"
    ],
    "container-title": [
      "Comput. and Elect. Engng"
    ],
    "date": [
      "1978"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "335–344"
    ],
    "title": [
      "The Gibbs dyadic differentiator and its relationship to the Boolean difference"
    ],
    "type": "article-journal",
    "volume": [
      "5"
    ]
  },
  {
    "author": [
      {
        "family": "Egan",
        "given": "J.R."
      },
      {
        "family": "Liu",
        "given": "C.L."
      }
    ],
    "citation-number": [
      "42"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1982"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "191–199"
    ],
    "title": [
      "Bipartite foldign and partitioning of a PLA”"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-3"
    ]
  },
  {
    "author": [
      {
        "family": "Ercolani",
        "given": "S."
      },
      {
        "family": "Micheli",
        "given": "G.",
        "particle": "De"
      }
    ],
    "citation-number": [
      "43"
    ],
    "container-title": [
      "Proc. 28th Design Automation Conf"
    ],
    "date": [
      "June 7-11, 1991"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "234–239"
    ],
    "title": [
      "Technology mapping for electrically programmable gate arrays”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Falkowski",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "44"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "8"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "860–864"
    ],
    "title": [
      "A note on the polynomial form of Boolean functions and related topics”"
    ],
    "type": "article-journal",
    "volume": [
      "48"
    ]
  },
  {
    "author": [
      {
        "family": "Falkowski",
        "given": "B.J."
      },
      {
        "family": "Perkowski",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "45"
    ],
    "container-title": [
      "Proc. Int. Symp. on Circuits and Systems, (23rd ISCAS"
    ],
    "date": [
      "1990-05"
    ],
    "location": [
      "New Orelans, LA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "2913–2916"
    ],
    "title": [
      "A family of all essential radix-2 addition/subtraction multi-polarity transforms: Algorithms and interpretations in Boolean domain”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "46"
    ],
    "container-title": [
      "Proc. 28th Design Automation Conference"
    ],
    "date": [
      "June 17-21, 1991"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "227–233"
    ],
    "title": [
      "Chartle-crf - fast thecnologuy mapping for Look-up table based FPGAs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Vranesic",
        "given": "Z."
      }
    ],
    "citation-number": [
      "47"
    ],
    "container-title": [
      "Proc. Int. Conf. Computer Aided Design"
    ],
    "date": [
      "March 11-14, 1991"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "pages": [
      "568–571"
    ],
    "title": [
      "Technology mapping of look-up table based FPGAs for performance”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "48"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "MIT Press"
    ],
    "title": [
      "Logic Testing and Design for Testability"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Fujiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "49"
    ],
    "container-title": [
      "Tokyo"
    ],
    "date": [
      "in Japanese"
    ],
    "title": [
      "Design and Test of Digital Systems, Kogakutosho",
      ""
    ],
    "type": "article-journal",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Geiger",
        "given": "M."
      },
      {
        "family": "Muller-Wipperfurth",
        "given": "T."
      }
    ],
    "citation-number": [
      "50"
    ],
    "container-title": [
      "Proc. 28th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "June 17-21, 1991"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "182–185"
    ],
    "title": [
      "FSM decomposition revisited: algebraic structure theory applied to MCNC benchmark FSMs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gibbs",
        "given": "J.E."
      }
    ],
    "citation-number": [
      "51"
    ],
    "container-title": [
      "Electron. Lett"
    ],
    "date": [
      "1977"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "122–123,"
    ],
    "title": [
      "Instant Fourier transform"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Good",
        "given": "I.J."
      }
    ],
    "citation-number": [
      "52"
    ],
    "container-title": [
      "J. Roy. Statist. Soc., ser. B"
    ],
    "date": [
      "1958",
      "1960"
    ],
    "pages": [
      "372–375"
    ],
    "title": [
      "The interaction algorithm and practical Fourier analysis"
    ],
    "type": "article-journal",
    "volume": [
      "20",
      "361-372, Addendum, Vol. 22"
    ]
  },
  {
    "author": [
      {
        "family": "Gunther",
        "given": "W."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "53"
    ],
    "container-title": [
      "Proc. 5th Int. Conf. Advanced Computer Systems"
    ],
    "date": [
      "November 10-20, 1998"
    ],
    "location": [
      "Szczecin, Poland"
    ],
    "pages": [
      "525–532"
    ],
    "title": [
      "BDD minimization by linear transforms”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gunther",
        "given": "W."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "54"
    ],
    "container-title": [
      "Proc. 4th Int. Workshop on Applications of Reed-Muller Expansion in Circuit Design"
    ],
    "date": [
      "May 20-21, 1999"
    ],
    "location": [
      "Victoria, Canada"
    ],
    "pages": [
      "225–232"
    ],
    "title": [
      "Efficient manipulation algorithms for linearly transformed BDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Gunther",
        "given": "W."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "55"
    ],
    "container-title": [
      "Proc. of the 26th Euromicro Conf"
    ],
    "date": [
      "Sept",
      "2000"
    ],
    "location": [
      "Maastricht, Netherlands"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "5–7,",
      "130–137"
    ],
    "title": [
      "Action: combining logic synthesis and technology mapping for MUX based FPGAs”"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Gunther",
        "given": "W."
      },
      {
        "family": "Drechsler",
        "given": "R."
      }
    ],
    "citation-number": [
      "56"
    ],
    "container-title": [
      "Proc. Fourteenth Int. Conf. on VLSI Design"
    ],
    "date": [
      "January 3-7, 2001"
    ],
    "location": [
      "Bangalore, India"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "311–316"
    ],
    "title": [
      "Performance driven optimization for MUX based FPGAs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "57"
    ],
    "container-title": [
      "Proc. Int. Circuits Comp"
    ],
    "date": [
      "1980"
    ],
    "location": [
      "New York"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "1023 –1028"
    ],
    "publisher": [
      "Conf"
    ],
    "title": [
      "Some results in optimal PLA folding”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Newton",
        "given": "A.R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "58"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1982"
    ],
    "pages": [
      "63–77"
    ],
    "title": [
      "An algorithm for optimal PLA folding”"
    ],
    "type": "article-journal",
    "volume": [
      "CAD-1"
    ]
  },
  {
    "author": [
      {
        "family": "Hachtel",
        "given": "G.D."
      },
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "59"
    ],
    "date": [
      "2000"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Synthesis and Verification",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Hartmanis",
        "given": "J."
      }
    ],
    "citation-number": [
      "60"
    ],
    "container-title": [
      "Inf. Contr"
    ],
    "date": [
      "1960"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "154–178"
    ],
    "title": [
      "Symbolic analyses of a decomposition of information processing machines”"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Hartmanis",
        "given": "J."
      }
    ],
    "citation-number": [
      "61"
    ],
    "container-title": [
      "IRE Trans"
    ],
    "date": [
      "1961"
    ],
    "pages": [
      "157–65"
    ],
    "title": [
      "On the state assignment problem for sequential machines”"
    ],
    "type": "article-journal",
    "volume": [
      "EC-10"
    ]
  },
  {
    "author": [
      {
        "family": "Hartmanis",
        "given": "J."
      },
      {
        "family": "Stearns",
        "given": "R."
      }
    ],
    "citation-number": [
      "62"
    ],
    "date": [
      "1966"
    ],
    "location": [
      "Englewood Cliffs, NJ"
    ],
    "publisher": [
      "Prentice-Hall"
    ],
    "title": [
      "Algebraic Structure Theory of Sequential Machines"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Heidtmann",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "63"
    ],
    "container-title": [
      "Proc. 2nd Technical Workshop New Directions in IC Testing"
    ],
    "date": [
      "1987-04"
    ],
    "location": [
      "Winnipeg, Canada"
    ],
    "pages": [
      "4 1–4 13,"
    ],
    "title": [
      "Arithmetic spectra applied to stuck-at-fault detection for combinatorial networks”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Heidtmann",
        "given": "K.D."
      }
    ],
    "citation-number": [
      "64"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1991-03"
    ],
    "issue": [
      "3"
    ],
    "pages": [
      "320–324"
    ],
    "title": [
      "Arithmetic spectrum applied to fault detection for combinatorial networks”"
    ],
    "type": "article-journal",
    "volume": [
      "40"
    ]
  },
  {
    "author": [
      {
        "family": "Hewitt",
        "given": "E."
      },
      {
        "family": "Ross",
        "given": "K.A."
      }
    ],
    "citation-number": [
      "65"
    ],
    "container-title": [
      "Abstract Harmonic Analysis"
    ],
    "date": [
      "1963",
      "1970"
    ],
    "location": [
      "Berlin",
      "Berlin"
    ],
    "publisher": [
      "Springer",
      "Springer"
    ],
    "title": [
      ""
    ],
    "type": "article-journal",
    "volume": [
      "I",
      "II"
    ]
  },
  {
    "author": [
      {
        "family": "Huffman",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "66"
    ],
    "container-title": [
      "J. Franklin Inst"
    ],
    "date": [
      "1954-03"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "275–303"
    ],
    "title": [
      "The synthesis of sequential switching circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "257"
    ]
  },
  {
    "author": [
      {
        "family": "Huffman",
        "given": "D.A."
      }
    ],
    "citation-number": [
      "67"
    ],
    "date": [
      "1955-04"
    ],
    "genre": [
      "M.I.T. Res. Lab. Electron. Tech. Rept., 293,"
    ],
    "title": [
      "Study of the memory requirements of sequential switching circuits”",
      ""
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hung",
        "given": "D.L."
      },
      {
        "family": "Wang",
        "given": "J."
      }
    ],
    "citation-number": [
      "68"
    ],
    "container-title": [
      "Proc. IEEE Symp. FPGAs for Custom Computing Machines"
    ],
    "date": [
      "April 15-17, 1998"
    ],
    "location": [
      "Napa Villey, CA, USA"
    ],
    "pages": [
      "298–299"
    ],
    "title": [
      "A FPGA-based custom computing system for solving the assignment problem”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hurst",
        "given": "S.L."
      }
    ],
    "citation-number": [
      "69"
    ],
    "date": [
      "1978"
    ],
    "editor": [
      {
        "family": "Russak",
        "given": "Crane"
      },
      {
        "family": "Arnold",
        "given": "Edward"
      }
    ],
    "location": [
      "London and Basel, UK and Switzerland"
    ],
    "title": [
      "Logical Processing of Digital Signals"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Hurst",
        "given": "S.L."
      }
    ],
    "citation-number": [
      "70"
    ],
    "container-title": [
      "Proc. 11th Int. Symp. on Multiple-Valued Logic"
    ],
    "date": [
      "1981"
    ],
    "location": [
      "Oklahoma City, OK, USA"
    ],
    "pages": [
      "10–18"
    ],
    "title": [
      "The Haar transform in digital network synthesis"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Hurst",
        "given": "S.L."
      },
      {
        "family": "Miller",
        "given": "D.M."
      },
      {
        "family": "Muzio",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "71"
    ],
    "date": [
      "1985"
    ],
    "location": [
      "Bristol"
    ],
    "publisher": [
      "Academic Press"
    ],
    "title": [
      "Spectral Techniques in Digital Logic"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "330"
    ],
    "container-title": [
      "FUNDAMENTALS OF SWITCHING THEORY AND LOGIC DESIGN ”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Iranli",
        "given": "A."
      },
      {
        "family": "Rezvani",
        "given": "P."
      },
      {
        "family": "Pedram",
        "given": "M."
      }
    ],
    "citation-number": [
      "72"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conference"
    ],
    "date": [
      "January 21-24, 2003"
    ],
    "location": [
      "Kitakyshu, Japan"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "803–808"
    ],
    "title": [
      "Low power synthesis of finite state machines with mixed D and T flip-flops”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jacobi",
        "given": "R.P."
      }
    ],
    "citation-number": [
      "73"
    ],
    "container-title": [
      "Proc. XI Brazilian Symp. on Integrated Circuit Design, Rio de Janeiro"
    ],
    "date": [
      "1998-09-30"
    ],
    "location": [
      "Brazil"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "217–220"
    ],
    "title": [
      "LogosPGA - Synthesis system for LUT devices”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Jennings",
        "given": "P.I."
      },
      {
        "family": "Hurst",
        "given": "S.L."
      },
      {
        "family": "Mcdonald",
        "given": "A."
      }
    ],
    "citation-number": [
      "74"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design"
    ],
    "date": [
      "1984"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "27–40"
    ],
    "title": [
      "A higly routable ULM gate array and its automated customization”"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Jozwiak",
        "given": "L."
      },
      {
        "family": "Slusarczyk",
        "given": "A."
      }
    ],
    "citation-number": [
      "75"
    ],
    "container-title": [
      "Proc. 26th Euromicro Conf"
    ],
    "date": [
      "September 5-7, 2000"
    ],
    "location": [
      "Maastricht"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "50–59"
    ],
    "publisher": [
      "Nitherlands"
    ],
    "title": [
      "A new state assignment method targeting FPGA implementations”"
    ],
    "type": "paper-conference",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Karnaugh",
        "given": "M."
      }
    ],
    "citation-number": [
      "76"
    ],
    "container-title": [
      "AIEE Trans. Comm. and Electronics"
    ],
    "date": [
      "1953"
    ],
    "pages": [
      "593–599"
    ],
    "title": [
      "The map method for synthesis of combinational logic circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "9"
    ]
  },
  {
    "author": [
      {
        "family": "Karpovsky",
        "given": "M.G."
      }
    ],
    "citation-number": [
      "77"
    ],
    "date": [
      "1976"
    ],
    "location": [
      "New York and Jerusalem, USA and Israel"
    ],
    "publisher": [
      "Wiley and JUP"
    ],
    "title": [
      "Finite Orthogonal Series in the Design of Digital Devices",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Karpovsky",
        "given": "M.G."
      },
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Astola",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "78"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "2003"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "592–606"
    ],
    "title": [
      "Reduction of sizes of decision diagrams by autocorrelation functions”"
    ],
    "type": "article-journal",
    "volume": [
      "52"
    ]
  },
  {
    "author": [
      {
        "family": "Katz",
        "given": "R.H."
      }
    ],
    "citation-number": [
      "79"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Redwood City, CA, USA"
    ],
    "publisher": [
      "Inc"
    ],
    "title": [
      "Contemporary Logic Design, The Benjamin/Cummings Publishing Company"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kebschull",
        "given": "U."
      },
      {
        "family": "Schubert",
        "given": "E."
      },
      {
        "family": "Rosenstiel",
        "given": "W."
      }
    ],
    "citation-number": [
      "80"
    ],
    "container-title": [
      "Proc. 3rd European Design Automation Conference"
    ],
    "date": [
      "March 16-19, 1992"
    ],
    "location": [
      "Brussels, Belgium"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "43–47"
    ],
    "title": [
      "Multilevel logic synthesis based on functional decision diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Koda",
        "given": "N."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "81"
    ],
    "container-title": [
      "IFIP WG 10.5 Workshop on Applications of the Reed-Muller Expansions in Circuit Design (Reed-Muller ’95"
    ],
    "date": [
      "1995-08"
    ],
    "location": [
      "Makuhari, Japan"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "27– 29"
    ],
    "title": [
      "An upper bound on the number of products in minimum ESOPs”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Koda",
        "given": "N."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "82"
    ],
    "container-title": [
      "Trans. IEICE"
    ],
    "date": [
      "1996-02"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "43–52"
    ],
    "title": [
      "A method to simplify multiple-output AND-EXOR expressions”,(in Japanese"
    ],
    "type": "article-journal",
    "volume": [
      "1"
    ]
  },
  {
    "author": [
      {
        "family": "Kohavi",
        "given": "Z."
      }
    ],
    "citation-number": [
      "83"
    ],
    "date": [
      "1978",
      "1982"
    ],
    "edition": [
      "third reprint"
    ],
    "location": [
      "New Delhi, India"
    ],
    "publisher": [
      "Ltd"
    ],
    "title": [
      "Swithcing and Finite Automata Theory, Tata McGraw-Hill Publishing Co"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Komamiya",
        "given": "Y."
      }
    ],
    "citation-number": [
      "84"
    ],
    "container-title": [
      "Bull. of E.T.L"
    ],
    "date": [
      "1951-08"
    ],
    "issue": [
      "8"
    ],
    "pages": [
      "188– 197"
    ],
    "title": [
      "Theory of relay networks for the transformation between the decimal and binary system”"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Komamiya",
        "given": "Y."
      }
    ],
    "citation-number": [
      "85"
    ],
    "container-title": [
      "Proc. of the First National Congress for Applied Mathematics",
      "Researches of E.T.L"
    ],
    "date": [
      "1951-11",
      "1952-05"
    ],
    "issue": [
      "526"
    ],
    "location": [
      "Tokyo, Japan"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "527–532"
    ],
    "title": [
      "Theory of computing networks”"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Komamiya",
        "given": "Y."
      }
    ],
    "citation-number": [
      "86"
    ],
    "container-title": [
      "The Bulletin of the Electrotechnical Laboratory in Japanese Government"
    ],
    "date": [
      "1953-04"
    ],
    "location": [
      "Tokyo, Japan"
    ],
    "title": [
      "Application of Logical Mathematics to Information Theory (Application of Theory of Group to Logical Mathematics)”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Komamiya",
        "given": "Y."
      }
    ],
    "citation-number": [
      "87"
    ],
    "date": [
      "1959-07-10"
    ],
    "location": [
      "Chiyodaku, Tokyo, Japan"
    ],
    "pages": [
      "40"
    ],
    "publisher": [
      "Nagata-Cho"
    ],
    "title": [
      "Theory of Computing Networks, Researches of the Applied Mathematics Section of Electrotechnical Laboratory in Japanese Government, 2 Chome"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Kondrfajev",
        "given": "V.N."
      },
      {
        "family": "Shalyto",
        "given": "A.A."
      }
    ],
    "citation-number": [
      "88"
    ],
    "container-title": [
      "Automatika and Telemekhanika"
    ],
    "date": [
      "1993"
    ],
    "title": [
      " Realizations of a system of the Boolean functions by using arithmetic polynomials”",
      ""
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Kouloheris",
        "given": "J.L."
      },
      {
        "family": "Gamal",
        "given": "A."
      }
    ],
    "citation-number": [
      "89"
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "May 12-15, 1991"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "6 2 1 – 6 2 4"
    ],
    "title": [
      "FPGA performance versus cell granularity”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Krueger",
        "given": "R."
      },
      {
        "family": "Przybus",
        "given": "B."
      }
    ],
    "citation-number": [
      "90"
    ],
    "container-title": [
      "The Syndicated, A Technical Newsletter for ASIC and FPGA Designers"
    ],
    "date": [
      "www.synplicity.com"
    ],
    "title": [
      "Xilinx Virtex Devices - Variable Input LUT Architecture”"
    ],
    "type": "article-journal",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Kukharev",
        "given": "G.A."
      },
      {
        "family": "Shmerko",
        "given": "V.P."
      },
      {
        "family": "Yanushkevich",
        "given": "S.N."
      }
    ],
    "citation-number": [
      "91"
    ],
    "date": [
      "1991"
    ],
    "location": [
      "Minsk, Belarus"
    ],
    "publisher": [
      "Vysheyshaja shcola"
    ],
    "title": [
      "Technique of Binary Data Parallel Processing for VLSI"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lai",
        "given": "Y.F."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Vrudhula",
        "given": "S.B.K."
      }
    ],
    "citation-number": [
      "92"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1994"
    ],
    "pages": [
      "959–975"
    ],
    "title": [
      "EVBDD-based algorithms for integer linear programming, spectral transformation, and functional decomposition"
    ],
    "type": "article-journal",
    "volume": [
      "13"
    ]
  },
  {
    "author": [
      {
        "family": "Y.-T.",
        "given": "Lai"
      },
      {
        "family": "Sastry",
        "given": "S."
      }
    ],
    "citation-number": [
      "93"
    ],
    "container-title": [
      "29th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "1992-06"
    ],
    "location": [
      "Anahweim, CA, USA"
    ],
    "pages": [
      "668–613"
    ],
    "title": [
      " Edge-valued binary decision diagrams for multi-level hierarchical verification"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "literal": "Lazic, B., ˇZ."
      }
    ],
    "citation-number": [
      "94"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "Belgrade, Serbia"
    ],
    "note": [
      "in Serbian). ”"
    ],
    "title": [
      "Logic Design of Computers, N auka i Elektrotehnicki fakultet"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Lechner",
        "given": "R.J."
      },
      {
        "family": "Moezzi",
        "given": "A."
      }
    ],
    "citation-number": [
      "95"
    ],
    "container-title": [
      "Proc. of Int. Conf. Fault Detection Spectral Techniques"
    ],
    "date": [
      "1983"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "pages": [
      "1 3–1 11"
    ],
    "title": [
      "Synthesis of encoded PLAs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Lee",
        "given": "S.C."
      }
    ],
    "citation-number": [
      "96"
    ],
    "date": [
      "1978"
    ],
    "location": [
      "Englewood Cliffs, NJ, USA"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Modern Switching Theory in Digital Design",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Lin",
        "given": "C.C."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "97"
    ],
    "container-title": [
      "Proc. ICCAD"
    ],
    "date": [
      "1994-10"
    ],
    "location": [
      "San Jose, CA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "164–168"
    ],
    "title": [
      "Universal logic gate for FPGA design”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Macchiarulo",
        "given": "L."
      },
      {
        "family": "Shu",
        "given": "S.-M."
      },
      {
        "family": "Marek-Sadowska",
        "given": "M."
      }
    ],
    "citation-number": [
      "98"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "2004"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1205–1210"
    ],
    "title": [
      "Pipelining sequential circuits with wave steering”"
    ],
    "type": "article-journal",
    "volume": [
      "53"
    ]
  },
  {
    "author": [
      {
        "family": "Malyugin",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "99"
    ],
    "container-title": [
      "Repts. of the USSR Academy of Sciences"
    ],
    "date": [
      "1982"
    ],
    "issue": [
      "6"
    ],
    "title": [
      "On a polynomial realization of a cortege of Boolean functions”"
    ],
    "type": "article-journal",
    "volume": [
      "265"
    ]
  },
  {
    "author": [
      {
        "family": "Malyugin",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "100"
    ],
    "date": [
      "1988"
    ],
    "genre": [
      "Ph.D. Thesis,"
    ],
    "location": [
      "Moscow, Russia"
    ],
    "publisher": [
      "Inst. of Control, Russian Academy of Science"
    ],
    "title": [
      "Elaboration of theoretical basis and methods for realization of parallel logical calculations through arithmetic polynomials"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Malyugin",
        "given": "V.D."
      }
    ],
    "citation-number": [
      "101"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "Moscow, Russia"
    ],
    "title": [
      "Paralleled Calculations by Means of Arithmetic Polynomials, Physical and Mathematical Publishing Company, Russian Academy of Sciences"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Malyugin",
        "given": "V.D."
      },
      {
        "family": "Sokolov",
        "given": "V.V."
      }
    ],
    "citation-number": [
      "102"
    ],
    "container-title": [
      "Automatika and Telemekhanika"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "4"
    ],
    "pages": [
      "160–167"
    ],
    "title": [
      "Intensive logical calculations”"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Malyugin",
        "given": "V.D."
      },
      {
        "family": "Veits",
        "given": "V.A."
      }
    ],
    "citation-number": [
      "103"
    ],
    "container-title": [
      "Proc. 5th Int. Workshop on Spectral Techniques, 15.-17.3.1994"
    ],
    "location": [
      "Beijing, China"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "63–64"
    ],
    "title": [
      "Intensive calculations in parallel logic”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mariok",
        "given": "M."
      },
      {
        "family": "Pal",
        "given": "A."
      }
    ],
    "citation-number": [
      "104"
    ],
    "container-title": [
      "Proc. 17th Int. Conf. on VLSI Design"
    ],
    "date": [
      "January 5-9, 2004"
    ],
    "location": [
      "Mumbai, India"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "73–78"
    ],
    "title": [
      "Energy-aware logic synthesis and technology mapping for MUX-based FPGAs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Marple",
        "given": "D."
      },
      {
        "family": "Cooke",
        "given": "L."
      }
    ],
    "citation-number": [
      "105"
    ],
    "container-title": [
      "Proc. IEEE Custom Integrated Circuits Conf"
    ],
    "date": [
      "1994"
    ],
    "location": [
      "San Diego, CA, USA"
    ],
    "pages": [
      "185–188"
    ],
    "title": [
      "Programming antifuses in Crosspoint’s FPGAs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Maxfield",
        "given": "C."
      }
    ],
    "citation-number": [
      "106"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Amsterdam, Netherlands"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "The Design Warrior’s Guide to FPGAs",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "107"
    ],
    "container-title": [
      "Proc. IFIP Congress 1962"
    ],
    "date": [
      "1963"
    ],
    "location": [
      "North Holland, Amsterdam, Netherlands"
    ],
    "title": [
      "Fundamental mode and pulse mode sequential circuits”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "108"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Englewood Cliffs, N.J"
    ],
    "publisher": [
      "Prentice Hall"
    ],
    "title": [
      "Logic Design Principles with Emphasis on Testable Semicustom Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Meinel",
        "given": "Ch"
      },
      {
        "family": "Theobald",
        "given": "T."
      }
    ],
    "citation-number": [
      "109"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Algorithms and Data Structures in VLSI Design, OBDD - Foundations and Applications"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Meinel",
        "given": "Ch"
      },
      {
        "family": "Somenzi",
        "given": "F."
      },
      {
        "family": "Tehobald",
        "given": "T."
      }
    ],
    "citation-number": [
      "110"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2000"
    ],
    "issue": [
      "5"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "521–533"
    ],
    "title": [
      "Linear sifting of decision diagrams and its application in synthesis"
    ],
    "type": "article-journal",
    "volume": [
      "19"
    ]
  },
  {
    "author": [
      {
        "family": "Miller",
        "given": "D.M."
      }
    ],
    "citation-number": [
      "111"
    ],
    "container-title": [
      "Proc. 23rd Int. Symp. on Multiple-Valued Logic"
    ],
    "date": [
      "May 24-27, 1993"
    ],
    "location": [
      "Sacramento, California, USA"
    ],
    "pages": [
      "2 – 11"
    ],
    "title": [
      "Multiple-valued logic design tools”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Minato",
        "given": "S."
      }
    ],
    "citation-number": [
      "112"
    ],
    "container-title": [
      "Proc. 30th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "June 14-18, 1993"
    ],
    "location": [
      "Dallas, TX, USA"
    ],
    "pages": [
      "272–277"
    ],
    "title": [
      "Zero-suppressed BDDs for set manipulation in combinatorial problems"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Minato",
        "given": "S."
      }
    ],
    "citation-number": [
      "113"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Binary Decission Diagrams and Applictions for VLSI Synthesis",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Minato",
        "given": "S."
      },
      {
        "family": "Ishiura",
        "given": "N."
      },
      {
        "family": "Yajima",
        "given": "S."
      }
    ],
    "citation-number": [
      "114"
    ],
    "container-title": [
      "Proc. 27th IEEE/ACM Design Automation Conference"
    ],
    "date": [
      "June 24-28, 1990"
    ],
    "location": [
      "Orlando, FL, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "52–57"
    ],
    "title": [
      "Shared binary decision diagrams with attributed edges for efficient Boolean function manipulation”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Mitra",
        "given": "S."
      },
      {
        "family": "Avra",
        "given": "L.J."
      },
      {
        "family": "McCluskey",
        "given": "E.J."
      }
    ],
    "citation-number": [
      "115"
    ],
    "container-title": [
      "IEEE Design and Test of Computers, October-December"
    ],
    "date": [
      "2000"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "2–9"
    ],
    "title": [
      "Efficient multiplexer synthesis techniques”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Mohammedali",
        "given": "R."
      }
    ],
    "citation-number": [
      "116"
    ],
    "container-title": [
      "The Syndicated, A Technical Newsletter for ASIC and FPGA Designers"
    ],
    "date": [
      "www.synplicity.com"
    ],
    "title": [
      "New Stratix II Devices Now Supported by Synplify Software”",
      ""
    ],
    "type": "article-journal",
    "volume": [
      "2004"
    ]
  },
  {
    "author": [
      {
        "family": "Monteiro",
        "given": "J.C."
      },
      {
        "family": "Oliveria",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "117"
    ],
    "container-title": [
      "Proc. 35th ACM/IEEE Design Automation Conference"
    ],
    "date": [
      "June 15-19, 1998"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "758–763"
    ],
    "title": [
      "Finite state machine decomposition for low power”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Monteiro",
        "given": "J.C."
      },
      {
        "family": "Oliveira",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "118"
    ],
    "container-title": [
      "IEEE Trans. Very Large Scale Integration (VLSI) Systems"
    ],
    "date": [
      "2002"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "560–565"
    ],
    "title": [
      "Implicit FSM decomposition applied to lowpower design”"
    ],
    "type": "article-journal",
    "volume": [
      "10"
    ]
  },
  {
    "author": [
      {
        "family": "Muller",
        "given": "D.E."
      }
    ],
    "citation-number": [
      "119"
    ],
    "container-title": [
      "IRE Trans. Electron. Comp"
    ],
    "date": [
      "1954"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "6–12"
    ],
    "title": [
      "Application of Boolean algebra to switching circuits design and to error detection"
    ],
    "type": "article-journal",
    "volume": [
      "EC-3"
    ]
  },
  {
    "author": [
      {
        "family": "Muller-Wipperfurth",
        "given": "T."
      },
      {
        "family": "Geiger",
        "given": "M."
      }
    ],
    "citation-number": [
      "120"
    ],
    "container-title": [
      "Proc. Euro ASIC’91"
    ],
    "date": [
      "May 27-31, 1991"
    ],
    "location": [
      "Paris, France"
    ],
    "pages": [
      "146–151"
    ],
    "title": [
      "Algebraic decomposition of MCNC benchmark FSMs for logic synthesis”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Muorga",
        "given": "S."
      }
    ],
    "citation-number": [
      "121"
    ],
    "date": [
      "1979",
      "1990"
    ],
    "edition": [
      "Reprinted"
    ],
    "location": [
      "Malaber, FL, USA"
    ],
    "publisher": [
      "Jon Wiley and Sons",
      "Krieger Publishing Company"
    ],
    "title": [
      "Logic Design and Switchign Theory"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Murgai",
        "given": "R."
      },
      {
        "family": "Brayton",
        "given": "R.K."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "122"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Logic Synthesis for Field-Programmable Gate Arrays"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Muzio",
        "given": "J.C."
      }
    ],
    "citation-number": [
      "123"
    ],
    "container-title": [
      "Theory and Applications of Spectral Techniques"
    ],
    "date": [
      "1989"
    ],
    "editor": [
      {
        "family": "Moraga",
        "given": "C."
      }
    ],
    "location": [
      "Dortmund"
    ],
    "pages": [
      "36–45"
    ],
    "title": [
      "Stuck fault sensitivity of Reed-Muller and Arithmetic coefficients”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Muzio",
        "given": "J.C."
      },
      {
        "family": "Wesselkamper",
        "given": "T.C."
      }
    ],
    "citation-number": [
      "124"
    ],
    "date": [
      "1986"
    ],
    "location": [
      "Bristol, UK"
    ],
    "publisher": [
      "Adam Hilger"
    ],
    "title": [
      "Multiple-Valued Switching Theory",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Nakashima",
        "given": "A."
      }
    ],
    "citation-number": [
      "125"
    ],
    "container-title": [
      "Preprint. J. Inst. Electrical Communication Engineers of Japan, Sept"
    ],
    "date": [
      "in Japanese"
    ],
    "title": [
      "A realization theory for relay circuits”",
      ""
    ],
    "type": "article-journal",
    "volume": [
      "1935"
    ]
  },
  {
    "author": [
      {
        "family": "Nakashima",
        "given": "A."
      },
      {
        "family": "Hanzawa",
        "given": "M."
      }
    ],
    "citation-number": [
      "126"
    ],
    "container-title": [
      "J. Inst. Electrical Communication Engineers of Japan",
      "Feb"
    ],
    "date": [
      "1936-12",
      "in Japanese"
    ],
    "issue": [
      "165"
    ],
    "pages": [
      "167,"
    ],
    "title": [
      "The theory of equivalent transformation of simple partial paths in the relay circuit”",
      ""
    ],
    "type": "article-journal",
    "volume": [
      "1937"
    ]
  },
  {
    "author": [
      {
        "family": "Nakashima",
        "given": "A."
      },
      {
        "family": "Hanzawa",
        "given": "M."
      }
    ],
    "citation-number": [
      "127"
    ],
    "container-title": [
      "J. Inst. Electrical Communication Engineers of Japan",
      "Nippon Electrical Comm. Engineering"
    ],
    "date": [
      "Aug",
      "1938-09"
    ],
    "issue": [
      "173",
      "12"
    ],
    "note": [
      "1937, (in Japanese), (Condensed English translation :",
      "Section V, ”Solutions of acting impedance equations of simple partial paths”. ”"
    ],
    "pages": [
      "310–314"
    ],
    "title": [
      "Algebraic expressions relative to simple partial paths in the relay circuits”"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Pal",
        "given": "A."
      }
    ],
    "citation-number": [
      "128"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1986"
    ],
    "issue": [
      "8"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "755–757"
    ],
    "title": [
      "An algorithm fro optimal logic design usign mumtiplexers”"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Pal",
        "given": "A."
      },
      {
        "family": "Gorai",
        "given": "R.K."
      },
      {
        "family": "Raju",
        "given": "V.V."
      }
    ],
    "citation-number": [
      "129"
    ],
    "container-title": [
      "Proc. 8th Int. Conf. on VLSI Design"
    ],
    "date": [
      "1995-01"
    ],
    "location": [
      "New Delhi, India"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "63–68"
    ],
    "title": [
      "Synthesis of multiplexer network using ratio parameters and mapping onto FPGAs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Perkowski",
        "given": "M.A."
      },
      {
        "family": "Csanky",
        "given": "L."
      },
      {
        "family": "Sarabi",
        "given": "A."
      },
      {
        "family": "Schafer",
        "given": "I."
      }
    ],
    "citation-number": [
      "130"
    ],
    "container-title": [
      "Proc. Int. Conf on Computer Design"
    ],
    "date": [
      "October 11-14, 1992"
    ],
    "location": [
      "Cambridge, MA, USA"
    ],
    "pages": [
      "33–36"
    ],
    "title": [
      "Fast minimization of mixed-polarity AND-XOR canonical networks”"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "334"
    ],
    "container-title": [
      "FUNDAMENTALS OF SWITCHING THEORY AND LOGIC DESIGN ”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pichler",
        "given": "F."
      },
      {
        "family": "Prahofer",
        "given": "H."
      }
    ],
    "citation-number": [
      "131"
    ],
    "container-title": [
      "Cybernetics and Systems"
    ],
    "date": [
      "1988"
    ],
    "editor": [
      {
        "family": "Trappl",
        "given": "R."
      }
    ],
    "location": [
      "Dordrecht, Netherlands"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "CAST-FSM computer aided system theory, Finite state machines”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Pichler",
        "given": "F."
      },
      {
        "family": "Schwartzel",
        "given": "H."
      }
    ],
    "citation-number": [
      "132"
    ],
    "date": [
      "1990"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "CAST Computerunterstutzte Systemtheorie",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Piesch",
        "given": "H."
      }
    ],
    "citation-number": [
      "133"
    ],
    "container-title": [
      "Arch f. F. Elektrotech"
    ],
    "date": [
      "1939"
    ],
    "note": [
      "in German). ”"
    ],
    "pages": [
      "672–686,"
    ],
    "title": [
      "Begriff der Allgemeinen Schaltungstechnik”"
    ],
    "type": "article-journal",
    "volume": [
      "33"
    ]
  },
  {
    "author": [
      {
        "family": "Pradhan",
        "given": "D.K."
      }
    ],
    "citation-number": [
      "134"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1978"
    ],
    "issue": [
      "2"
    ],
    "pages": [
      "181–187"
    ],
    "title": [
      "Universal test sets for multiple fault detection in AND-EXOR arrays”"
    ],
    "type": "article-journal",
    "volume": [
      "27"
    ]
  },
  {
    "author": [
      {
        "family": "Rademacher",
        "given": "H."
      }
    ],
    "citation-number": [
      "135"
    ],
    "container-title": [
      "Math. Annalen"
    ],
    "date": [
      "1922"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "122–138"
    ],
    "title": [
      "Einige Satze von allgemeinen Orthogonalfunktionen”"
    ],
    "type": "article-journal",
    "volume": [
      "87"
    ]
  },
  {
    "author": [
      {
        "family": "Rahardja",
        "given": "S."
      },
      {
        "family": "Falkowski",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "136"
    ],
    "container-title": [
      "Electronic Letters"
    ],
    "date": [
      "1999"
    ],
    "issue": [
      "5"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "363–364"
    ],
    "title": [
      "Application of linearly independent arithmetic transform in testing of digital circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Rama Mohan",
        "given": "C."
      },
      {
        "family": "Chakrabarti",
        "given": "P.P."
      }
    ],
    "citation-number": [
      "137"
    ],
    "container-title": [
      "Proc. the Seventh Int. Conf"
    ],
    "date": [
      "January 5-8, 1994"
    ],
    "location": [
      "Calcuta, India"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "373–378"
    ],
    "publisher": [
      "VLSI Design"
    ],
    "title": [
      "A new approach to synthesis of PLA-based FSMs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rawski",
        "given": "M."
      },
      {
        "family": "Selvaraj",
        "given": "H."
      },
      {
        "family": "Luba",
        "given": "T."
      }
    ],
    "citation-number": [
      "138"
    ],
    "container-title": [
      "Proc. 29th Euromicro Symp. Digital System Design"
    ],
    "date": [
      "September 1-6, 2003"
    ],
    "location": [
      "Belek-Antalya, Turkey"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "104– 110"
    ],
    "title": [
      "An application of functional decomposition in ROM-based FSM implementation in FPGA devices”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "139"
    ],
    "date": [
      "1972-05"
    ],
    "genre": [
      "Technical Report No. 54,"
    ],
    "location": [
      "IA, USA"
    ],
    "note": [
      "”"
    ],
    "publisher": [
      "Univ. of Iowa"
    ],
    "title": [
      "Easily Testable Realization for Logic Functions"
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "140"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1972"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1183–1188"
    ],
    "title": [
      "Easily Testable Realizations for Logic Functions”"
    ],
    "type": "article-journal",
    "volume": [
      "21"
    ]
  },
  {
    "author": [
      {
        "family": "Reed",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "141"
    ],
    "container-title": [
      "IRE Trans. Inf. Th"
    ],
    "date": [
      "1954"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "38–49"
    ],
    "title": [
      "A class of multiple error correcting codes and their decoding scheme"
    ],
    "type": "article-journal",
    "volume": [
      "PGIT-4"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Francis",
        "given": "R.J."
      },
      {
        "family": "Lewis",
        "given": "D."
      },
      {
        "family": "Chow",
        "given": "P."
      }
    ],
    "citation-number": [
      "142"
    ],
    "container-title": [
      "IEEE Journal on Solid-State Circuits"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "5"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "1217–1225"
    ],
    "title": [
      "Architecture of Field Proframmable Gate Arrays, the effect of logic block fucntionality on arrea efficiency”"
    ],
    "type": "article-journal",
    "volume": [
      "25"
    ]
  },
  {
    "author": [
      {
        "family": "Rose",
        "given": "J."
      },
      {
        "family": "Gamal",
        "given": "A."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "143"
    ],
    "container-title": [
      "Proc. IEEE"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "7"
    ],
    "pages": [
      "1013–1029"
    ],
    "title": [
      "Architecture of Field Programmable Gate Arrays”"
    ],
    "type": "article-journal",
    "volume": [
      "81"
    ]
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R."
      }
    ],
    "citation-number": [
      "144"
    ],
    "container-title": [
      "Proc. IEEE Conf. Computer Aided Design"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Santa Clara, CA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "42–47"
    ],
    "title": [
      "Dynamic variable ordering for ordered binary decision diagrams"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Rudell",
        "given": "R.L."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A.L."
      }
    ],
    "citation-number": [
      "145"
    ],
    "container-title": [
      "IEEE Trans. on CAD"
    ],
    "date": [
      "1987"
    ],
    "issue": [
      "5"
    ],
    "pages": [
      "727–750"
    ],
    "title": [
      "Multiple-valued minimization for PLA optimization”"
    ],
    "type": "article-journal",
    "volume": [
      "6"
    ]
  },
  {
    "author": [
      {
        "family": "Salomaa",
        "given": "A."
      }
    ],
    "citation-number": [
      "146"
    ],
    "date": [
      "1969"
    ],
    "location": [
      "Oxford, UK"
    ],
    "publisher": [
      "Pergamon Press"
    ],
    "title": [
      "Theory of Automata",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Saluja",
        "given": "K.K."
      },
      {
        "family": "Reddy",
        "given": "S.M."
      }
    ],
    "citation-number": [
      "147"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1975"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "995–998"
    ],
    "title": [
      "Fault detecting test sets for Reed- Muller canonic networks”"
    ],
    "type": "article-journal",
    "volume": [
      "24"
    ]
  },
  {
    "author": [
      {
        "family": "Sarabi",
        "given": "A."
      },
      {
        "family": "Perkowski",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "148"
    ],
    "container-title": [
      "Proc. 29th ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "June 8-12, 1992"
    ],
    "location": [
      "Anaheim, CA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "20–35"
    ],
    "title": [
      "Fast exact and quasi-minimal minimization of highly testable fixed polarity AND/XOR canonical networks”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "149"
    ],
    "container-title": [
      "IEEE Trans. on Compters"
    ],
    "date": [
      "1984"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "879–894"
    ],
    "title": [
      "Input-variable assignment and output phase optimization of programmable logic arrays”"
    ],
    "type": "article-journal",
    "volume": [
      "C-33"
    ]
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "150"
    ],
    "container-title": [
      "IEEE The 3rd Asian Test Symposium"
    ],
    "date": [
      "November 15-17, 1994"
    ],
    "location": [
      "Nara, Japan"
    ],
    "pages": [
      "157–162"
    ],
    "title": [
      "Easily testable realization for generalized Reed-Muller expressions”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "151"
    ],
    "date": [
      "1995"
    ],
    "location": [
      "Tokyo, Japan"
    ],
    "publisher": [
      "Kaga-ku"
    ],
    "title": [
      "Logic Design: Switching Circuit Theory, Kindai",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Debnath",
        "given": "D."
      }
    ],
    "citation-number": [
      "152"
    ],
    "container-title": [
      "IEICE Transactions"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "12"
    ],
    "pages": [
      "2123–2130"
    ],
    "title": [
      "Generalized Reed-Muller expressions - Complexity and an exact minimization algorithm”"
    ],
    "type": "article-journal",
    "volume": []
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "153"
    ],
    "container-title": [
      "Representations of Discrete Functions"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "M."
      }
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "29–54"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Representations of logic functions by using EXOR operators"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "154"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1997"
    ],
    "issue": [
      "6"
    ],
    "pages": [
      "709–716"
    ],
    "title": [
      "Easily testable realizations for generalized Reed-Muller expressions”"
    ],
    "type": "article-journal",
    "volume": [
      "46"
    ]
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "155"
    ],
    "date": [
      "1999"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Switching Theory for Logic Synthesis"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Besslich",
        "given": "PhW"
      }
    ],
    "citation-number": [
      "156"
    ],
    "container-title": [
      "IEEE Trans. Comput"
    ],
    "date": [
      "1991"
    ],
    "issue": [
      "2"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "262–266"
    ],
    "title": [
      "On the complexity of mod 2 PLA’s”"
    ],
    "type": "article-journal",
    "volume": [
      "39"
    ]
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "157"
    ],
    "container-title": [
      "Post Binary Logic Workshop"
    ],
    "date": [
      "1992-05"
    ],
    "location": [
      "Sendai, Japan"
    ],
    "title": [
      "Logic design of ULSI systems”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Butler",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "158"
    ],
    "container-title": [
      "Proc. 24th Int. Symp. on Multiple-Valued Logic"
    ],
    "date": [
      "May 25-27, 1994"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "pages": [
      "97–104"
    ],
    "title": [
      "A design method for look-up table type FPGA by pseudo-Kronecker expansions"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "159"
    ],
    "container-title": [
      "Representations of Discrete Functions"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "M."
      }
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      ""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Fujiwara",
        "given": "H."
      }
    ],
    "citation-number": [
      "160"
    ],
    "date": [
      "1987-02"
    ],
    "genre": [
      "(in Japanese), Technical Report IECE Japan FTS86-25,"
    ],
    "title": [
      "A design method of AND-EXOR PLAs with universal tests”",
      ""
    ],
    "type": "report"
  },
  {
    "author": [
      {
        "family": "Schafer",
        "given": "I."
      },
      {
        "family": "Perkowski",
        "given": "M.A."
      }
    ],
    "citation-number": [
      "161"
    ],
    "container-title": [
      "IEEE Trans . . Comput . -Aided Design of Integrated Circuits and Systems"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "11"
    ],
    "pages": [
      "1655–1664"
    ],
    "title": [
      "Synthesis of multilevel multiplexer circuits for incompletely specified multioutput Boolean functions with mapping to multiplexer based FPGA’s”"
    ],
    "type": "article-journal",
    "volume": [
      "12"
    ]
  },
  {
    "author": [
      {
        "family": "Schafer",
        "given": "I."
      },
      {
        "family": "Perkowski",
        "given": "M.A."
      },
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Stojic",
        "given": "M.R."
      },
      {
        "family": "Stankovic",
        "given": "M.S."
      }
    ],
    "citation-number": [
      "162"
    ],
    "date": [
      "1996"
    ],
    "location": [
      "Belgrade and Nis, Serbia"
    ],
    "pages": [
      "217–259"
    ],
    "title": [
      "Extended spectral techniques for logic synthesis”",
      "Recent Development in Abstract Harmonic Analysis with Applications in Signal Processing, Nauka i Elektronski fakultet"
    ],
    "type": null
  },
  {
    "citation-number": [
      "336"
    ],
    "container-title": [
      "FUNDAMENTALS OF SWITCHING THEORY AND LOGIC DESIGN ”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Shannon",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "163"
    ],
    "container-title": [
      "Trans. AIEE"
    ],
    "date": [
      "1938"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "713–723"
    ],
    "title": [
      "A symbolic analysis of relay and switching circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "57"
    ]
  },
  {
    "author": [
      {
        "family": "Shannon",
        "given": "C.E."
      }
    ],
    "citation-number": [
      "164"
    ],
    "container-title": [
      "Bell Sys. Tech. J"
    ],
    "date": [
      "1949"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "59–98"
    ],
    "title": [
      "The synthesis of two-level switching circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "28"
    ]
  },
  {
    "author": [
      {
        "family": "Shelar",
        "given": "R.S."
      },
      {
        "family": "Desai",
        "given": "M.P."
      },
      {
        "family": "Narayanan",
        "given": "H."
      }
    ],
    "citation-number": [
      "165"
    ],
    "container-title": [
      "Proc. Int. Conf"
    ],
    "date": [
      "October 10-13, 1999"
    ],
    "location": [
      "Ostin, TX, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "620–625"
    ],
    "publisher": [
      "Computer Design"
    ],
    "title": [
      "Decomposition of finite state machines for area, delay minimization”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Shestakov",
        "given": "V.I."
      }
    ],
    "citation-number": [
      "166"
    ],
    "date": [
      "1938"
    ],
    "genre": [
      "Dissertation,"
    ],
    "location": [
      "Moscow, Russia"
    ],
    "note": [
      "in Russian). ”"
    ],
    "publisher": [
      "Lomonosov State University"
    ],
    "title": [
      "Some mathematical methods for construction and simplification of two-terminal electrical networks of class A”"
    ],
    "type": "thesis"
  },
  {
    "author": [
      {
        "family": "Sieling",
        "given": "D."
      }
    ],
    "citation-number": [
      "167"
    ],
    "container-title": [
      "Proc. STACS’98, Lecture Notes in Computer Sci"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Berlin, Germany"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "205–215"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "On the existence of polynomial time approximation schemes for OBDD minimization”"
    ],
    "type": "paper-conference",
    "volume": [
      "1373"
    ]
  },
  {
    "author": [
      {
        "family": "C.K.",
        "given": "Smith"
      },
      {
        "family": "Gulak",
        "given": "P.G."
      }
    ],
    "citation-number": [
      "168"
    ],
    "container-title": [
      "IEICE Trans. Electron"
    ],
    "date": [
      "1993"
    ],
    "issue": [
      "3"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "372–382"
    ],
    "title": [
      "Prospects for multiple-valued integrated circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "C"
    ]
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "169"
    ],
    "title": [
      "CUDD Decision Diagram Package”"
    ],
    "type": null,
    "url": [
      "http://bessie.colorado.edu"
    ]
  },
  {
    "author": [
      {
        "family": "Somenzi",
        "given": "F."
      }
    ],
    "citation-number": [
      "170"
    ],
    "container-title": [
      "Int.Journal on Software Tools for Technology Transfer"
    ],
    "date": [
      "2001"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "171–181"
    ],
    "title": [
      "Efficient manipulation of decision diagrams”"
    ],
    "type": "article-journal",
    "volume": [
      "3"
    ]
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "171"
    ],
    "container-title": [
      "Publ. Inst. Math. Beograd"
    ],
    "date": [
      "1985"
    ],
    "pages": [
      "51,",
      "3–6"
    ],
    "title": [
      "Some remarks on the canonical forms for pseudo-Boolean functions”"
    ],
    "type": "article-journal",
    "volume": [
      "N.S.), 37"
    ]
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "172"
    ],
    "container-title": [
      "Avtomatika i Telemekhanika"
    ],
    "date": [
      "1996",
      "in Russian"
    ],
    "pages": [
      "130–147,"
    ],
    "title": [
      " Walsh and Reed-Muller transforms in logic design”"
    ],
    "type": "article-journal"
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "173"
    ],
    "container-title": [
      "Proc. Asia and South Pacific Design Automation Conf., ASP-DAC’95"
    ],
    "date": [
      "August 29 - September 1, 1995"
    ],
    "location": [
      "Chiba, Tokyo, Japan"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "385–390"
    ],
    "title": [
      "Some remarks about spectral transform interpretation of MTBDDs and EVBDDs"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Astola",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "174"
    ],
    "container-title": [
      "Proc. 5th Int. Workshop on Boolean Problems"
    ],
    "date": [
      "September 19-20, 2002"
    ],
    "location": [
      "Freiburg, Germany"
    ],
    "title": [
      "Relationships between logic derivatives and ternary decision daigrams”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Astola",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "175"
    ],
    "date": [
      "2003"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "Springer"
    ],
    "title": [
      "Spectral Interpretation of Decision Diagrams",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Falkowski",
        "given": "B.J."
      }
    ],
    "citation-number": [
      "176"
    ],
    "container-title": [
      "Proc. Int. Conf. on Information, Communications and Signal Processing, (1st ICICS"
    ],
    "date": [
      "1997-09"
    ],
    "location": [
      "Singapore"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "1–5"
    ],
    "title": [
      "Haar functions and transforms and their generalizations”"
    ],
    "type": "paper-conference",
    "volume": [
      "4"
    ]
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Moraga",
        "given": "C."
      },
      {
        "family": "Astola",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "177"
    ],
    "container-title": [
      "Applicable Algebra in Engineering, Communications and Computing"
    ],
    "date": [
      "2001"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "227–253"
    ],
    "title": [
      "From Fourier expansions to arithmetic-Haar expressions on quaternion groups”"
    ],
    "type": "article-journal",
    "volume": [
      "AAECC 12"
    ]
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Moraga",
        "given": "C."
      },
      {
        "family": "Astola",
        "given": "J.T."
      }
    ],
    "citation-number": [
      "178"
    ],
    "container-title": [
      "Proc. 34th Int. Symp. on Multiple-Valued Logic"
    ],
    "date": [
      "May 19-22, 2004"
    ],
    "location": [
      "Toronto, Canada"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "184–189"
    ],
    "title": [
      "Derivatives for multiple-valued functions induced by Galois field and Reed-Muller-Fourier expressions”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Sasao",
        "given": "T."
      }
    ],
    "citation-number": [
      "179"
    ],
    "container-title": [
      "IEEE Trans. CAD"
    ],
    "date": [
      "2001"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "1177– 1179"
    ],
    "title": [
      "A discussion on the history of research in arithmetic and Reed-Muller expressions”"
    ],
    "type": "article-journal",
    "volume": [
      "20"
    ]
  },
  {
    "author": [
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Stojic",
        "given": "M.R."
      },
      {
        "given": "Stankovic"
      }
    ],
    "citation-number": [
      "180"
    ],
    "container-title": [
      "Recent Developments in Abstract Harmonic Analysis with Applications in Signal Processing, Nauka and Elektronski fakultet"
    ],
    "date": [
      "1995"
    ],
    "editor": [
      {
        "given": "M.S."
      }
    ],
    "location": [
      "Belgrade and Nis, Serbia"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Stojic",
        "given": "M.R."
      },
      {
        "family": "Stankovic",
        "given": "M.S."
      },
      {
        "family": "Stankovic",
        "given": "R.S."
      }
    ],
    "citation-number": [
      "181"
    ],
    "date": [
      "1993"
    ],
    "location": [
      "Belgrade, Serbia"
    ],
    "note": [
      "in Serbian). ”"
    ],
    "publisher": [
      "Nauka"
    ],
    "title": [
      "Discrete Transforms in Applications"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Stone",
        "given": "H.S."
      }
    ],
    "citation-number": [
      "182"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1971"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "153–161"
    ],
    "title": [
      "Paralel processing with the perfect shuffle”"
    ],
    "type": "article-journal",
    "volume": [
      "C-20"
    ]
  },
  {
    "author": [
      {
        "family": "Thakur",
        "given": "S."
      },
      {
        "family": "Wong",
        "given": "D.F."
      },
      {
        "family": "Krishnamurthy",
        "given": "S."
      }
    ],
    "citation-number": [
      "183"
    ],
    "container-title": [
      "Proc. ACM/IEEE Design Automation Conf"
    ],
    "date": [
      "June 3-7, 1996"
    ],
    "location": [
      "New York, USA"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "254–257"
    ],
    "title": [
      "Delay minimal decomposition of multiplexers in technlogy mapping”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thakur",
        "given": "S."
      },
      {
        "family": "Wong",
        "given": "D.F."
      }
    ],
    "citation-number": [
      "184"
    ],
    "container-title": [
      "Proc. 3rd Int. Symp. FPGAs"
    ],
    "date": [
      "1995-02"
    ],
    "location": [
      "Monterey, CA, USA"
    ],
    "pages": [
      "3–9"
    ],
    "title": [
      "On designing ULM-based FPGA modules”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Thayse",
        "given": "A."
      }
    ],
    "citation-number": [
      "185"
    ],
    "date": [
      "1980"
    ],
    "location": [
      "Heidelberg, Germany"
    ],
    "publisher": [
      "Springer-Verlag"
    ],
    "title": [
      "Boolean Differential Calculus"
    ],
    "type": "book"
  },
  {
    "citation-number": [
      "186"
    ],
    "collection-title": [
      "Synthesis of Electronic Computing and Control Circuits"
    ],
    "date": [
      "1951"
    ],
    "location": [
      "Cambridge, MA, USA"
    ],
    "title": [
      "The Annals of the Computation Labaratory of Harvard University"
    ],
    "type": null,
    "volume": [
      "XXVII"
    ]
  },
  {
    "author": [
      {
        "family": "Thomas",
        "given": "L.H."
      }
    ],
    "citation-number": [
      "187"
    ],
    "container-title": [
      "Application of Digital Computers, Ginn"
    ],
    "date": [
      "1963"
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "title": [
      "Using a computer to solve problems in physics”",
      ""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Touai",
        "given": "N."
      },
      {
        "family": "Savoy",
        "given": "H."
      },
      {
        "family": "Lin",
        "given": "B."
      },
      {
        "family": "Brayton",
        "given": "R."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "188"
    ],
    "container-title": [
      "Proc. Int. Conf. Computer Aided Design"
    ],
    "date": [
      "November 11-15, 1990"
    ],
    "location": [
      "Santa Clara, CA, USA"
    ],
    "pages": [
      "130–133"
    ],
    "title": [
      "Imlicit state enumeration of finite staste machines using BDDs”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Trachtenberg",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "189"
    ],
    "container-title": [
      "SVD and Signal Processing"
    ],
    "date": [
      "1988"
    ],
    "editor": [
      {
        "family": "Deprettere",
        "given": "E.F."
      }
    ],
    "location": [
      "North-Holland",
      "Amsterdam, Netherlands"
    ],
    "publisher": [
      "Elsevier"
    ],
    "title": [
      "SVD of Frobenius Groups and their use in signal processing”",
      ""
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Trachtenberg",
        "given": "E.A."
      }
    ],
    "citation-number": [
      "190"
    ],
    "container-title": [
      "Recent Developments in Abstract Harmonic Analysis with Applications in Signal Processing, Nauka and Elektronski fakultet"
    ],
    "date": [
      "1995"
    ],
    "editor": [
      {
        "family": "Stankovic",
        "given": "R.S."
      },
      {
        "family": "Stojic",
        "given": "M.R."
      },
      {
        "family": "Stankovic",
        "given": "M.S."
      }
    ],
    "location": [
      "Belgrade and Nis"
    ],
    "pages": [
      "331–403"
    ],
    "title": [
      "Application of Fourier analysis on groups in engineering practice”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Trakhtman",
        "given": "A.M."
      },
      {
        "family": "Trakthman",
        "given": "V.A."
      }
    ],
    "citation-number": [
      "191"
    ],
    "date": [
      "1975"
    ],
    "location": [
      "Moscow, Russia"
    ],
    "title": [
      "Basis of the Theory of Discrete Signals on Finite Intervals, Sovetskoe radio"
    ],
    "type": null
  },
  {
    "citation-number": [
      "192"
    ],
    "date": [
      "1994"
    ],
    "editor": [
      {
        "family": "Trimberger",
        "given": "S."
      }
    ],
    "location": [
      "Boston, MA, USA"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Field-Programmable Gate Arrays",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Trimberger",
        "given": "S."
      }
    ],
    "citation-number": [
      "193"
    ],
    "container-title": [
      "Proc. 32nd Design Automation Conf"
    ],
    "date": [
      "June 12-16, 1995"
    ],
    "location": [
      "San Francisco, CA, USA"
    ],
    "pages": [
      "574–578"
    ],
    "title": [
      "Effect of FPGA architecture to FPGA routing”"
    ],
    "type": "paper-conference"
  },
  {
    "citation-number": [
      "338"
    ],
    "container-title": [
      "FUNDAMENTALS OF SWITCHING THEORY AND LOGIC DESIGN ”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Tsuchiya",
        "given": "K."
      },
      {
        "family": "Tekefuji",
        "given": "Y."
      }
    ],
    "citation-number": [
      "194"
    ],
    "container-title": [
      "IEEE Trans. Computer-Aided Design of Integrated Circuits"
    ],
    "date": [
      "1996"
    ],
    "issue": [
      "10"
    ],
    "pages": [
      "1299–1305"
    ],
    "title": [
      "A neural network approach to PLA foldign problems”"
    ],
    "type": "article-journal",
    "volume": [
      "15"
    ]
  },
  {
    "author": [
      {
        "family": "Unger",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "195"
    ],
    "date": [
      "1969"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "John Wiley & Sons, Inc"
    ],
    "title": [
      "Asynchronous Sequential Switching Circuits"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Unger",
        "given": "S.H."
      }
    ],
    "citation-number": [
      "196"
    ],
    "date": [
      "1997"
    ],
    "location": [
      "New York, USA"
    ],
    "publisher": [
      "IEEE Press and John Wiely and Sons"
    ],
    "title": [
      "The Essence of Logic Circuits",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Villa",
        "given": "T."
      },
      {
        "family": "Sangiovanni-Vincentelli",
        "given": "A."
      }
    ],
    "citation-number": [
      "197"
    ],
    "container-title": [
      "IEEE Trans. CAD/ICAS"
    ],
    "date": [
      "1990"
    ],
    "issue": [
      "9"
    ],
    "pages": [
      "905–924"
    ],
    "title": [
      "NOVA - State assignment for finite state machines for optimal two-level logic implementation”"
    ],
    "type": "article-journal",
    "volume": [
      "8"
    ]
  },
  {
    "author": [
      {
        "family": "Vrudhula",
        "given": "S.B.K."
      },
      {
        "family": "Pedram",
        "given": "M."
      },
      {
        "family": "Lai",
        "given": "Y.-T."
      }
    ],
    "citation-number": [
      "198"
    ],
    "container-title": [
      "Representations of Discrete Functions"
    ],
    "date": [
      "1996"
    ],
    "editor": [
      {
        "family": "Sasao",
        "given": "T."
      },
      {
        "family": "Fujita",
        "given": "M."
      }
    ],
    "pages": [
      "109–132"
    ],
    "publisher": [
      "Kluwer Academic Publishers"
    ],
    "title": [
      "Edge valued binary decision diagrams”"
    ],
    "type": "chapter"
  },
  {
    "author": [
      {
        "family": "Walsh",
        "given": "J.L."
      }
    ],
    "citation-number": [
      "199"
    ],
    "container-title": [
      "Amer. J. Math"
    ],
    "date": [
      "1923"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "5–24"
    ],
    "title": [
      "A closed set of orthogonal functions”"
    ],
    "type": "article-journal",
    "volume": [
      "55"
    ]
  },
  {
    "author": [
      {
        "family": "Wod",
        "given": "R.A."
      }
    ],
    "citation-number": [
      "200"
    ],
    "container-title": [
      "IEEE Trans. on Computers"
    ],
    "date": [
      "1979"
    ],
    "pages": [
      "602–608"
    ],
    "title": [
      "A high density programable logic array chip”"
    ],
    "type": "article-journal",
    "volume": [
      "C-28"
    ]
  },
  {
    "author": [
      {
        "family": "Wolf",
        "given": "W."
      }
    ],
    "citation-number": [
      "201"
    ],
    "date": [
      "2004"
    ],
    "location": [
      "Englewood Cliffs, NJ, USA"
    ],
    "title": [
      "FPGA-Based System Design, Prentice-Hall"
    ],
    "type": null
  },
  {
    "author": [
      {
        "family": "Yanushkevich",
        "given": "S.N."
      }
    ],
    "citation-number": [
      "202"
    ],
    "date": [
      "1998"
    ],
    "location": [
      "Poland"
    ],
    "publisher": [
      "University of Szczecin Academic Publishers"
    ],
    "title": [
      "Logic Differential Calculus in Multi-Valued Logic Design, Techn",
      ""
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Yamada",
        "given": "T."
      }
    ],
    "citation-number": [
      "203"
    ],
    "container-title": [
      "Trans. IECE"
    ],
    "date": [
      "1983"
    ],
    "issue": [
      "1"
    ],
    "note": [
      "”"
    ],
    "pages": [
      "105–110"
    ],
    "title": [
      "Easily testable AND-XOR combinational logic circuits”"
    ],
    "type": "article-journal",
    "volume": [
      "D"
    ]
  },
  {
    "author": [
      {
        "family": "Yang",
        "given": "W.L."
      },
      {
        "family": "Owen",
        "given": "R.M."
      },
      {
        "family": "Irwin",
        "given": "M.J."
      }
    ],
    "citation-number": [
      "204"
    ],
    "container-title": [
      "Proc. Fourth Great Lakes Symp. Design Automation of High Performance VLSI Systems"
    ],
    "date": [
      "March 4-5, 1994"
    ],
    "location": [
      "Notre Dame, IN, USA"
    ],
    "pages": [
      "97–100"
    ],
    "title": [
      "FPGA-based synthesis of FSMs through decomposition”"
    ],
    "type": "paper-conference"
  },
  {
    "author": [
      {
        "family": "Zeidman",
        "given": "B."
      }
    ],
    "citation-number": [
      "205"
    ],
    "date": [
      "2002"
    ],
    "location": [
      "Manhaset, NY, USA"
    ],
    "publisher": [
      "CMP Books"
    ],
    "title": [
      "Design with FPGAs and CPLDs"
    ],
    "type": "book"
  },
  {
    "author": [
      {
        "family": "Zhegalkin",
        "given": "I.I."
      }
    ],
    "citation-number": [
      "206"
    ],
    "container-title": [
      "Math. Sb"
    ],
    "date": [
      "1927",
      "in Russian"
    ],
    "pages": [
      "9–28,"
    ],
    "title": [
      "O tekhnyke vychyslenyi predlozhenyi v symbolytscheskoi logykye”"
    ],
    "type": "article-journal",
    "volume": [
      "34"
    ]
  },
  {
    "author": [
      {
        "family": "Zhegalkin",
        "given": "I.I."
      }
    ],
    "citation-number": [
      "207"
    ],
    "container-title": [
      "Math. Sb"
    ],
    "date": [
      "1928"
    ],
    "note": [
      "in Russian). ”"
    ],
    "pages": [
      "311–377,"
    ],
    "title": [
      "Arifmetizatiya symbolytscheskoi logyky”"
    ],
    "type": "article-journal",
    "volume": [
      "35"
    ]
  },
  {
    "author": [
      {
        "family": "Zilic",
        "given": "Z."
      },
      {
        "family": "Vranesic",
        "given": "Z.G."
      }
    ],
    "citation-number": [
      "208"
    ],
    "container-title": [
      "IEEE Trans. Computers"
    ],
    "date": [
      "1998"
    ],
    "issue": [
      "9"
    ],
    "location": [
      "Index"
    ],
    "pages": [
      "971–982"
    ],
    "title": [
      "Using decision diagrams to design ULMs for FPGAs”"
    ],
    "type": "article-journal",
    "volume": [
      "47"
    ]
  }
]
