{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575637615760 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575637615760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 06 10:06:55 2019 " "Processing started: Fri Dec 06 10:06:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575637615760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575637615760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575637615760 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575637616037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616511 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-ctrl " "Found design unit 1: controlador-ctrl" {  } { { "../Elementos/controlador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/controlador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616517 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "../Elementos/controlador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/controlador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-projeto " "Found design unit 1: regfile-projeto" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616519 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-projeto " "Found design unit 1: reg32-projeto" {  } { { "../Elementos/elementos do regfile/reg32.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/reg32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616519 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../Elementos/elementos do regfile/reg32.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do regfile/mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do regfile/mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux32to1-projeto " "Found design unit 1: mux32to1-projeto" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616527 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux32to1 " "Found entity 1: mux32to1" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/ri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/ri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RI-hardware " "Found design unit 1: RI-hardware" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616529 ""} { "Info" "ISGN_ENTITY_NAME" "1 RI " "Found entity 1: RI" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-hardware " "Found design unit 1: PC-hardware" {  } { { "../Elementos/elementos do datapath/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/PC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616529 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../Elementos/elementos do datapath/PC.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/outcheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/outcheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outCheck-hardware " "Found design unit 1: outCheck-hardware" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""} { "Info" "ISGN_ENTITY_NAME" "1 outCheck " "Found entity 1: outCheck" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-hardware " "Found design unit 1: mux3-hardware" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-hardware " "Found design unit 1: mux2-hardware" {  } { { "../Elementos/elementos do datapath/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../Elementos/elementos do datapath/mux2.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-hardware " "Found design unit 1: mux1-hardware" {  } { { "../Elementos/elementos do datapath/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "../Elementos/elementos do datapath/mux1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux0-hardware " "Found design unit 1: mux0-hardware" {  } { { "../Elementos/elementos do datapath/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux0.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux0 " "Found entity 1: mux0" {  } { { "../Elementos/elementos do datapath/mux0.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/incheck.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/incheck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inCheck-hardware " "Found design unit 1: inCheck-hardware" {  } { { "../Elementos/elementos do datapath/inCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/inCheck.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""} { "Info" "ISGN_ENTITY_NAME" "1 inCheck " "Found entity 1: inCheck" {  } { { "../Elementos/elementos do datapath/inCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/inCheck.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-hardware " "Found design unit 1: branch-hardware" {  } { { "../Elementos/elementos do datapath/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/branch.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../Elementos/elementos do datapath/branch.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos do datapath/addresssignal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos do datapath/addresssignal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressSignal-hardware " "Found design unit 1: addressSignal-hardware" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressSignal " "Found entity 1: addressSignal" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da alu/alu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da alu/alu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu1-hardware " "Found design unit 1: alu1-hardware" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu1 " "Found entity 1: alu1" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/writercontroler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/writercontroler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 writerControler-design " "Found design unit 1: writerControler-design" {  } { { "../Elementos/elementos da memória/writerControler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/writerControler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""} { "Info" "ISGN_ENTITY_NAME" "1 writerControler " "Found entity 1: writerControler" {  } { { "../Elementos/elementos da memória/writerControler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/writerControler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/unidadedememoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/unidadedememoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadedememoria-SYN " "Found design unit 1: unidadedememoria-SYN" {  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeMemoria " "Found entity 1: UnidadeDeMemoria" {  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/mux2to1_11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/mux2to1_11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_11-design " "Found design unit 1: mux2to1_11-design" {  } { { "../Elementos/elementos da memória/mux2to1_11.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mux2to1_11.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_11 " "Found entity 1: mux2to1_11" {  } { { "../Elementos/elementos da memória/mux2to1_11.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mux2to1_11.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-design " "Found design unit 1: mux2to1-design" {  } { { "../Elementos/elementos da memória/mux2to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "../Elementos/elementos da memória/mux2to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/mult8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/mult8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult8-design " "Found design unit 1: mult8-design" {  } { { "../Elementos/elementos da memória/mult8.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mult8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult8 " "Found entity 1: mult8" {  } { { "../Elementos/elementos da memória/mult8.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mult8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/macromemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/macromemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 macroMemoria-design " "Found design unit 1: macroMemoria-design" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616577 ""} { "Info" "ISGN_ENTITY_NAME" "1 macroMemoria " "Found entity 1: macroMemoria" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-design " "Found design unit 1: deslocador-design" {  } { { "../Elementos/elementos da memória/deslocador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/deslocador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616582 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "../Elementos/elementos da memória/deslocador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/deslocador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/concatenador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/concatenador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenador-design " "Found design unit 1: concatenador-design" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616582 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenador " "Found entity 1: concatenador" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/jygos/projeto risc v/elementos/elementos da memória/addresscontroler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /jygos/projeto risc v/elementos/elementos da memória/addresscontroler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressControler-design " "Found design unit 1: addressControler-design" {  } { { "../Elementos/elementos da memória/addressControler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/addressControler.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616587 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressControler " "Found entity 1: addressControler" {  } { { "../Elementos/elementos da memória/addressControler.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/addressControler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575637616629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inCheck inCheck:checkIn " "Elaborating entity \"inCheck\" for hierarchy \"inCheck:checkIn\"" {  } { { "../Elementos/datapath.vhd" "checkIn" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outCheck outCheck:checkOut " "Elaborating entity \"outCheck\" for hierarchy \"outCheck:checkOut\"" {  } { { "../Elementos/datapath.vhd" "checkOut" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616692 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] outCheck.vhd(17) " "Inferred latch for \"S\[0\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] outCheck.vhd(17) " "Inferred latch for \"S\[1\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] outCheck.vhd(17) " "Inferred latch for \"S\[2\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] outCheck.vhd(17) " "Inferred latch for \"S\[3\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] outCheck.vhd(17) " "Inferred latch for \"S\[4\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] outCheck.vhd(17) " "Inferred latch for \"S\[5\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] outCheck.vhd(17) " "Inferred latch for \"S\[6\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] outCheck.vhd(17) " "Inferred latch for \"S\[7\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] outCheck.vhd(17) " "Inferred latch for \"S\[8\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] outCheck.vhd(17) " "Inferred latch for \"S\[9\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] outCheck.vhd(17) " "Inferred latch for \"S\[10\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] outCheck.vhd(17) " "Inferred latch for \"S\[11\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] outCheck.vhd(17) " "Inferred latch for \"S\[12\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] outCheck.vhd(17) " "Inferred latch for \"S\[13\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] outCheck.vhd(17) " "Inferred latch for \"S\[14\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] outCheck.vhd(17) " "Inferred latch for \"S\[15\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] outCheck.vhd(17) " "Inferred latch for \"S\[16\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] outCheck.vhd(17) " "Inferred latch for \"S\[17\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] outCheck.vhd(17) " "Inferred latch for \"S\[18\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] outCheck.vhd(17) " "Inferred latch for \"S\[19\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] outCheck.vhd(17) " "Inferred latch for \"S\[20\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] outCheck.vhd(17) " "Inferred latch for \"S\[21\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] outCheck.vhd(17) " "Inferred latch for \"S\[22\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] outCheck.vhd(17) " "Inferred latch for \"S\[23\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] outCheck.vhd(17) " "Inferred latch for \"S\[24\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] outCheck.vhd(17) " "Inferred latch for \"S\[25\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] outCheck.vhd(17) " "Inferred latch for \"S\[26\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] outCheck.vhd(17) " "Inferred latch for \"S\[27\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] outCheck.vhd(17) " "Inferred latch for \"S\[28\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] outCheck.vhd(17) " "Inferred latch for \"S\[29\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] outCheck.vhd(17) " "Inferred latch for \"S\[30\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] outCheck.vhd(17) " "Inferred latch for \"S\[31\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[32\] outCheck.vhd(17) " "Inferred latch for \"S\[32\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[33\] outCheck.vhd(17) " "Inferred latch for \"S\[33\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[34\] outCheck.vhd(17) " "Inferred latch for \"S\[34\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[35\] outCheck.vhd(17) " "Inferred latch for \"S\[35\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[36\] outCheck.vhd(17) " "Inferred latch for \"S\[36\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[37\] outCheck.vhd(17) " "Inferred latch for \"S\[37\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[38\] outCheck.vhd(17) " "Inferred latch for \"S\[38\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[39\] outCheck.vhd(17) " "Inferred latch for \"S\[39\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[40\] outCheck.vhd(17) " "Inferred latch for \"S\[40\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[41\] outCheck.vhd(17) " "Inferred latch for \"S\[41\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[42\] outCheck.vhd(17) " "Inferred latch for \"S\[42\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[43\] outCheck.vhd(17) " "Inferred latch for \"S\[43\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[44\] outCheck.vhd(17) " "Inferred latch for \"S\[44\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[45\] outCheck.vhd(17) " "Inferred latch for \"S\[45\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[46\] outCheck.vhd(17) " "Inferred latch for \"S\[46\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[47\] outCheck.vhd(17) " "Inferred latch for \"S\[47\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[48\] outCheck.vhd(17) " "Inferred latch for \"S\[48\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[49\] outCheck.vhd(17) " "Inferred latch for \"S\[49\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[50\] outCheck.vhd(17) " "Inferred latch for \"S\[50\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[51\] outCheck.vhd(17) " "Inferred latch for \"S\[51\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[52\] outCheck.vhd(17) " "Inferred latch for \"S\[52\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[53\] outCheck.vhd(17) " "Inferred latch for \"S\[53\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[54\] outCheck.vhd(17) " "Inferred latch for \"S\[54\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[55\] outCheck.vhd(17) " "Inferred latch for \"S\[55\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[56\] outCheck.vhd(17) " "Inferred latch for \"S\[56\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[57\] outCheck.vhd(17) " "Inferred latch for \"S\[57\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[58\] outCheck.vhd(17) " "Inferred latch for \"S\[58\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[59\] outCheck.vhd(17) " "Inferred latch for \"S\[59\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[60\] outCheck.vhd(17) " "Inferred latch for \"S\[60\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[61\] outCheck.vhd(17) " "Inferred latch for \"S\[61\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[62\] outCheck.vhd(17) " "Inferred latch for \"S\[62\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[63\] outCheck.vhd(17) " "Inferred latch for \"S\[63\]\" at outCheck.vhd(17)" {  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616697 "|datapath|outCheck:checkOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressSignal addressSignal:addressSignal_1 " "Elaborating entity \"addressSignal\" for hierarchy \"addressSignal:addressSignal_1\"" {  } { { "../Elementos/datapath.vhd" "addressSignal_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616702 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] addressSignal.vhd(18) " "Inferred latch for \"S\[0\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] addressSignal.vhd(18) " "Inferred latch for \"S\[1\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] addressSignal.vhd(18) " "Inferred latch for \"S\[2\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] addressSignal.vhd(18) " "Inferred latch for \"S\[3\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] addressSignal.vhd(18) " "Inferred latch for \"S\[4\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] addressSignal.vhd(18) " "Inferred latch for \"S\[5\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] addressSignal.vhd(18) " "Inferred latch for \"S\[6\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] addressSignal.vhd(18) " "Inferred latch for \"S\[7\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] addressSignal.vhd(18) " "Inferred latch for \"S\[8\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] addressSignal.vhd(18) " "Inferred latch for \"S\[9\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] addressSignal.vhd(18) " "Inferred latch for \"S\[10\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] addressSignal.vhd(18) " "Inferred latch for \"S\[11\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] addressSignal.vhd(18) " "Inferred latch for \"S\[12\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] addressSignal.vhd(18) " "Inferred latch for \"S\[13\]\" at addressSignal.vhd(18)" {  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616702 "|datapath|addressSignal:addressSignal_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "macroMemoria macroMemoria:memoriaPrograma " "Elaborating entity \"macroMemoria\" for hierarchy \"macroMemoria:memoriaPrograma\"" {  } { { "../Elementos/datapath.vhd" "memoriaPrograma" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador macroMemoria:memoriaPrograma\|deslocador:deslocador1 " "Elaborating entity \"deslocador\" for hierarchy \"macroMemoria:memoriaPrograma\|deslocador:deslocador1\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "deslocador1" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult8 macroMemoria:memoriaPrograma\|deslocador:deslocador1\|mult8:mult " "Elaborating entity \"mult8\" for hierarchy \"macroMemoria:memoriaPrograma\|deslocador:deslocador1\|mult8:mult\"" {  } { { "../Elementos/elementos da memória/deslocador.vhd" "mult" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/deslocador.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616712 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux mult8.vhd(13) " "VHDL Signal Declaration warning at mult8.vhd(13): used explicit default value for signal \"aux\" because signal was never assigned a value" {  } { { "../Elementos/elementos da memória/mult8.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/mult8.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575637616712 "|datapath|macroMemoria:memoriaPrograma|deslocador:deslocador1|mult8:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressControler macroMemoria:memoriaPrograma\|addressControler:controlador_endereco " "Elaborating entity \"addressControler\" for hierarchy \"macroMemoria:memoriaPrograma\|addressControler:controlador_endereco\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "controlador_endereco" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_11 macroMemoria:memoriaPrograma\|addressControler:controlador_endereco\|mux2to1_11:mux0 " "Elaborating entity \"mux2to1_11\" for hierarchy \"macroMemoria:memoriaPrograma\|addressControler:controlador_endereco\|mux2to1_11:mux0\"" {  } { { "../Elementos/elementos da memória/addressControler.vhd" "mux0" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/addressControler.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writerControler macroMemoria:memoriaPrograma\|writerControler:controlador_escrita " "Elaborating entity \"writerControler\" for hierarchy \"macroMemoria:memoriaPrograma\|writerControler:controlador_escrita\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "controlador_escrita" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeMemoria macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0 " "Elaborating entity \"UnidadeDeMemoria\" for hierarchy \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "memoria0" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\"" {  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "altsyncram_component" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\"" {  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component " "Instantiated megafunction \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616767 ""}  } { { "../Elementos/elementos da memória/UnidadeDeMemoria.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/UnidadeDeMemoria.vhd" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575637616767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7a1 " "Found entity 1: altsyncram_m7a1" {  } { { "db/altsyncram_m7a1.tdf" "" { Text "D:/jygos/Projeto Risc V/Datapath/db/altsyncram_m7a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575637616830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575637616830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7a1 macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\|altsyncram_m7a1:auto_generated " "Elaborating entity \"altsyncram_m7a1\" for hierarchy \"macroMemoria:memoriaPrograma\|UnidadeDeMemoria:memoria0\|altsyncram:altsyncram_component\|altsyncram_m7a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenador macroMemoria:memoriaPrograma\|concatenador:concatenador1 " "Elaborating entity \"concatenador\" for hierarchy \"macroMemoria:memoriaPrograma\|concatenador:concatenador1\"" {  } { { "../Elementos/elementos da memória/macroMemoria.vhd" "concatenador1" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/macroMemoria.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616907 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "aux concatenador.vhd(16) " "VHDL Signal Declaration warning at concatenador.vhd(16): used explicit default value for signal \"aux\" because signal was never assigned a value" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] concatenador.vhd(24) " "Inferred latch for \"saida\[0\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] concatenador.vhd(24) " "Inferred latch for \"saida\[1\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] concatenador.vhd(24) " "Inferred latch for \"saida\[2\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] concatenador.vhd(24) " "Inferred latch for \"saida\[3\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] concatenador.vhd(24) " "Inferred latch for \"saida\[4\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] concatenador.vhd(24) " "Inferred latch for \"saida\[5\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] concatenador.vhd(24) " "Inferred latch for \"saida\[6\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] concatenador.vhd(24) " "Inferred latch for \"saida\[7\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] concatenador.vhd(24) " "Inferred latch for \"saida\[8\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] concatenador.vhd(24) " "Inferred latch for \"saida\[9\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] concatenador.vhd(24) " "Inferred latch for \"saida\[10\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] concatenador.vhd(24) " "Inferred latch for \"saida\[11\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] concatenador.vhd(24) " "Inferred latch for \"saida\[12\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] concatenador.vhd(24) " "Inferred latch for \"saida\[13\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] concatenador.vhd(24) " "Inferred latch for \"saida\[14\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] concatenador.vhd(24) " "Inferred latch for \"saida\[15\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] concatenador.vhd(24) " "Inferred latch for \"saida\[16\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] concatenador.vhd(24) " "Inferred latch for \"saida\[17\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] concatenador.vhd(24) " "Inferred latch for \"saida\[18\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] concatenador.vhd(24) " "Inferred latch for \"saida\[19\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] concatenador.vhd(24) " "Inferred latch for \"saida\[20\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] concatenador.vhd(24) " "Inferred latch for \"saida\[21\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] concatenador.vhd(24) " "Inferred latch for \"saida\[22\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] concatenador.vhd(24) " "Inferred latch for \"saida\[23\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] concatenador.vhd(24) " "Inferred latch for \"saida\[24\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] concatenador.vhd(24) " "Inferred latch for \"saida\[25\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] concatenador.vhd(24) " "Inferred latch for \"saida\[26\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] concatenador.vhd(24) " "Inferred latch for \"saida\[27\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] concatenador.vhd(24) " "Inferred latch for \"saida\[28\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] concatenador.vhd(24) " "Inferred latch for \"saida\[29\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] concatenador.vhd(24) " "Inferred latch for \"saida\[30\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] concatenador.vhd(24) " "Inferred latch for \"saida\[31\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[32\] concatenador.vhd(24) " "Inferred latch for \"saida\[32\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[33\] concatenador.vhd(24) " "Inferred latch for \"saida\[33\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[34\] concatenador.vhd(24) " "Inferred latch for \"saida\[34\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[35\] concatenador.vhd(24) " "Inferred latch for \"saida\[35\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[36\] concatenador.vhd(24) " "Inferred latch for \"saida\[36\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[37\] concatenador.vhd(24) " "Inferred latch for \"saida\[37\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[38\] concatenador.vhd(24) " "Inferred latch for \"saida\[38\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[39\] concatenador.vhd(24) " "Inferred latch for \"saida\[39\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[40\] concatenador.vhd(24) " "Inferred latch for \"saida\[40\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[41\] concatenador.vhd(24) " "Inferred latch for \"saida\[41\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[42\] concatenador.vhd(24) " "Inferred latch for \"saida\[42\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[43\] concatenador.vhd(24) " "Inferred latch for \"saida\[43\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[44\] concatenador.vhd(24) " "Inferred latch for \"saida\[44\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[45\] concatenador.vhd(24) " "Inferred latch for \"saida\[45\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[46\] concatenador.vhd(24) " "Inferred latch for \"saida\[46\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[47\] concatenador.vhd(24) " "Inferred latch for \"saida\[47\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[48\] concatenador.vhd(24) " "Inferred latch for \"saida\[48\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[49\] concatenador.vhd(24) " "Inferred latch for \"saida\[49\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[50\] concatenador.vhd(24) " "Inferred latch for \"saida\[50\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[51\] concatenador.vhd(24) " "Inferred latch for \"saida\[51\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[52\] concatenador.vhd(24) " "Inferred latch for \"saida\[52\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[53\] concatenador.vhd(24) " "Inferred latch for \"saida\[53\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[54\] concatenador.vhd(24) " "Inferred latch for \"saida\[54\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[55\] concatenador.vhd(24) " "Inferred latch for \"saida\[55\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[56\] concatenador.vhd(24) " "Inferred latch for \"saida\[56\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[57\] concatenador.vhd(24) " "Inferred latch for \"saida\[57\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[58\] concatenador.vhd(24) " "Inferred latch for \"saida\[58\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[59\] concatenador.vhd(24) " "Inferred latch for \"saida\[59\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[60\] concatenador.vhd(24) " "Inferred latch for \"saida\[60\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[61\] concatenador.vhd(24) " "Inferred latch for \"saida\[61\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[62\] concatenador.vhd(24) " "Inferred latch for \"saida\[62\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[63\] concatenador.vhd(24) " "Inferred latch for \"saida\[63\]\" at concatenador.vhd(24)" {  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616912 "|datapath|macroMemoria:memoriaPrograma|concatenador:concatenador1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RI RI:RI1 " "Elaborating entity \"RI\" for hierarchy \"RI:RI1\"" {  } { { "../Elementos/datapath.vhd" "RI1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile1\"" {  } { { "../Elementos/datapath.vhd" "regfile1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 regfile:regfile1\|reg32:RegX0 " "Elaborating entity \"reg32\" for hierarchy \"regfile:regfile1\|reg32:RegX0\"" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "RegX0" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32to1 regfile:regfile1\|mux32to1:Mux_rs1 " "Elaborating entity \"mux32to1\" for hierarchy \"regfile:regfile1\|mux32to1:Mux_rs1\"" {  } { { "../Elementos/elementos do regfile/regfile.vhd" "Mux_rs1" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/regfile.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC1 " "Elaborating entity \"PC\" for hierarchy \"PC:PC1\"" {  } { { "../Elementos/datapath.vhd" "PC1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mux3:mux3_1 " "Elaborating entity \"mux3\" for hierarchy \"mux3:mux3_1\"" {  } { { "../Elementos/datapath.vhd" "mux3_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616977 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] mux3.vhd(21) " "Inferred latch for \"S\[0\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] mux3.vhd(21) " "Inferred latch for \"S\[1\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] mux3.vhd(21) " "Inferred latch for \"S\[2\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] mux3.vhd(21) " "Inferred latch for \"S\[3\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] mux3.vhd(21) " "Inferred latch for \"S\[4\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] mux3.vhd(21) " "Inferred latch for \"S\[5\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] mux3.vhd(21) " "Inferred latch for \"S\[6\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] mux3.vhd(21) " "Inferred latch for \"S\[7\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[8\] mux3.vhd(21) " "Inferred latch for \"S\[8\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[9\] mux3.vhd(21) " "Inferred latch for \"S\[9\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[10\] mux3.vhd(21) " "Inferred latch for \"S\[10\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[11\] mux3.vhd(21) " "Inferred latch for \"S\[11\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[12\] mux3.vhd(21) " "Inferred latch for \"S\[12\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[13\] mux3.vhd(21) " "Inferred latch for \"S\[13\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[14\] mux3.vhd(21) " "Inferred latch for \"S\[14\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[15\] mux3.vhd(21) " "Inferred latch for \"S\[15\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[16\] mux3.vhd(21) " "Inferred latch for \"S\[16\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[17\] mux3.vhd(21) " "Inferred latch for \"S\[17\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[18\] mux3.vhd(21) " "Inferred latch for \"S\[18\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[19\] mux3.vhd(21) " "Inferred latch for \"S\[19\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[20\] mux3.vhd(21) " "Inferred latch for \"S\[20\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[21\] mux3.vhd(21) " "Inferred latch for \"S\[21\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[22\] mux3.vhd(21) " "Inferred latch for \"S\[22\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[23\] mux3.vhd(21) " "Inferred latch for \"S\[23\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[24\] mux3.vhd(21) " "Inferred latch for \"S\[24\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[25\] mux3.vhd(21) " "Inferred latch for \"S\[25\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[26\] mux3.vhd(21) " "Inferred latch for \"S\[26\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[27\] mux3.vhd(21) " "Inferred latch for \"S\[27\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[28\] mux3.vhd(21) " "Inferred latch for \"S\[28\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[29\] mux3.vhd(21) " "Inferred latch for \"S\[29\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[30\] mux3.vhd(21) " "Inferred latch for \"S\[30\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[31\] mux3.vhd(21) " "Inferred latch for \"S\[31\]\" at mux3.vhd(21)" {  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637616977 "|datapath|mux3:mux3_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux2_1 " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux2_1\"" {  } { { "../Elementos/datapath.vhd" "mux2_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:mux1_1 " "Elaborating entity \"mux1\" for hierarchy \"mux1:mux1_1\"" {  } { { "../Elementos/datapath.vhd" "mux1_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux0 mux0:mux0_1 " "Elaborating entity \"mux0\" for hierarchy \"mux0:mux0_1\"" {  } { { "../Elementos/datapath.vhd" "mux0_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch branch:branch1 " "Elaborating entity \"branch\" for hierarchy \"branch:branch1\"" {  } { { "../Elementos/datapath.vhd" "branch1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu1 alu1:alu1_1 " "Elaborating entity \"alu1\" for hierarchy \"alu1:alu1_1\"" {  } { { "../Elementos/datapath.vhd" "alu1_1" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575637616987 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux64 alu1.vhd(21) " "VHDL Process Statement warning at alu1.vhd(21): inferring latch(es) for signal or variable \"aux64\", which holds its previous value in one or more paths through the process" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux2_64 alu1.vhd(21) " "VHDL Process Statement warning at alu1.vhd(21): inferring latch(es) for signal or variable \"aux2_64\", which holds its previous value in one or more paths through the process" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[0\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[0\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[1\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[1\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[2\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[2\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[3\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[3\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[4\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[4\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[5\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[5\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[6\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[6\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[7\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[7\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[8\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[8\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[9\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[9\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[10\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[10\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[11\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[11\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[12\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[12\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[13\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[13\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[14\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[14\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[15\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[15\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[16\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[16\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[17\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[17\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[18\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[18\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[19\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[19\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[20\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[20\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[21\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[21\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[22\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[22\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[23\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[23\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[24\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[24\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[25\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[25\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[26\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[26\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[27\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[27\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[28\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[28\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[29\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[29\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[30\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[30\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[31\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[31\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[32\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[32\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[33\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[33\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[34\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[34\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[35\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[35\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[36\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[36\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[37\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[37\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[38\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[38\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[39\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[39\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[40\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[40\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[41\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[41\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[42\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[42\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[43\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[43\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[44\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[44\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[45\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[45\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[46\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[46\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[47\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[47\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[48\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[48\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[49\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[49\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[50\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[50\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[51\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[51\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[52\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[52\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[53\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[53\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[54\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[54\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[55\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[55\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[56\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[56\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[57\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[57\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[58\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[58\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[59\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[59\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[60\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[60\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[61\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[61\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[62\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[62\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux2_64\[63\] alu1.vhd(21) " "Inferred latch for \"aux2_64\[63\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[0\] alu1.vhd(21) " "Inferred latch for \"aux64\[0\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[1\] alu1.vhd(21) " "Inferred latch for \"aux64\[1\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[2\] alu1.vhd(21) " "Inferred latch for \"aux64\[2\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[3\] alu1.vhd(21) " "Inferred latch for \"aux64\[3\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[4\] alu1.vhd(21) " "Inferred latch for \"aux64\[4\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[5\] alu1.vhd(21) " "Inferred latch for \"aux64\[5\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[6\] alu1.vhd(21) " "Inferred latch for \"aux64\[6\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[7\] alu1.vhd(21) " "Inferred latch for \"aux64\[7\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[8\] alu1.vhd(21) " "Inferred latch for \"aux64\[8\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[9\] alu1.vhd(21) " "Inferred latch for \"aux64\[9\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[10\] alu1.vhd(21) " "Inferred latch for \"aux64\[10\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[11\] alu1.vhd(21) " "Inferred latch for \"aux64\[11\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[12\] alu1.vhd(21) " "Inferred latch for \"aux64\[12\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617063 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[13\] alu1.vhd(21) " "Inferred latch for \"aux64\[13\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[14\] alu1.vhd(21) " "Inferred latch for \"aux64\[14\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[15\] alu1.vhd(21) " "Inferred latch for \"aux64\[15\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[16\] alu1.vhd(21) " "Inferred latch for \"aux64\[16\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[17\] alu1.vhd(21) " "Inferred latch for \"aux64\[17\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[18\] alu1.vhd(21) " "Inferred latch for \"aux64\[18\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[19\] alu1.vhd(21) " "Inferred latch for \"aux64\[19\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[20\] alu1.vhd(21) " "Inferred latch for \"aux64\[20\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[21\] alu1.vhd(21) " "Inferred latch for \"aux64\[21\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[22\] alu1.vhd(21) " "Inferred latch for \"aux64\[22\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[23\] alu1.vhd(21) " "Inferred latch for \"aux64\[23\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[24\] alu1.vhd(21) " "Inferred latch for \"aux64\[24\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[25\] alu1.vhd(21) " "Inferred latch for \"aux64\[25\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[26\] alu1.vhd(21) " "Inferred latch for \"aux64\[26\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[27\] alu1.vhd(21) " "Inferred latch for \"aux64\[27\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[28\] alu1.vhd(21) " "Inferred latch for \"aux64\[28\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[29\] alu1.vhd(21) " "Inferred latch for \"aux64\[29\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[30\] alu1.vhd(21) " "Inferred latch for \"aux64\[30\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[31\] alu1.vhd(21) " "Inferred latch for \"aux64\[31\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[32\] alu1.vhd(21) " "Inferred latch for \"aux64\[32\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[33\] alu1.vhd(21) " "Inferred latch for \"aux64\[33\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[34\] alu1.vhd(21) " "Inferred latch for \"aux64\[34\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[35\] alu1.vhd(21) " "Inferred latch for \"aux64\[35\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[36\] alu1.vhd(21) " "Inferred latch for \"aux64\[36\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[37\] alu1.vhd(21) " "Inferred latch for \"aux64\[37\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[38\] alu1.vhd(21) " "Inferred latch for \"aux64\[38\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[39\] alu1.vhd(21) " "Inferred latch for \"aux64\[39\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[40\] alu1.vhd(21) " "Inferred latch for \"aux64\[40\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[41\] alu1.vhd(21) " "Inferred latch for \"aux64\[41\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[42\] alu1.vhd(21) " "Inferred latch for \"aux64\[42\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[43\] alu1.vhd(21) " "Inferred latch for \"aux64\[43\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[44\] alu1.vhd(21) " "Inferred latch for \"aux64\[44\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[45\] alu1.vhd(21) " "Inferred latch for \"aux64\[45\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[46\] alu1.vhd(21) " "Inferred latch for \"aux64\[46\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[47\] alu1.vhd(21) " "Inferred latch for \"aux64\[47\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[48\] alu1.vhd(21) " "Inferred latch for \"aux64\[48\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[49\] alu1.vhd(21) " "Inferred latch for \"aux64\[49\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[50\] alu1.vhd(21) " "Inferred latch for \"aux64\[50\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[51\] alu1.vhd(21) " "Inferred latch for \"aux64\[51\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[52\] alu1.vhd(21) " "Inferred latch for \"aux64\[52\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[53\] alu1.vhd(21) " "Inferred latch for \"aux64\[53\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[54\] alu1.vhd(21) " "Inferred latch for \"aux64\[54\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[55\] alu1.vhd(21) " "Inferred latch for \"aux64\[55\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[56\] alu1.vhd(21) " "Inferred latch for \"aux64\[56\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[57\] alu1.vhd(21) " "Inferred latch for \"aux64\[57\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[58\] alu1.vhd(21) " "Inferred latch for \"aux64\[58\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[59\] alu1.vhd(21) " "Inferred latch for \"aux64\[59\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[60\] alu1.vhd(21) " "Inferred latch for \"aux64\[60\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[61\] alu1.vhd(21) " "Inferred latch for \"aux64\[61\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[62\] alu1.vhd(21) " "Inferred latch for \"aux64\[62\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux64\[63\] alu1.vhd(21) " "Inferred latch for \"aux64\[63\]\" at alu1.vhd(21)" {  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1575637617067 "|datapath|alu1:alu1_1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[0\] " "Latch outCheck:checkOut\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[1\] " "Latch outCheck:checkOut\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[2\] " "Latch outCheck:checkOut\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[3\] " "Latch outCheck:checkOut\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[4\] " "Latch outCheck:checkOut\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[5\] " "Latch outCheck:checkOut\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[6\] " "Latch outCheck:checkOut\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[7\] " "Latch outCheck:checkOut\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[8\] " "Latch outCheck:checkOut\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[9\] " "Latch outCheck:checkOut\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[10\] " "Latch outCheck:checkOut\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[11\] " "Latch outCheck:checkOut\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[12\] " "Latch outCheck:checkOut\|S\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[13\] " "Latch outCheck:checkOut\|S\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[14\] " "Latch outCheck:checkOut\|S\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[15\] " "Latch outCheck:checkOut\|S\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[16\] " "Latch outCheck:checkOut\|S\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[17\] " "Latch outCheck:checkOut\|S\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[18\] " "Latch outCheck:checkOut\|S\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[19\] " "Latch outCheck:checkOut\|S\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[20\] " "Latch outCheck:checkOut\|S\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[21\] " "Latch outCheck:checkOut\|S\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[22\] " "Latch outCheck:checkOut\|S\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[23\] " "Latch outCheck:checkOut\|S\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[24\] " "Latch outCheck:checkOut\|S\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[25\] " "Latch outCheck:checkOut\|S\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[26\] " "Latch outCheck:checkOut\|S\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[27\] " "Latch outCheck:checkOut\|S\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[28\] " "Latch outCheck:checkOut\|S\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[29\] " "Latch outCheck:checkOut\|S\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708685 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[30\] " "Latch outCheck:checkOut\|S\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[31\] " "Latch outCheck:checkOut\|S\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux32~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux32~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[32\] " "Latch outCheck:checkOut\|S\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[33\] " "Latch outCheck:checkOut\|S\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[34\] " "Latch outCheck:checkOut\|S\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[35\] " "Latch outCheck:checkOut\|S\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[36\] " "Latch outCheck:checkOut\|S\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[37\] " "Latch outCheck:checkOut\|S\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[38\] " "Latch outCheck:checkOut\|S\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[39\] " "Latch outCheck:checkOut\|S\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[40\] " "Latch outCheck:checkOut\|S\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[41\] " "Latch outCheck:checkOut\|S\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[42\] " "Latch outCheck:checkOut\|S\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[43\] " "Latch outCheck:checkOut\|S\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[44\] " "Latch outCheck:checkOut\|S\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708693 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[45\] " "Latch outCheck:checkOut\|S\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[46\] " "Latch outCheck:checkOut\|S\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[47\] " "Latch outCheck:checkOut\|S\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[48\] " "Latch outCheck:checkOut\|S\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[49\] " "Latch outCheck:checkOut\|S\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[50\] " "Latch outCheck:checkOut\|S\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[51\] " "Latch outCheck:checkOut\|S\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[52\] " "Latch outCheck:checkOut\|S\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[53\] " "Latch outCheck:checkOut\|S\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[54\] " "Latch outCheck:checkOut\|S\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[55\] " "Latch outCheck:checkOut\|S\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[56\] " "Latch outCheck:checkOut\|S\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[57\] " "Latch outCheck:checkOut\|S\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[58\] " "Latch outCheck:checkOut\|S\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[59\] " "Latch outCheck:checkOut\|S\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[60\] " "Latch outCheck:checkOut\|S\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[61\] " "Latch outCheck:checkOut\|S\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[62\] " "Latch outCheck:checkOut\|S\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux44~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "outCheck:checkOut\|S\[63\] " "Latch outCheck:checkOut\|S\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regfile:regfile1\|mux32to1:Mux_rs2\|Mux0~synth " "Ports D and ENA on the latch are fed by the same signal regfile:regfile1\|mux32to1:Mux_rs2\|Mux0~synth" {  } { { "../Elementos/elementos do regfile/mux32to1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do regfile/mux32to1.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/outCheck.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/outCheck.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[0\] " "Latch addressSignal:addressSignal_1\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[1\] " "Latch addressSignal:addressSignal_1\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[2\] " "Latch addressSignal:addressSignal_1\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[3\] " "Latch addressSignal:addressSignal_1\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[4\] " "Latch addressSignal:addressSignal_1\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[5\] " "Latch addressSignal:addressSignal_1\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[6\] " "Latch addressSignal:addressSignal_1\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[7\] " "Latch addressSignal:addressSignal_1\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[8\] " "Latch addressSignal:addressSignal_1\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[9\] " "Latch addressSignal:addressSignal_1\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[10\] " "Latch addressSignal:addressSignal_1\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[11\] " "Latch addressSignal:addressSignal_1\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[12\] " "Latch addressSignal:addressSignal_1\|S\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "addressSignal:addressSignal_1\|S\[13\] " "Latch addressSignal:addressSignal_1\|S\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos do datapath/addressSignal.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/addressSignal.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[31\] " "Latch alu1:alu1_1\|aux64\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[31\] " "Latch alu1:alu1_1\|aux2_64\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[63\] " "Latch alu1:alu1_1\|aux64\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[62\] " "Latch alu1:alu1_1\|aux64\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[61\] " "Latch alu1:alu1_1\|aux64\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[60\] " "Latch alu1:alu1_1\|aux64\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[59\] " "Latch alu1:alu1_1\|aux64\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[58\] " "Latch alu1:alu1_1\|aux64\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[57\] " "Latch alu1:alu1_1\|aux64\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[56\] " "Latch alu1:alu1_1\|aux64\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[55\] " "Latch alu1:alu1_1\|aux64\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[54\] " "Latch alu1:alu1_1\|aux64\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[53\] " "Latch alu1:alu1_1\|aux64\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[52\] " "Latch alu1:alu1_1\|aux64\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[51\] " "Latch alu1:alu1_1\|aux64\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[50\] " "Latch alu1:alu1_1\|aux64\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[49\] " "Latch alu1:alu1_1\|aux64\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[48\] " "Latch alu1:alu1_1\|aux64\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[47\] " "Latch alu1:alu1_1\|aux64\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[46\] " "Latch alu1:alu1_1\|aux64\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[45\] " "Latch alu1:alu1_1\|aux64\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[44\] " "Latch alu1:alu1_1\|aux64\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[43\] " "Latch alu1:alu1_1\|aux64\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[42\] " "Latch alu1:alu1_1\|aux64\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708695 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708695 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[41\] " "Latch alu1:alu1_1\|aux64\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[40\] " "Latch alu1:alu1_1\|aux64\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[39\] " "Latch alu1:alu1_1\|aux64\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[38\] " "Latch alu1:alu1_1\|aux64\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[37\] " "Latch alu1:alu1_1\|aux64\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[36\] " "Latch alu1:alu1_1\|aux64\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[35\] " "Latch alu1:alu1_1\|aux64\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[34\] " "Latch alu1:alu1_1\|aux64\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[33\] " "Latch alu1:alu1_1\|aux64\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[32\] " "Latch alu1:alu1_1\|aux64\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[30\] " "Latch alu1:alu1_1\|aux64\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[29\] " "Latch alu1:alu1_1\|aux64\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[28\] " "Latch alu1:alu1_1\|aux64\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[27\] " "Latch alu1:alu1_1\|aux64\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[26\] " "Latch alu1:alu1_1\|aux64\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[25\] " "Latch alu1:alu1_1\|aux64\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[24\] " "Latch alu1:alu1_1\|aux64\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708703 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708703 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[23\] " "Latch alu1:alu1_1\|aux64\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[22\] " "Latch alu1:alu1_1\|aux64\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[21\] " "Latch alu1:alu1_1\|aux64\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[20\] " "Latch alu1:alu1_1\|aux64\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[19\] " "Latch alu1:alu1_1\|aux64\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[18\] " "Latch alu1:alu1_1\|aux64\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[17\] " "Latch alu1:alu1_1\|aux64\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[16\] " "Latch alu1:alu1_1\|aux64\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[15\] " "Latch alu1:alu1_1\|aux64\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[14\] " "Latch alu1:alu1_1\|aux64\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[13\] " "Latch alu1:alu1_1\|aux64\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[12\] " "Latch alu1:alu1_1\|aux64\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[11\] " "Latch alu1:alu1_1\|aux64\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[10\] " "Latch alu1:alu1_1\|aux64\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[9\] " "Latch alu1:alu1_1\|aux64\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[8\] " "Latch alu1:alu1_1\|aux64\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[7\] " "Latch alu1:alu1_1\|aux64\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[6\] " "Latch alu1:alu1_1\|aux64\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[5\] " "Latch alu1:alu1_1\|aux64\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[4\] " "Latch alu1:alu1_1\|aux64\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[3\] " "Latch alu1:alu1_1\|aux64\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[2\] " "Latch alu1:alu1_1\|aux64\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[1\] " "Latch alu1:alu1_1\|aux64\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux64\[0\] " "Latch alu1:alu1_1\|aux64\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[3\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[3\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[63\] " "Latch alu1:alu1_1\|aux2_64\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[63\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[62\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[62\] " "Latch alu1:alu1_1\|aux2_64\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[61\] " "Latch alu1:alu1_1\|aux2_64\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[61\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[60\] " "Latch alu1:alu1_1\|aux2_64\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[60\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[59\] " "Latch alu1:alu1_1\|aux2_64\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[59\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[58\] " "Latch alu1:alu1_1\|aux2_64\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[58\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[57\] " "Latch alu1:alu1_1\|aux2_64\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[57\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[56\] " "Latch alu1:alu1_1\|aux2_64\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[56\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[55\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[55\] " "Latch alu1:alu1_1\|aux2_64\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[54\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[54\] " "Latch alu1:alu1_1\|aux2_64\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[53\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[53\] " "Latch alu1:alu1_1\|aux2_64\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[52\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[52\] " "Latch alu1:alu1_1\|aux2_64\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[51\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[51\] " "Latch alu1:alu1_1\|aux2_64\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[50\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[50\] " "Latch alu1:alu1_1\|aux2_64\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[49\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[49\] " "Latch alu1:alu1_1\|aux2_64\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[48\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[48\] " "Latch alu1:alu1_1\|aux2_64\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[47\] " "Latch alu1:alu1_1\|aux2_64\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[47\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708705 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[46\] " "Latch alu1:alu1_1\|aux2_64\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[46\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[45\] " "Latch alu1:alu1_1\|aux2_64\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[45\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[44\] " "Latch alu1:alu1_1\|aux2_64\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[44\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[43\] " "Latch alu1:alu1_1\|aux2_64\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[43\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[42\] " "Latch alu1:alu1_1\|aux2_64\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[42\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[41\] " "Latch alu1:alu1_1\|aux2_64\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[41\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[40\] " "Latch alu1:alu1_1\|aux2_64\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[40\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708713 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[39\] " "Latch alu1:alu1_1\|aux2_64\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[39\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[38\] " "Latch alu1:alu1_1\|aux2_64\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[38\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[37\] " "Latch alu1:alu1_1\|aux2_64\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[37\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[36\] " "Latch alu1:alu1_1\|aux2_64\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[36\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[35\] " "Latch alu1:alu1_1\|aux2_64\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[35\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[34\] " "Latch alu1:alu1_1\|aux2_64\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[34\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[33\] " "Latch alu1:alu1_1\|aux2_64\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[33\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[32\] " "Latch alu1:alu1_1\|aux2_64\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[32\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[31\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA outANDport " "Ports D and ENA on the latch are fed by the same signal outANDport" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[30\] " "Latch alu1:alu1_1\|aux2_64\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[30\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[29\] " "Latch alu1:alu1_1\|aux2_64\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[29\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[28\] " "Latch alu1:alu1_1\|aux2_64\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[28\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[27\] " "Latch alu1:alu1_1\|aux2_64\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[27\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[26\] " "Latch alu1:alu1_1\|aux2_64\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[26\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[25\] " "Latch alu1:alu1_1\|aux2_64\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[25\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[24\] " "Latch alu1:alu1_1\|aux2_64\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[24\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[23\] " "Latch alu1:alu1_1\|aux2_64\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[23\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[22\] " "Latch alu1:alu1_1\|aux2_64\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[22\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[21\] " "Latch alu1:alu1_1\|aux2_64\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[21\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[20\] " "Latch alu1:alu1_1\|aux2_64\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[20\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[19\] " "Latch alu1:alu1_1\|aux2_64\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[19\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[18\] " "Latch alu1:alu1_1\|aux2_64\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[18\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[17\] " "Latch alu1:alu1_1\|aux2_64\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[17\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[16\] " "Latch alu1:alu1_1\|aux2_64\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[16\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[15\] " "Latch alu1:alu1_1\|aux2_64\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[15\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[13\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[13\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[14\] " "Latch alu1:alu1_1\|aux2_64\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[14\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708715 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[13\] " "Latch alu1:alu1_1\|aux2_64\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[13\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[12\] " "Latch alu1:alu1_1\|aux2_64\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[12\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[11\] " "Latch alu1:alu1_1\|aux2_64\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[11\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[10\] " "Latch alu1:alu1_1\|aux2_64\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[10\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[9\] " "Latch alu1:alu1_1\|aux2_64\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[9\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[8\] " "Latch alu1:alu1_1\|aux2_64\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[8\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RI:RI1\|riOUT\[14\] " "Ports D and ENA on the latch are fed by the same signal RI:RI1\|riOUT\[14\]" {  } { { "../Elementos/elementos do datapath/RI.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/RI.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708723 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[7\] " "Latch alu1:alu1_1\|aux2_64\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[7\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[6\] " "Latch alu1:alu1_1\|aux2_64\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[6\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[5\] " "Latch alu1:alu1_1\|aux2_64\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[5\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[4\] " "Latch alu1:alu1_1\|aux2_64\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[4\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[3\] " "Latch alu1:alu1_1\|aux2_64\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[3\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[2\] " "Latch alu1:alu1_1\|aux2_64\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[2\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[1\] " "Latch alu1:alu1_1\|aux2_64\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[1\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu1:alu1_1\|aux2_64\[0\] " "Latch alu1:alu1_1\|aux2_64\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[0\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[0\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da alu/alu1.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da alu/alu1.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[0\] " "Latch macroMemoria:memoriaPrograma\|concatenador:concatenador1\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selAlu\[4\] " "Ports D and ENA on the latch are fed by the same signal selAlu\[4\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos da memória/concatenador.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos da memória/concatenador.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[0\] " "Latch mux3:mux3_1\|S\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[1\] " "Latch mux3:mux3_1\|S\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[2\] " "Latch mux3:mux3_1\|S\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[3\] " "Latch mux3:mux3_1\|S\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[4\] " "Latch mux3:mux3_1\|S\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[5\] " "Latch mux3:mux3_1\|S\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[6\] " "Latch mux3:mux3_1\|S\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[7\] " "Latch mux3:mux3_1\|S\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[8\] " "Latch mux3:mux3_1\|S\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[9\] " "Latch mux3:mux3_1\|S\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[10\] " "Latch mux3:mux3_1\|S\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux3:mux3_1\|S\[11\] " "Latch mux3:mux3_1\|S\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selMUX3\[1\] " "Ports D and ENA on the latch are fed by the same signal selMUX3\[1\]" {  } { { "../Elementos/datapath.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1575637708725 ""}  } { { "../Elementos/elementos do datapath/mux3.vhd" "" { Text "D:/jygos/Projeto Risc V/Elementos/elementos do datapath/mux3.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1575637708725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575637738408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575637738408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11925 " "Implemented 11925 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "115 " "Implemented 115 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575637739609 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575637739609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11653 " "Implemented 11653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575637739609 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1575637739609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575637739609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 569 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 569 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575637739711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 06 10:08:59 2019 " "Processing ended: Fri Dec 06 10:08:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575637739711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:04 " "Elapsed time: 00:02:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575637739711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575637739711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575637739711 ""}
