// Seed: 565376150
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_4;
  wire id_5;
  assign module_1.id_13 = 0;
  assign id_5 = ~id_4;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    output uwire id_7,
    output tri id_8
);
  tri id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_16 = 1'b0 - 1;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13
  );
endmodule
