pathIdx,startPoint,endPoint,genericPD,pathLength
1,reg_op1_reg_0__clk,latched_store_reg_D,1860.0,23
2,reg_op1_reg_0__clk,decoder_trigger_reg_D,1843.0,23
3,instr_rdinstrh_reg_clk,reg_op1_reg_31__D,1816.0,20
4,instr_rdinstrh_reg_clk,reg_op1_reg_30__D,1816.0,20
5,instr_rdinstrh_reg_clk,reg_op1_reg_29__D,1816.0,20
6,instr_rdinstrh_reg_clk,reg_op1_reg_28__D,1816.0,20
7,instr_rdinstrh_reg_clk,reg_op1_reg_27__D,1816.0,20
8,instr_rdinstrh_reg_clk,reg_op1_reg_26__D,1816.0,20
9,instr_rdinstrh_reg_clk,reg_op1_reg_25__D,1816.0,20
10,instr_rdinstrh_reg_clk,reg_op1_reg_24__D,1816.0,20
11,instr_rdinstrh_reg_clk,reg_op1_reg_23__D,1816.0,20
12,instr_rdinstrh_reg_clk,reg_op1_reg_22__D,1816.0,20
13,instr_rdinstrh_reg_clk,reg_op1_reg_21__D,1816.0,20
14,instr_rdinstrh_reg_clk,reg_op1_reg_20__D,1816.0,20
15,instr_rdinstrh_reg_clk,reg_op1_reg_19__D,1816.0,20
16,instr_rdinstrh_reg_clk,reg_op1_reg_18__D,1816.0,20
17,instr_rdinstrh_reg_clk,reg_op1_reg_17__D,1816.0,20
18,instr_rdinstrh_reg_clk,reg_op1_reg_16__D,1816.0,20
19,instr_rdinstrh_reg_clk,reg_op1_reg_15__D,1816.0,20
20,instr_rdinstrh_reg_clk,reg_op1_reg_14__D,1816.0,20
21,instr_rdinstrh_reg_clk,reg_op1_reg_13__D,1816.0,20
22,instr_rdinstrh_reg_clk,reg_op1_reg_12__D,1816.0,20
23,instr_rdinstrh_reg_clk,reg_op1_reg_11__D,1816.0,20
24,instr_rdinstrh_reg_clk,reg_op1_reg_10__D,1816.0,20
25,instr_rdinstrh_reg_clk,reg_op1_reg_9__D,1816.0,20
26,instr_rdinstrh_reg_clk,reg_op1_reg_8__D,1816.0,20
27,instr_rdinstrh_reg_clk,reg_op1_reg_7__D,1816.0,20
28,instr_rdinstrh_reg_clk,reg_op1_reg_6__D,1816.0,20
29,instr_rdinstrh_reg_clk,reg_op1_reg_5__D,1816.0,20
30,reg_op1_reg_0__clk,mem_do_rinst_reg_D,1808.0,22
31,reg_op1_reg_0__clk,latched_branch_reg_D,1808.0,22
32,instr_rdinstrh_reg_clk,reg_op1_reg_4__D,1808.0,20
33,instr_rdinstrh_reg_clk,reg_op1_reg_3__D,1808.0,20
34,instr_rdinstrh_reg_clk,reg_op1_reg_2__D,1808.0,20
35,instr_rdinstrh_reg_clk,reg_op1_reg_1__D,1808.0,20
36,instr_rdinstrh_reg_clk,reg_op1_reg_0__D,1780.0,19
37,reg_op1_reg_0__clk,alu_out_q_reg_0__D,1705.0,21
38,instr_jal_reg_clk,reg_next_pc_reg_31__D,1632.0,17
39,instr_jal_reg_clk,reg_next_pc_reg_30__D,1632.0,17
40,instr_jal_reg_clk,reg_next_pc_reg_29__D,1632.0,17
41,instr_jal_reg_clk,reg_next_pc_reg_28__D,1632.0,17
42,instr_jal_reg_clk,reg_next_pc_reg_27__D,1632.0,17
43,instr_jal_reg_clk,reg_next_pc_reg_26__D,1632.0,17
44,instr_jal_reg_clk,reg_next_pc_reg_25__D,1632.0,17
45,instr_jal_reg_clk,reg_next_pc_reg_24__D,1632.0,17
46,instr_jal_reg_clk,reg_next_pc_reg_23__D,1632.0,17
47,instr_jal_reg_clk,reg_next_pc_reg_22__D,1632.0,17
48,instr_jal_reg_clk,reg_next_pc_reg_21__D,1632.0,17
49,instr_jal_reg_clk,reg_next_pc_reg_20__D,1632.0,17
50,instr_jal_reg_clk,reg_next_pc_reg_19__D,1632.0,17
51,instr_jal_reg_clk,reg_next_pc_reg_18__D,1632.0,17
52,instr_jal_reg_clk,reg_next_pc_reg_17__D,1632.0,17
53,instr_sub_reg_clk,alu_out_q_reg_31__D,1603.0,17
54,instr_sub_reg_clk,alu_out_q_reg_30__D,1603.0,17
55,instr_sub_reg_clk,alu_out_q_reg_29__D,1603.0,17
56,instr_sub_reg_clk,alu_out_q_reg_28__D,1603.0,17
57,instr_sub_reg_clk,alu_out_q_reg_27__D,1603.0,17
58,instr_sub_reg_clk,alu_out_q_reg_26__D,1603.0,17
59,instr_sub_reg_clk,alu_out_q_reg_25__D,1603.0,17
60,instr_sub_reg_clk,alu_out_q_reg_24__D,1603.0,17
61,instr_sub_reg_clk,alu_out_q_reg_23__D,1603.0,17
62,instr_sub_reg_clk,alu_out_q_reg_22__D,1603.0,17
63,instr_sub_reg_clk,alu_out_q_reg_21__D,1603.0,17
64,instr_sub_reg_clk,alu_out_q_reg_20__D,1603.0,17
65,instr_sub_reg_clk,alu_out_q_reg_19__D,1603.0,17
66,instr_sub_reg_clk,alu_out_q_reg_18__D,1603.0,17
67,instr_sub_reg_clk,alu_out_q_reg_17__D,1603.0,17
68,instr_rdinstrh_reg_clk,reg_op2_reg_31__D,1592.0,16
69,instr_rdinstrh_reg_clk,reg_op2_reg_30__D,1592.0,16
70,instr_rdinstrh_reg_clk,reg_op2_reg_29__D,1592.0,16
71,instr_rdinstrh_reg_clk,reg_op2_reg_28__D,1592.0,16
72,instr_rdinstrh_reg_clk,reg_op2_reg_27__D,1592.0,16
73,instr_rdinstrh_reg_clk,reg_op2_reg_26__D,1592.0,16
74,instr_rdinstrh_reg_clk,reg_op2_reg_25__D,1592.0,16
75,instr_rdinstrh_reg_clk,reg_op2_reg_24__D,1592.0,16
76,instr_rdinstrh_reg_clk,reg_op2_reg_23__D,1592.0,16
77,instr_rdinstrh_reg_clk,reg_op2_reg_22__D,1592.0,16
78,instr_rdinstrh_reg_clk,reg_op2_reg_21__D,1592.0,16
79,instr_rdinstrh_reg_clk,reg_op2_reg_20__D,1592.0,16
80,instr_rdinstrh_reg_clk,reg_op2_reg_19__D,1592.0,16
81,instr_rdinstrh_reg_clk,reg_op2_reg_18__D,1592.0,16
82,instr_rdinstrh_reg_clk,reg_op2_reg_17__D,1592.0,16
83,instr_rdinstrh_reg_clk,reg_op2_reg_16__D,1592.0,16
84,instr_rdinstrh_reg_clk,reg_op2_reg_15__D,1592.0,16
85,instr_rdinstrh_reg_clk,reg_op2_reg_14__D,1592.0,16
86,instr_rdinstrh_reg_clk,reg_op2_reg_13__D,1592.0,16
87,instr_rdinstrh_reg_clk,reg_op2_reg_12__D,1592.0,16
88,instr_rdinstrh_reg_clk,reg_op2_reg_11__D,1592.0,16
89,instr_rdinstrh_reg_clk,reg_op2_reg_10__D,1592.0,16
90,instr_rdinstrh_reg_clk,reg_op2_reg_9__D,1592.0,16
91,instr_rdinstrh_reg_clk,reg_op2_reg_8__D,1592.0,16
92,instr_rdinstrh_reg_clk,reg_op2_reg_7__D,1592.0,16
93,instr_rdinstrh_reg_clk,reg_op2_reg_6__D,1592.0,16
94,instr_rdinstrh_reg_clk,reg_op2_reg_5__D,1592.0,16
95,instr_sub_reg_clk,alu_out_q_reg_15__D,1511.0,16
96,instr_sub_reg_clk,alu_out_q_reg_14__D,1511.0,16
97,instr_sub_reg_clk,alu_out_q_reg_13__D,1511.0,16
98,instr_sub_reg_clk,alu_out_q_reg_12__D,1511.0,16
99,instr_sub_reg_clk,alu_out_q_reg_11__D,1511.0,16
100,instr_sub_reg_clk,alu_out_q_reg_10__D,1511.0,16
101,instr_sub_reg_clk,alu_out_q_reg_9__D,1511.0,16
102,reg_pc_reg_2__clk,reg_out_reg_31__D,1492.0,16
103,reg_pc_reg_2__clk,reg_out_reg_30__D,1492.0,16
104,reg_pc_reg_2__clk,reg_out_reg_29__D,1492.0,16
105,reg_pc_reg_2__clk,reg_out_reg_28__D,1492.0,16
106,reg_pc_reg_2__clk,reg_out_reg_27__D,1492.0,16
107,reg_pc_reg_2__clk,reg_out_reg_26__D,1492.0,16
108,reg_pc_reg_2__clk,reg_out_reg_25__D,1492.0,16
109,reg_pc_reg_2__clk,reg_out_reg_24__D,1492.0,16
110,reg_pc_reg_2__clk,reg_out_reg_23__D,1492.0,16
111,reg_pc_reg_2__clk,reg_out_reg_22__D,1492.0,16
112,reg_pc_reg_2__clk,reg_out_reg_21__D,1492.0,16
113,reg_pc_reg_2__clk,reg_out_reg_20__D,1492.0,16
114,reg_pc_reg_2__clk,reg_out_reg_19__D,1492.0,16
115,reg_pc_reg_2__clk,reg_out_reg_18__D,1492.0,16
116,reg_pc_reg_2__clk,reg_out_reg_17__D,1492.0,16
117,instr_jal_reg_clk,reg_next_pc_reg_16__D,1477.0,15
118,instr_sub_reg_clk,alu_out_q_reg_16__D,1448.0,15
119,instr_jal_reg_clk,reg_next_pc_reg_15__D,1409.0,15
120,instr_jal_reg_clk,reg_next_pc_reg_14__D,1409.0,15
121,instr_jal_reg_clk,reg_next_pc_reg_13__D,1409.0,15
122,instr_jal_reg_clk,reg_next_pc_reg_12__D,1409.0,15
123,instr_jal_reg_clk,reg_next_pc_reg_11__D,1409.0,15
124,instr_jal_reg_clk,reg_next_pc_reg_10__D,1409.0,15
125,instr_jal_reg_clk,reg_next_pc_reg_9__D,1409.0,15
126,reg_pc_reg_2__clk,reg_out_reg_14__D,1407.0,16
127,reg_pc_reg_2__clk,reg_out_reg_13__D,1407.0,16
128,reg_pc_reg_2__clk,reg_out_reg_12__D,1407.0,16
129,reg_pc_reg_2__clk,reg_out_reg_11__D,1407.0,16
130,reg_pc_reg_2__clk,reg_out_reg_10__D,1407.0,16
131,reg_pc_reg_2__clk,reg_out_reg_9__D,1407.0,16
132,instr_sub_reg_clk,alu_out_q_reg_8__D,1356.0,14
133,reg_pc_reg_2__clk,reg_out_reg_15__D,1338.0,15
134,reg_pc_reg_2__clk,reg_out_reg_16__D,1337.0,14
135,instr_sub_reg_clk,alu_out_q_reg_7__D,1311.0,14
136,instr_sub_reg_clk,alu_out_q_reg_6__D,1311.0,14
137,instr_sub_reg_clk,alu_out_q_reg_5__D,1311.0,14
138,cpu_state_reg_5__clk,cpuregs_reg_31__31__D,1300.0,12
139,cpu_state_reg_5__clk,cpuregs_reg_31__30__D,1300.0,12
140,cpu_state_reg_5__clk,cpuregs_reg_31__29__D,1300.0,12
141,cpu_state_reg_5__clk,cpuregs_reg_31__28__D,1300.0,12
142,cpu_state_reg_5__clk,cpuregs_reg_31__27__D,1300.0,12
143,cpu_state_reg_5__clk,cpuregs_reg_31__26__D,1300.0,12
144,cpu_state_reg_5__clk,cpuregs_reg_31__25__D,1300.0,12
145,cpu_state_reg_5__clk,cpuregs_reg_31__24__D,1300.0,12
146,cpu_state_reg_5__clk,cpuregs_reg_31__23__D,1300.0,12
147,cpu_state_reg_5__clk,cpuregs_reg_31__22__D,1300.0,12
148,cpu_state_reg_5__clk,cpuregs_reg_31__21__D,1300.0,12
149,cpu_state_reg_5__clk,cpuregs_reg_31__20__D,1300.0,12
150,cpu_state_reg_5__clk,cpuregs_reg_31__19__D,1300.0,12
151,cpu_state_reg_5__clk,cpuregs_reg_31__18__D,1300.0,12
152,cpu_state_reg_5__clk,cpuregs_reg_31__17__D,1300.0,12
153,cpu_state_reg_5__clk,cpuregs_reg_31__16__D,1300.0,12
154,cpu_state_reg_5__clk,cpuregs_reg_31__15__D,1300.0,12
155,cpu_state_reg_5__clk,cpuregs_reg_31__14__D,1300.0,12
156,cpu_state_reg_5__clk,cpuregs_reg_31__13__D,1300.0,12
157,cpu_state_reg_5__clk,cpuregs_reg_31__12__D,1300.0,12
158,cpu_state_reg_5__clk,cpuregs_reg_31__11__D,1300.0,12
159,cpu_state_reg_5__clk,cpuregs_reg_31__10__D,1300.0,12
160,cpu_state_reg_5__clk,cpuregs_reg_31__9__D,1300.0,12
161,cpu_state_reg_5__clk,cpuregs_reg_31__8__D,1300.0,12
162,cpu_state_reg_5__clk,cpuregs_reg_31__7__D,1300.0,12
163,cpu_state_reg_5__clk,cpuregs_reg_31__6__D,1300.0,12
164,cpu_state_reg_5__clk,cpuregs_reg_31__5__D,1300.0,12
165,cpu_state_reg_5__clk,cpuregs_reg_31__4__D,1300.0,12
166,cpu_state_reg_5__clk,cpuregs_reg_31__3__D,1300.0,12
167,cpu_state_reg_5__clk,cpuregs_reg_31__2__D,1300.0,12
168,cpu_state_reg_5__clk,cpuregs_reg_31__1__D,1300.0,12
169,cpu_state_reg_5__clk,cpuregs_reg_31__0__D,1300.0,12
170,cpu_state_reg_5__clk,cpuregs_reg_30__31__D,1300.0,12
171,cpu_state_reg_5__clk,cpuregs_reg_30__30__D,1300.0,12
172,cpu_state_reg_5__clk,cpuregs_reg_30__29__D,1300.0,12
173,cpu_state_reg_5__clk,cpuregs_reg_30__28__D,1300.0,12
174,cpu_state_reg_5__clk,cpuregs_reg_30__27__D,1300.0,12
175,cpu_state_reg_5__clk,cpuregs_reg_30__26__D,1300.0,12
176,cpu_state_reg_5__clk,cpuregs_reg_30__25__D,1300.0,12
177,cpu_state_reg_5__clk,cpuregs_reg_30__24__D,1300.0,12
178,cpu_state_reg_5__clk,cpuregs_reg_30__23__D,1300.0,12
179,cpu_state_reg_5__clk,cpuregs_reg_30__22__D,1300.0,12
180,cpu_state_reg_5__clk,cpuregs_reg_30__21__D,1300.0,12
181,cpu_state_reg_5__clk,cpuregs_reg_30__20__D,1300.0,12
182,cpu_state_reg_5__clk,cpuregs_reg_30__19__D,1300.0,12
183,cpu_state_reg_5__clk,cpuregs_reg_30__18__D,1300.0,12
184,cpu_state_reg_5__clk,cpuregs_reg_30__17__D,1300.0,12
185,cpu_state_reg_5__clk,cpuregs_reg_30__16__D,1300.0,12
186,cpu_state_reg_5__clk,cpuregs_reg_30__15__D,1300.0,12
187,cpu_state_reg_5__clk,cpuregs_reg_30__14__D,1300.0,12
188,cpu_state_reg_5__clk,cpuregs_reg_30__13__D,1300.0,12
189,cpu_state_reg_5__clk,cpuregs_reg_30__12__D,1300.0,12
190,cpu_state_reg_5__clk,cpuregs_reg_30__11__D,1300.0,12
191,cpu_state_reg_5__clk,cpuregs_reg_30__10__D,1300.0,12
192,cpu_state_reg_5__clk,cpuregs_reg_30__9__D,1300.0,12
193,cpu_state_reg_5__clk,cpuregs_reg_30__8__D,1300.0,12
194,cpu_state_reg_5__clk,cpuregs_reg_30__7__D,1300.0,12
195,cpu_state_reg_5__clk,cpuregs_reg_30__6__D,1300.0,12
196,cpu_state_reg_5__clk,cpuregs_reg_30__5__D,1300.0,12
197,cpu_state_reg_5__clk,cpuregs_reg_30__4__D,1300.0,12
198,cpu_state_reg_5__clk,cpuregs_reg_30__3__D,1300.0,12
199,cpu_state_reg_5__clk,cpuregs_reg_30__2__D,1300.0,12
200,cpu_state_reg_5__clk,cpuregs_reg_30__1__D,1300.0,12
201,cpu_state_reg_5__clk,cpuregs_reg_30__0__D,1300.0,12
202,cpu_state_reg_5__clk,cpuregs_reg_23__31__D,1300.0,12
203,cpu_state_reg_5__clk,cpuregs_reg_23__30__D,1300.0,12
204,cpu_state_reg_5__clk,cpuregs_reg_23__29__D,1300.0,12
205,cpu_state_reg_5__clk,cpuregs_reg_23__28__D,1300.0,12
206,cpu_state_reg_5__clk,cpuregs_reg_23__27__D,1300.0,12
207,cpu_state_reg_5__clk,cpuregs_reg_23__26__D,1300.0,12
208,cpu_state_reg_5__clk,cpuregs_reg_23__25__D,1300.0,12
209,cpu_state_reg_5__clk,cpuregs_reg_23__24__D,1300.0,12
210,cpu_state_reg_5__clk,cpuregs_reg_23__23__D,1300.0,12
211,cpu_state_reg_5__clk,cpuregs_reg_23__22__D,1300.0,12
212,cpu_state_reg_5__clk,cpuregs_reg_23__21__D,1300.0,12
213,cpu_state_reg_5__clk,cpuregs_reg_23__20__D,1300.0,12
214,cpu_state_reg_5__clk,cpuregs_reg_23__19__D,1300.0,12
215,cpu_state_reg_5__clk,cpuregs_reg_23__18__D,1300.0,12
216,cpu_state_reg_5__clk,cpuregs_reg_23__17__D,1300.0,12
217,cpu_state_reg_5__clk,cpuregs_reg_23__16__D,1300.0,12
218,cpu_state_reg_5__clk,cpuregs_reg_23__15__D,1300.0,12
219,cpu_state_reg_5__clk,cpuregs_reg_23__14__D,1300.0,12
220,cpu_state_reg_5__clk,cpuregs_reg_23__13__D,1300.0,12
221,cpu_state_reg_5__clk,cpuregs_reg_23__12__D,1300.0,12
222,cpu_state_reg_5__clk,cpuregs_reg_23__11__D,1300.0,12
223,cpu_state_reg_5__clk,cpuregs_reg_23__10__D,1300.0,12
224,cpu_state_reg_5__clk,cpuregs_reg_23__9__D,1300.0,12
225,cpu_state_reg_5__clk,cpuregs_reg_23__8__D,1300.0,12
226,cpu_state_reg_5__clk,cpuregs_reg_23__7__D,1300.0,12
227,cpu_state_reg_5__clk,cpuregs_reg_23__6__D,1300.0,12
228,cpu_state_reg_5__clk,cpuregs_reg_23__5__D,1300.0,12
229,cpu_state_reg_5__clk,cpuregs_reg_23__4__D,1300.0,12
230,cpu_state_reg_5__clk,cpuregs_reg_23__3__D,1300.0,12
231,cpu_state_reg_5__clk,cpuregs_reg_23__2__D,1300.0,12
232,cpu_state_reg_5__clk,cpuregs_reg_23__1__D,1300.0,12
233,cpu_state_reg_5__clk,cpuregs_reg_23__0__D,1300.0,12
234,cpu_state_reg_5__clk,cpuregs_reg_22__31__D,1300.0,12
235,cpu_state_reg_5__clk,cpuregs_reg_22__30__D,1300.0,12
236,cpu_state_reg_5__clk,cpuregs_reg_22__29__D,1300.0,12
237,cpu_state_reg_5__clk,cpuregs_reg_22__28__D,1300.0,12
238,cpu_state_reg_5__clk,cpuregs_reg_22__27__D,1300.0,12
239,cpu_state_reg_5__clk,cpuregs_reg_22__26__D,1300.0,12
240,cpu_state_reg_5__clk,cpuregs_reg_22__25__D,1300.0,12
241,cpu_state_reg_5__clk,cpuregs_reg_22__24__D,1300.0,12
242,cpu_state_reg_5__clk,cpuregs_reg_22__23__D,1300.0,12
243,cpu_state_reg_5__clk,cpuregs_reg_22__22__D,1300.0,12
244,cpu_state_reg_5__clk,cpuregs_reg_22__21__D,1300.0,12
245,cpu_state_reg_5__clk,cpuregs_reg_22__20__D,1300.0,12
246,cpu_state_reg_5__clk,cpuregs_reg_22__19__D,1300.0,12
247,cpu_state_reg_5__clk,cpuregs_reg_22__18__D,1300.0,12
248,cpu_state_reg_5__clk,cpuregs_reg_22__17__D,1300.0,12
249,cpu_state_reg_5__clk,cpuregs_reg_22__16__D,1300.0,12
250,cpu_state_reg_5__clk,cpuregs_reg_22__15__D,1300.0,12
251,cpu_state_reg_5__clk,cpuregs_reg_22__14__D,1300.0,12
252,cpu_state_reg_5__clk,cpuregs_reg_22__13__D,1300.0,12
253,cpu_state_reg_5__clk,cpuregs_reg_22__12__D,1300.0,12
254,cpu_state_reg_5__clk,cpuregs_reg_22__11__D,1300.0,12
255,cpu_state_reg_5__clk,cpuregs_reg_22__10__D,1300.0,12
256,cpu_state_reg_5__clk,cpuregs_reg_22__9__D,1300.0,12
257,cpu_state_reg_5__clk,cpuregs_reg_22__8__D,1300.0,12
258,cpu_state_reg_5__clk,cpuregs_reg_22__7__D,1300.0,12
259,cpu_state_reg_5__clk,cpuregs_reg_22__6__D,1300.0,12
260,cpu_state_reg_5__clk,cpuregs_reg_22__5__D,1300.0,12
261,cpu_state_reg_5__clk,cpuregs_reg_22__4__D,1300.0,12
262,cpu_state_reg_5__clk,cpuregs_reg_22__3__D,1300.0,12
263,cpu_state_reg_5__clk,cpuregs_reg_22__2__D,1300.0,12
264,cpu_state_reg_5__clk,cpuregs_reg_22__1__D,1300.0,12
265,cpu_state_reg_5__clk,cpuregs_reg_22__0__D,1300.0,12
266,cpu_state_reg_5__clk,cpuregs_reg_15__31__D,1300.0,12
267,cpu_state_reg_5__clk,cpuregs_reg_15__30__D,1300.0,12
268,cpu_state_reg_5__clk,cpuregs_reg_15__29__D,1300.0,12
269,cpu_state_reg_5__clk,cpuregs_reg_15__28__D,1300.0,12
270,cpu_state_reg_5__clk,cpuregs_reg_15__27__D,1300.0,12
271,cpu_state_reg_5__clk,cpuregs_reg_15__26__D,1300.0,12
272,cpu_state_reg_5__clk,cpuregs_reg_15__25__D,1300.0,12
273,cpu_state_reg_5__clk,cpuregs_reg_15__24__D,1300.0,12
274,cpu_state_reg_5__clk,cpuregs_reg_15__23__D,1300.0,12
275,cpu_state_reg_5__clk,cpuregs_reg_15__22__D,1300.0,12
276,cpu_state_reg_5__clk,cpuregs_reg_15__21__D,1300.0,12
277,cpu_state_reg_5__clk,cpuregs_reg_15__20__D,1300.0,12
278,cpu_state_reg_5__clk,cpuregs_reg_15__19__D,1300.0,12
279,cpu_state_reg_5__clk,cpuregs_reg_15__18__D,1300.0,12
280,cpu_state_reg_5__clk,cpuregs_reg_15__17__D,1300.0,12
281,cpu_state_reg_5__clk,cpuregs_reg_15__16__D,1300.0,12
282,cpu_state_reg_5__clk,cpuregs_reg_15__15__D,1300.0,12
283,cpu_state_reg_5__clk,cpuregs_reg_15__14__D,1300.0,12
284,cpu_state_reg_5__clk,cpuregs_reg_15__13__D,1300.0,12
285,cpu_state_reg_5__clk,cpuregs_reg_15__12__D,1300.0,12
286,cpu_state_reg_5__clk,cpuregs_reg_15__11__D,1300.0,12
287,cpu_state_reg_5__clk,cpuregs_reg_15__10__D,1300.0,12
288,cpu_state_reg_5__clk,cpuregs_reg_15__9__D,1300.0,12
289,cpu_state_reg_5__clk,cpuregs_reg_15__8__D,1300.0,12
290,cpu_state_reg_5__clk,cpuregs_reg_15__7__D,1300.0,12
291,cpu_state_reg_5__clk,cpuregs_reg_15__6__D,1300.0,12
292,cpu_state_reg_5__clk,cpuregs_reg_15__5__D,1300.0,12
293,cpu_state_reg_5__clk,cpuregs_reg_15__4__D,1300.0,12
294,cpu_state_reg_5__clk,cpuregs_reg_15__3__D,1300.0,12
295,cpu_state_reg_5__clk,cpuregs_reg_15__2__D,1300.0,12
296,cpu_state_reg_5__clk,cpuregs_reg_15__1__D,1300.0,12
297,cpu_state_reg_5__clk,cpuregs_reg_15__0__D,1300.0,12
298,cpu_state_reg_5__clk,cpuregs_reg_14__31__D,1300.0,12
299,cpu_state_reg_5__clk,cpuregs_reg_14__30__D,1300.0,12
300,cpu_state_reg_5__clk,cpuregs_reg_14__29__D,1300.0,12
301,cpu_state_reg_5__clk,cpuregs_reg_14__28__D,1300.0,12
302,cpu_state_reg_5__clk,cpuregs_reg_14__27__D,1300.0,12
303,cpu_state_reg_5__clk,cpuregs_reg_14__26__D,1300.0,12
304,cpu_state_reg_5__clk,cpuregs_reg_14__25__D,1300.0,12
305,cpu_state_reg_5__clk,cpuregs_reg_14__24__D,1300.0,12
306,cpu_state_reg_5__clk,cpuregs_reg_14__23__D,1300.0,12
307,cpu_state_reg_5__clk,cpuregs_reg_14__22__D,1300.0,12
308,cpu_state_reg_5__clk,cpuregs_reg_14__21__D,1300.0,12
309,cpu_state_reg_5__clk,cpuregs_reg_14__20__D,1300.0,12
310,cpu_state_reg_5__clk,cpuregs_reg_14__19__D,1300.0,12
311,cpu_state_reg_5__clk,cpuregs_reg_14__18__D,1300.0,12
312,cpu_state_reg_5__clk,cpuregs_reg_14__17__D,1300.0,12
313,cpu_state_reg_5__clk,cpuregs_reg_14__16__D,1300.0,12
314,cpu_state_reg_5__clk,cpuregs_reg_14__15__D,1300.0,12
315,cpu_state_reg_5__clk,cpuregs_reg_14__14__D,1300.0,12
316,cpu_state_reg_5__clk,cpuregs_reg_14__13__D,1300.0,12
317,cpu_state_reg_5__clk,cpuregs_reg_14__12__D,1300.0,12
318,cpu_state_reg_5__clk,cpuregs_reg_14__11__D,1300.0,12
319,cpu_state_reg_5__clk,cpuregs_reg_14__10__D,1300.0,12
320,cpu_state_reg_5__clk,cpuregs_reg_14__9__D,1300.0,12
321,cpu_state_reg_5__clk,cpuregs_reg_14__8__D,1300.0,12
322,cpu_state_reg_5__clk,cpuregs_reg_14__7__D,1300.0,12
323,cpu_state_reg_5__clk,cpuregs_reg_14__6__D,1300.0,12
324,cpu_state_reg_5__clk,cpuregs_reg_14__5__D,1300.0,12
325,cpu_state_reg_5__clk,cpuregs_reg_14__4__D,1300.0,12
326,cpu_state_reg_5__clk,cpuregs_reg_14__3__D,1300.0,12
327,cpu_state_reg_5__clk,cpuregs_reg_14__2__D,1300.0,12
328,cpu_state_reg_5__clk,cpuregs_reg_14__1__D,1300.0,12
329,cpu_state_reg_5__clk,cpuregs_reg_14__0__D,1300.0,12
330,cpu_state_reg_5__clk,cpuregs_reg_7__31__D,1300.0,12
331,cpu_state_reg_5__clk,cpuregs_reg_7__30__D,1300.0,12
332,cpu_state_reg_5__clk,cpuregs_reg_7__29__D,1300.0,12
333,cpu_state_reg_5__clk,cpuregs_reg_7__28__D,1300.0,12
334,cpu_state_reg_5__clk,cpuregs_reg_7__27__D,1300.0,12
335,cpu_state_reg_5__clk,cpuregs_reg_7__26__D,1300.0,12
336,cpu_state_reg_5__clk,cpuregs_reg_7__25__D,1300.0,12
337,cpu_state_reg_5__clk,cpuregs_reg_7__24__D,1300.0,12
338,cpu_state_reg_5__clk,cpuregs_reg_7__23__D,1300.0,12
339,cpu_state_reg_5__clk,cpuregs_reg_7__22__D,1300.0,12
340,cpu_state_reg_5__clk,cpuregs_reg_7__21__D,1300.0,12
341,cpu_state_reg_5__clk,cpuregs_reg_7__20__D,1300.0,12
342,cpu_state_reg_5__clk,cpuregs_reg_7__19__D,1300.0,12
343,cpu_state_reg_5__clk,cpuregs_reg_7__18__D,1300.0,12
344,cpu_state_reg_5__clk,cpuregs_reg_7__17__D,1300.0,12
345,cpu_state_reg_5__clk,cpuregs_reg_7__16__D,1300.0,12
346,cpu_state_reg_5__clk,cpuregs_reg_7__15__D,1300.0,12
347,cpu_state_reg_5__clk,cpuregs_reg_7__14__D,1300.0,12
348,cpu_state_reg_5__clk,cpuregs_reg_7__13__D,1300.0,12
349,cpu_state_reg_5__clk,cpuregs_reg_7__12__D,1300.0,12
350,cpu_state_reg_5__clk,cpuregs_reg_7__11__D,1300.0,12
351,cpu_state_reg_5__clk,cpuregs_reg_7__10__D,1300.0,12
352,cpu_state_reg_5__clk,cpuregs_reg_7__9__D,1300.0,12
353,cpu_state_reg_5__clk,cpuregs_reg_7__8__D,1300.0,12
354,cpu_state_reg_5__clk,cpuregs_reg_7__7__D,1300.0,12
355,cpu_state_reg_5__clk,cpuregs_reg_7__6__D,1300.0,12
356,cpu_state_reg_5__clk,cpuregs_reg_7__5__D,1300.0,12
357,cpu_state_reg_5__clk,cpuregs_reg_7__4__D,1300.0,12
358,cpu_state_reg_5__clk,cpuregs_reg_7__3__D,1300.0,12
359,cpu_state_reg_5__clk,cpuregs_reg_7__2__D,1300.0,12
360,cpu_state_reg_5__clk,cpuregs_reg_7__1__D,1300.0,12
361,cpu_state_reg_5__clk,cpuregs_reg_7__0__D,1300.0,12
362,cpu_state_reg_5__clk,cpuregs_reg_6__31__D,1300.0,12
363,cpu_state_reg_5__clk,cpuregs_reg_6__30__D,1300.0,12
364,cpu_state_reg_5__clk,cpuregs_reg_6__29__D,1300.0,12
365,cpu_state_reg_5__clk,cpuregs_reg_6__28__D,1300.0,12
366,cpu_state_reg_5__clk,cpuregs_reg_6__27__D,1300.0,12
367,cpu_state_reg_5__clk,cpuregs_reg_6__26__D,1300.0,12
368,cpu_state_reg_5__clk,cpuregs_reg_6__25__D,1300.0,12
369,cpu_state_reg_5__clk,cpuregs_reg_6__24__D,1300.0,12
370,cpu_state_reg_5__clk,cpuregs_reg_6__23__D,1300.0,12
371,cpu_state_reg_5__clk,cpuregs_reg_6__22__D,1300.0,12
372,cpu_state_reg_5__clk,cpuregs_reg_6__21__D,1300.0,12
373,cpu_state_reg_5__clk,cpuregs_reg_6__20__D,1300.0,12
374,cpu_state_reg_5__clk,cpuregs_reg_6__19__D,1300.0,12
375,cpu_state_reg_5__clk,cpuregs_reg_6__18__D,1300.0,12
376,cpu_state_reg_5__clk,cpuregs_reg_6__17__D,1300.0,12
377,cpu_state_reg_5__clk,cpuregs_reg_6__16__D,1300.0,12
378,cpu_state_reg_5__clk,cpuregs_reg_6__15__D,1300.0,12
379,cpu_state_reg_5__clk,cpuregs_reg_6__14__D,1300.0,12
380,cpu_state_reg_5__clk,cpuregs_reg_6__13__D,1300.0,12
381,cpu_state_reg_5__clk,cpuregs_reg_6__12__D,1300.0,12
382,cpu_state_reg_5__clk,cpuregs_reg_6__11__D,1300.0,12
383,cpu_state_reg_5__clk,cpuregs_reg_6__10__D,1300.0,12
384,cpu_state_reg_5__clk,cpuregs_reg_6__9__D,1300.0,12
385,cpu_state_reg_5__clk,cpuregs_reg_6__8__D,1300.0,12
386,cpu_state_reg_5__clk,cpuregs_reg_6__7__D,1300.0,12
387,cpu_state_reg_5__clk,cpuregs_reg_6__6__D,1300.0,12
388,cpu_state_reg_5__clk,cpuregs_reg_6__5__D,1300.0,12
389,cpu_state_reg_5__clk,cpuregs_reg_6__4__D,1300.0,12
390,cpu_state_reg_5__clk,cpuregs_reg_6__3__D,1300.0,12
391,cpu_state_reg_5__clk,cpuregs_reg_6__2__D,1300.0,12
392,cpu_state_reg_5__clk,cpuregs_reg_6__1__D,1300.0,12
393,cpu_state_reg_5__clk,cpuregs_reg_6__0__D,1300.0,12
394,mem_do_rinst_reg_clk,mem_wordsize_reg_1__D,1293.0,14
395,mem_do_rinst_reg_clk,mem_wordsize_reg_0__D,1293.0,14
396,instr_sub_reg_clk,alu_out_q_reg_3__D,1285.0,14
397,reg_pc_reg_2__clk,reg_out_reg_6__D,1272.0,15
398,reg_pc_reg_2__clk,reg_out_reg_5__D,1272.0,15
399,reg_pc_reg_10__clk,cpuregs_reg_29__31__D,1261.0,13
400,reg_pc_reg_10__clk,cpuregs_reg_29__30__D,1261.0,13
401,reg_pc_reg_10__clk,cpuregs_reg_29__29__D,1261.0,13
402,reg_pc_reg_10__clk,cpuregs_reg_29__28__D,1261.0,13
403,reg_pc_reg_10__clk,cpuregs_reg_29__27__D,1261.0,13
404,reg_pc_reg_10__clk,cpuregs_reg_29__26__D,1261.0,13
405,reg_pc_reg_10__clk,cpuregs_reg_29__25__D,1261.0,13
406,reg_pc_reg_10__clk,cpuregs_reg_29__24__D,1261.0,13
407,reg_pc_reg_10__clk,cpuregs_reg_29__23__D,1261.0,13
408,reg_pc_reg_10__clk,cpuregs_reg_29__22__D,1261.0,13
409,reg_pc_reg_10__clk,cpuregs_reg_29__21__D,1261.0,13
410,reg_pc_reg_10__clk,cpuregs_reg_29__20__D,1261.0,13
411,reg_pc_reg_10__clk,cpuregs_reg_29__18__D,1261.0,13
412,reg_pc_reg_10__clk,cpuregs_reg_28__31__D,1261.0,13
413,reg_pc_reg_10__clk,cpuregs_reg_28__30__D,1261.0,13
414,reg_pc_reg_10__clk,cpuregs_reg_28__29__D,1261.0,13
415,reg_pc_reg_10__clk,cpuregs_reg_28__28__D,1261.0,13
416,reg_pc_reg_10__clk,cpuregs_reg_28__27__D,1261.0,13
417,reg_pc_reg_10__clk,cpuregs_reg_28__26__D,1261.0,13
418,reg_pc_reg_10__clk,cpuregs_reg_28__25__D,1261.0,13
419,reg_pc_reg_10__clk,cpuregs_reg_28__24__D,1261.0,13
420,reg_pc_reg_10__clk,cpuregs_reg_28__23__D,1261.0,13
421,reg_pc_reg_10__clk,cpuregs_reg_28__22__D,1261.0,13
422,reg_pc_reg_10__clk,cpuregs_reg_28__21__D,1261.0,13
423,reg_pc_reg_10__clk,cpuregs_reg_28__20__D,1261.0,13
424,reg_pc_reg_10__clk,cpuregs_reg_28__18__D,1261.0,13
425,reg_pc_reg_10__clk,cpuregs_reg_27__31__D,1261.0,13
426,reg_pc_reg_10__clk,cpuregs_reg_27__30__D,1261.0,13
427,reg_pc_reg_10__clk,cpuregs_reg_27__29__D,1261.0,13
428,reg_pc_reg_10__clk,cpuregs_reg_27__28__D,1261.0,13
429,reg_pc_reg_10__clk,cpuregs_reg_27__27__D,1261.0,13
430,reg_pc_reg_10__clk,cpuregs_reg_27__26__D,1261.0,13
431,reg_pc_reg_10__clk,cpuregs_reg_27__25__D,1261.0,13
432,reg_pc_reg_10__clk,cpuregs_reg_27__24__D,1261.0,13
433,reg_pc_reg_10__clk,cpuregs_reg_27__23__D,1261.0,13
434,reg_pc_reg_10__clk,cpuregs_reg_27__22__D,1261.0,13
435,reg_pc_reg_10__clk,cpuregs_reg_27__21__D,1261.0,13
436,reg_pc_reg_10__clk,cpuregs_reg_27__20__D,1261.0,13
437,reg_pc_reg_10__clk,cpuregs_reg_27__18__D,1261.0,13
438,reg_pc_reg_10__clk,cpuregs_reg_26__31__D,1261.0,13
439,reg_pc_reg_10__clk,cpuregs_reg_26__30__D,1261.0,13
440,reg_pc_reg_10__clk,cpuregs_reg_26__29__D,1261.0,13
441,reg_pc_reg_10__clk,cpuregs_reg_26__28__D,1261.0,13
442,reg_pc_reg_10__clk,cpuregs_reg_26__27__D,1261.0,13
443,reg_pc_reg_10__clk,cpuregs_reg_26__26__D,1261.0,13
444,reg_pc_reg_10__clk,cpuregs_reg_26__25__D,1261.0,13
445,reg_pc_reg_10__clk,cpuregs_reg_26__24__D,1261.0,13
446,reg_pc_reg_10__clk,cpuregs_reg_26__23__D,1261.0,13
447,reg_pc_reg_10__clk,cpuregs_reg_26__22__D,1261.0,13
448,reg_pc_reg_10__clk,cpuregs_reg_26__21__D,1261.0,13
449,reg_pc_reg_10__clk,cpuregs_reg_26__20__D,1261.0,13
450,reg_pc_reg_10__clk,cpuregs_reg_26__18__D,1261.0,13
451,reg_pc_reg_10__clk,cpuregs_reg_25__31__D,1261.0,13
452,reg_pc_reg_10__clk,cpuregs_reg_25__30__D,1261.0,13
453,reg_pc_reg_10__clk,cpuregs_reg_25__29__D,1261.0,13
454,reg_pc_reg_10__clk,cpuregs_reg_25__28__D,1261.0,13
455,reg_pc_reg_10__clk,cpuregs_reg_25__27__D,1261.0,13
456,reg_pc_reg_10__clk,cpuregs_reg_25__26__D,1261.0,13
457,reg_pc_reg_10__clk,cpuregs_reg_25__25__D,1261.0,13
458,reg_pc_reg_10__clk,cpuregs_reg_25__24__D,1261.0,13
459,reg_pc_reg_10__clk,cpuregs_reg_25__23__D,1261.0,13
460,reg_pc_reg_10__clk,cpuregs_reg_25__22__D,1261.0,13
461,reg_pc_reg_10__clk,cpuregs_reg_25__21__D,1261.0,13
462,reg_pc_reg_10__clk,cpuregs_reg_25__20__D,1261.0,13
463,reg_pc_reg_10__clk,cpuregs_reg_25__18__D,1261.0,13
464,reg_pc_reg_10__clk,cpuregs_reg_24__31__D,1261.0,13
465,reg_pc_reg_10__clk,cpuregs_reg_24__30__D,1261.0,13
466,reg_pc_reg_10__clk,cpuregs_reg_24__29__D,1261.0,13
467,reg_pc_reg_10__clk,cpuregs_reg_24__28__D,1261.0,13
468,reg_pc_reg_10__clk,cpuregs_reg_24__27__D,1261.0,13
469,reg_pc_reg_10__clk,cpuregs_reg_24__26__D,1261.0,13
470,reg_pc_reg_10__clk,cpuregs_reg_24__25__D,1261.0,13
471,reg_pc_reg_10__clk,cpuregs_reg_24__24__D,1261.0,13
472,reg_pc_reg_10__clk,cpuregs_reg_24__23__D,1261.0,13
473,reg_pc_reg_10__clk,cpuregs_reg_24__22__D,1261.0,13
474,reg_pc_reg_10__clk,cpuregs_reg_24__21__D,1261.0,13
475,reg_pc_reg_10__clk,cpuregs_reg_24__20__D,1261.0,13
476,reg_pc_reg_10__clk,cpuregs_reg_24__18__D,1261.0,13
477,reg_pc_reg_10__clk,cpuregs_reg_21__31__D,1261.0,13
478,reg_pc_reg_10__clk,cpuregs_reg_21__30__D,1261.0,13
479,reg_pc_reg_10__clk,cpuregs_reg_21__29__D,1261.0,13
480,reg_pc_reg_10__clk,cpuregs_reg_21__28__D,1261.0,13
481,reg_pc_reg_10__clk,cpuregs_reg_21__27__D,1261.0,13
482,reg_pc_reg_10__clk,cpuregs_reg_21__26__D,1261.0,13
483,reg_pc_reg_10__clk,cpuregs_reg_21__25__D,1261.0,13
484,reg_pc_reg_10__clk,cpuregs_reg_21__24__D,1261.0,13
485,reg_pc_reg_10__clk,cpuregs_reg_21__23__D,1261.0,13
486,reg_pc_reg_10__clk,cpuregs_reg_21__22__D,1261.0,13
487,reg_pc_reg_10__clk,cpuregs_reg_21__21__D,1261.0,13
488,reg_pc_reg_10__clk,cpuregs_reg_21__20__D,1261.0,13
489,reg_pc_reg_10__clk,cpuregs_reg_21__18__D,1261.0,13
490,reg_pc_reg_10__clk,cpuregs_reg_20__31__D,1261.0,13
491,reg_pc_reg_10__clk,cpuregs_reg_20__30__D,1261.0,13
492,reg_pc_reg_10__clk,cpuregs_reg_20__29__D,1261.0,13
493,reg_pc_reg_10__clk,cpuregs_reg_20__28__D,1261.0,13
494,reg_pc_reg_10__clk,cpuregs_reg_20__27__D,1261.0,13
495,reg_pc_reg_10__clk,cpuregs_reg_20__26__D,1261.0,13
496,reg_pc_reg_10__clk,cpuregs_reg_20__25__D,1261.0,13
497,reg_pc_reg_10__clk,cpuregs_reg_20__24__D,1261.0,13
498,reg_pc_reg_10__clk,cpuregs_reg_20__23__D,1261.0,13
499,reg_pc_reg_10__clk,cpuregs_reg_20__22__D,1261.0,13
500,reg_pc_reg_10__clk,cpuregs_reg_20__21__D,1261.0,13
501,reg_pc_reg_10__clk,cpuregs_reg_20__20__D,1261.0,13
502,reg_pc_reg_10__clk,cpuregs_reg_20__18__D,1261.0,13
503,reg_pc_reg_10__clk,cpuregs_reg_19__31__D,1261.0,13
504,reg_pc_reg_10__clk,cpuregs_reg_19__30__D,1261.0,13
505,reg_pc_reg_10__clk,cpuregs_reg_19__29__D,1261.0,13
506,reg_pc_reg_10__clk,cpuregs_reg_19__28__D,1261.0,13
507,reg_pc_reg_10__clk,cpuregs_reg_19__27__D,1261.0,13
508,reg_pc_reg_10__clk,cpuregs_reg_19__26__D,1261.0,13
509,reg_pc_reg_10__clk,cpuregs_reg_19__25__D,1261.0,13
510,reg_pc_reg_10__clk,cpuregs_reg_19__24__D,1261.0,13
511,reg_pc_reg_10__clk,cpuregs_reg_19__23__D,1261.0,13
512,reg_pc_reg_10__clk,cpuregs_reg_19__22__D,1261.0,13
513,reg_pc_reg_10__clk,cpuregs_reg_19__21__D,1261.0,13
514,reg_pc_reg_10__clk,cpuregs_reg_19__20__D,1261.0,13
515,reg_pc_reg_10__clk,cpuregs_reg_19__18__D,1261.0,13
516,reg_pc_reg_10__clk,cpuregs_reg_18__31__D,1261.0,13
517,reg_pc_reg_10__clk,cpuregs_reg_18__30__D,1261.0,13
518,reg_pc_reg_10__clk,cpuregs_reg_18__29__D,1261.0,13
519,reg_pc_reg_10__clk,cpuregs_reg_18__28__D,1261.0,13
520,reg_pc_reg_10__clk,cpuregs_reg_18__27__D,1261.0,13
521,reg_pc_reg_10__clk,cpuregs_reg_18__26__D,1261.0,13
522,reg_pc_reg_10__clk,cpuregs_reg_18__25__D,1261.0,13
523,reg_pc_reg_10__clk,cpuregs_reg_18__24__D,1261.0,13
524,reg_pc_reg_10__clk,cpuregs_reg_18__23__D,1261.0,13
525,reg_pc_reg_10__clk,cpuregs_reg_18__22__D,1261.0,13
526,reg_pc_reg_10__clk,cpuregs_reg_18__21__D,1261.0,13
527,reg_pc_reg_10__clk,cpuregs_reg_18__20__D,1261.0,13
528,reg_pc_reg_10__clk,cpuregs_reg_18__18__D,1261.0,13
529,reg_pc_reg_10__clk,cpuregs_reg_17__31__D,1261.0,13
530,reg_pc_reg_10__clk,cpuregs_reg_17__30__D,1261.0,13
531,reg_pc_reg_10__clk,cpuregs_reg_17__29__D,1261.0,13
532,reg_pc_reg_10__clk,cpuregs_reg_17__28__D,1261.0,13
533,reg_pc_reg_10__clk,cpuregs_reg_17__27__D,1261.0,13
534,reg_pc_reg_10__clk,cpuregs_reg_17__26__D,1261.0,13
535,reg_pc_reg_10__clk,cpuregs_reg_17__25__D,1261.0,13
536,reg_pc_reg_10__clk,cpuregs_reg_17__24__D,1261.0,13
537,reg_pc_reg_10__clk,cpuregs_reg_17__23__D,1261.0,13
538,reg_pc_reg_10__clk,cpuregs_reg_17__22__D,1261.0,13
539,reg_pc_reg_10__clk,cpuregs_reg_17__21__D,1261.0,13
540,reg_pc_reg_10__clk,cpuregs_reg_17__20__D,1261.0,13
541,reg_pc_reg_10__clk,cpuregs_reg_17__18__D,1261.0,13
542,reg_pc_reg_10__clk,cpuregs_reg_16__31__D,1261.0,13
543,reg_pc_reg_10__clk,cpuregs_reg_16__30__D,1261.0,13
544,reg_pc_reg_10__clk,cpuregs_reg_16__29__D,1261.0,13
545,reg_pc_reg_10__clk,cpuregs_reg_16__28__D,1261.0,13
546,reg_pc_reg_10__clk,cpuregs_reg_16__27__D,1261.0,13
547,reg_pc_reg_10__clk,cpuregs_reg_16__26__D,1261.0,13
548,reg_pc_reg_10__clk,cpuregs_reg_16__25__D,1261.0,13
549,reg_pc_reg_10__clk,cpuregs_reg_16__24__D,1261.0,13
550,reg_pc_reg_10__clk,cpuregs_reg_16__23__D,1261.0,13
551,reg_pc_reg_10__clk,cpuregs_reg_16__22__D,1261.0,13
552,reg_pc_reg_10__clk,cpuregs_reg_16__21__D,1261.0,13
553,reg_pc_reg_10__clk,cpuregs_reg_16__20__D,1261.0,13
554,reg_pc_reg_10__clk,cpuregs_reg_16__18__D,1261.0,13
555,reg_pc_reg_10__clk,cpuregs_reg_13__31__D,1261.0,13
556,reg_pc_reg_10__clk,cpuregs_reg_13__30__D,1261.0,13
557,reg_pc_reg_10__clk,cpuregs_reg_13__29__D,1261.0,13
558,reg_pc_reg_10__clk,cpuregs_reg_13__28__D,1261.0,13
559,reg_pc_reg_10__clk,cpuregs_reg_13__27__D,1261.0,13
560,reg_pc_reg_10__clk,cpuregs_reg_13__26__D,1261.0,13
561,reg_pc_reg_10__clk,cpuregs_reg_13__25__D,1261.0,13
562,reg_pc_reg_10__clk,cpuregs_reg_13__24__D,1261.0,13
563,reg_pc_reg_10__clk,cpuregs_reg_13__23__D,1261.0,13
564,reg_pc_reg_10__clk,cpuregs_reg_13__22__D,1261.0,13
565,reg_pc_reg_10__clk,cpuregs_reg_13__21__D,1261.0,13
566,reg_pc_reg_10__clk,cpuregs_reg_13__20__D,1261.0,13
567,reg_pc_reg_10__clk,cpuregs_reg_13__18__D,1261.0,13
568,reg_pc_reg_10__clk,cpuregs_reg_12__31__D,1261.0,13
569,reg_pc_reg_10__clk,cpuregs_reg_12__30__D,1261.0,13
570,reg_pc_reg_10__clk,cpuregs_reg_12__29__D,1261.0,13
571,reg_pc_reg_10__clk,cpuregs_reg_12__28__D,1261.0,13
572,reg_pc_reg_10__clk,cpuregs_reg_12__27__D,1261.0,13
573,reg_pc_reg_10__clk,cpuregs_reg_12__26__D,1261.0,13
574,reg_pc_reg_10__clk,cpuregs_reg_12__25__D,1261.0,13
575,reg_pc_reg_10__clk,cpuregs_reg_12__24__D,1261.0,13
576,reg_pc_reg_10__clk,cpuregs_reg_12__23__D,1261.0,13
577,reg_pc_reg_10__clk,cpuregs_reg_12__22__D,1261.0,13
578,reg_pc_reg_10__clk,cpuregs_reg_12__21__D,1261.0,13
579,reg_pc_reg_10__clk,cpuregs_reg_12__20__D,1261.0,13
580,reg_pc_reg_10__clk,cpuregs_reg_12__18__D,1261.0,13
581,reg_pc_reg_10__clk,cpuregs_reg_11__31__D,1261.0,13
582,reg_pc_reg_10__clk,cpuregs_reg_11__30__D,1261.0,13
583,reg_pc_reg_10__clk,cpuregs_reg_11__29__D,1261.0,13
584,reg_pc_reg_10__clk,cpuregs_reg_11__28__D,1261.0,13
585,reg_pc_reg_10__clk,cpuregs_reg_11__27__D,1261.0,13
586,reg_pc_reg_10__clk,cpuregs_reg_11__26__D,1261.0,13
587,reg_pc_reg_10__clk,cpuregs_reg_11__25__D,1261.0,13
588,reg_pc_reg_10__clk,cpuregs_reg_11__24__D,1261.0,13
589,reg_pc_reg_10__clk,cpuregs_reg_11__23__D,1261.0,13
590,reg_pc_reg_10__clk,cpuregs_reg_11__22__D,1261.0,13
591,reg_pc_reg_10__clk,cpuregs_reg_11__21__D,1261.0,13
592,reg_pc_reg_10__clk,cpuregs_reg_11__20__D,1261.0,13
593,reg_pc_reg_10__clk,cpuregs_reg_11__18__D,1261.0,13
594,reg_pc_reg_10__clk,cpuregs_reg_10__31__D,1261.0,13
595,reg_pc_reg_10__clk,cpuregs_reg_10__30__D,1261.0,13
596,reg_pc_reg_10__clk,cpuregs_reg_10__29__D,1261.0,13
597,reg_pc_reg_10__clk,cpuregs_reg_10__28__D,1261.0,13
598,reg_pc_reg_10__clk,cpuregs_reg_10__27__D,1261.0,13
599,reg_pc_reg_10__clk,cpuregs_reg_10__26__D,1261.0,13
600,reg_pc_reg_10__clk,cpuregs_reg_10__25__D,1261.0,13
601,reg_pc_reg_10__clk,cpuregs_reg_10__24__D,1261.0,13
602,reg_pc_reg_10__clk,cpuregs_reg_10__23__D,1261.0,13
603,reg_pc_reg_10__clk,cpuregs_reg_10__22__D,1261.0,13
604,reg_pc_reg_10__clk,cpuregs_reg_10__21__D,1261.0,13
605,reg_pc_reg_10__clk,cpuregs_reg_10__20__D,1261.0,13
606,reg_pc_reg_10__clk,cpuregs_reg_10__18__D,1261.0,13
607,reg_pc_reg_10__clk,cpuregs_reg_9__31__D,1261.0,13
608,reg_pc_reg_10__clk,cpuregs_reg_9__30__D,1261.0,13
609,reg_pc_reg_10__clk,cpuregs_reg_9__29__D,1261.0,13
610,reg_pc_reg_10__clk,cpuregs_reg_9__28__D,1261.0,13
611,reg_pc_reg_10__clk,cpuregs_reg_9__27__D,1261.0,13
612,reg_pc_reg_10__clk,cpuregs_reg_9__26__D,1261.0,13
613,reg_pc_reg_10__clk,cpuregs_reg_9__25__D,1261.0,13
614,reg_pc_reg_10__clk,cpuregs_reg_9__24__D,1261.0,13
615,reg_pc_reg_10__clk,cpuregs_reg_9__23__D,1261.0,13
616,reg_pc_reg_10__clk,cpuregs_reg_9__22__D,1261.0,13
617,reg_pc_reg_10__clk,cpuregs_reg_9__21__D,1261.0,13
618,reg_pc_reg_10__clk,cpuregs_reg_9__20__D,1261.0,13
619,reg_pc_reg_10__clk,cpuregs_reg_9__18__D,1261.0,13
620,reg_pc_reg_10__clk,cpuregs_reg_8__31__D,1261.0,13
621,reg_pc_reg_10__clk,cpuregs_reg_8__30__D,1261.0,13
622,reg_pc_reg_10__clk,cpuregs_reg_8__29__D,1261.0,13
623,reg_pc_reg_10__clk,cpuregs_reg_8__28__D,1261.0,13
624,reg_pc_reg_10__clk,cpuregs_reg_8__27__D,1261.0,13
625,reg_pc_reg_10__clk,cpuregs_reg_8__26__D,1261.0,13
626,reg_pc_reg_10__clk,cpuregs_reg_8__25__D,1261.0,13
627,reg_pc_reg_10__clk,cpuregs_reg_8__24__D,1261.0,13
628,reg_pc_reg_10__clk,cpuregs_reg_8__23__D,1261.0,13
629,reg_pc_reg_10__clk,cpuregs_reg_8__22__D,1261.0,13
630,reg_pc_reg_10__clk,cpuregs_reg_8__21__D,1261.0,13
631,reg_pc_reg_10__clk,cpuregs_reg_8__20__D,1261.0,13
632,reg_pc_reg_10__clk,cpuregs_reg_8__18__D,1261.0,13
633,reg_pc_reg_10__clk,cpuregs_reg_5__31__D,1261.0,13
634,reg_pc_reg_10__clk,cpuregs_reg_5__30__D,1261.0,13
635,reg_pc_reg_10__clk,cpuregs_reg_5__29__D,1261.0,13
636,reg_pc_reg_10__clk,cpuregs_reg_5__28__D,1261.0,13
637,reg_pc_reg_10__clk,cpuregs_reg_5__27__D,1261.0,13
638,reg_pc_reg_10__clk,cpuregs_reg_5__26__D,1261.0,13
639,reg_pc_reg_10__clk,cpuregs_reg_5__25__D,1261.0,13
640,reg_pc_reg_10__clk,cpuregs_reg_5__24__D,1261.0,13
641,reg_pc_reg_10__clk,cpuregs_reg_5__23__D,1261.0,13
642,reg_pc_reg_10__clk,cpuregs_reg_5__22__D,1261.0,13
643,reg_pc_reg_10__clk,cpuregs_reg_5__21__D,1261.0,13
644,reg_pc_reg_10__clk,cpuregs_reg_5__20__D,1261.0,13
645,reg_pc_reg_10__clk,cpuregs_reg_5__18__D,1261.0,13
646,reg_pc_reg_10__clk,cpuregs_reg_4__31__D,1261.0,13
647,reg_pc_reg_10__clk,cpuregs_reg_4__30__D,1261.0,13
648,reg_pc_reg_10__clk,cpuregs_reg_4__29__D,1261.0,13
649,reg_pc_reg_10__clk,cpuregs_reg_4__28__D,1261.0,13
650,reg_pc_reg_10__clk,cpuregs_reg_4__27__D,1261.0,13
651,reg_pc_reg_10__clk,cpuregs_reg_4__26__D,1261.0,13
652,reg_pc_reg_10__clk,cpuregs_reg_4__25__D,1261.0,13
653,reg_pc_reg_10__clk,cpuregs_reg_4__24__D,1261.0,13
654,reg_pc_reg_10__clk,cpuregs_reg_4__23__D,1261.0,13
655,reg_pc_reg_10__clk,cpuregs_reg_4__22__D,1261.0,13
656,reg_pc_reg_10__clk,cpuregs_reg_4__21__D,1261.0,13
657,reg_pc_reg_10__clk,cpuregs_reg_4__20__D,1261.0,13
658,reg_pc_reg_10__clk,cpuregs_reg_4__18__D,1261.0,13
659,reg_pc_reg_10__clk,cpuregs_reg_3__31__D,1261.0,13
660,reg_pc_reg_10__clk,cpuregs_reg_3__30__D,1261.0,13
661,reg_pc_reg_10__clk,cpuregs_reg_3__29__D,1261.0,13
662,reg_pc_reg_10__clk,cpuregs_reg_3__28__D,1261.0,13
663,reg_pc_reg_10__clk,cpuregs_reg_3__27__D,1261.0,13
664,reg_pc_reg_10__clk,cpuregs_reg_3__26__D,1261.0,13
665,reg_pc_reg_10__clk,cpuregs_reg_3__25__D,1261.0,13
666,reg_pc_reg_10__clk,cpuregs_reg_3__24__D,1261.0,13
667,reg_pc_reg_10__clk,cpuregs_reg_3__23__D,1261.0,13
668,reg_pc_reg_10__clk,cpuregs_reg_3__22__D,1261.0,13
669,reg_pc_reg_10__clk,cpuregs_reg_3__21__D,1261.0,13
670,reg_pc_reg_10__clk,cpuregs_reg_3__20__D,1261.0,13
671,reg_pc_reg_10__clk,cpuregs_reg_3__18__D,1261.0,13
672,reg_pc_reg_10__clk,cpuregs_reg_2__31__D,1261.0,13
673,reg_pc_reg_10__clk,cpuregs_reg_2__30__D,1261.0,13
674,reg_pc_reg_10__clk,cpuregs_reg_2__29__D,1261.0,13
675,reg_pc_reg_10__clk,cpuregs_reg_2__28__D,1261.0,13
676,reg_pc_reg_10__clk,cpuregs_reg_2__27__D,1261.0,13
677,reg_pc_reg_10__clk,cpuregs_reg_2__26__D,1261.0,13
678,reg_pc_reg_10__clk,cpuregs_reg_2__25__D,1261.0,13
679,reg_pc_reg_10__clk,cpuregs_reg_2__24__D,1261.0,13
680,reg_pc_reg_10__clk,cpuregs_reg_2__23__D,1261.0,13
681,reg_pc_reg_10__clk,cpuregs_reg_2__22__D,1261.0,13
682,reg_pc_reg_10__clk,cpuregs_reg_2__21__D,1261.0,13
683,reg_pc_reg_10__clk,cpuregs_reg_2__20__D,1261.0,13
684,reg_pc_reg_10__clk,cpuregs_reg_2__18__D,1261.0,13
685,reg_pc_reg_10__clk,cpuregs_reg_1__31__D,1261.0,13
686,reg_pc_reg_10__clk,cpuregs_reg_1__30__D,1261.0,13
687,reg_pc_reg_10__clk,cpuregs_reg_1__29__D,1261.0,13
688,reg_pc_reg_10__clk,cpuregs_reg_1__28__D,1261.0,13
689,reg_pc_reg_10__clk,cpuregs_reg_1__27__D,1261.0,13
690,reg_pc_reg_10__clk,cpuregs_reg_1__26__D,1261.0,13
691,reg_pc_reg_10__clk,cpuregs_reg_1__25__D,1261.0,13
692,reg_pc_reg_10__clk,cpuregs_reg_1__24__D,1261.0,13
693,reg_pc_reg_10__clk,cpuregs_reg_1__23__D,1261.0,13
694,reg_pc_reg_10__clk,cpuregs_reg_1__22__D,1261.0,13
695,reg_pc_reg_10__clk,cpuregs_reg_1__21__D,1261.0,13
696,reg_pc_reg_10__clk,cpuregs_reg_1__20__D,1261.0,13
697,reg_pc_reg_10__clk,cpuregs_reg_1__18__D,1261.0,13
698,instr_jal_reg_clk,reg_next_pc_reg_8__D,1254.0,13
699,reg_pc_reg_2__clk,reg_out_reg_8__D,1252.0,14
700,mem_wordsize_reg_1__clk,cpu_state_reg_7__D,1233.0,13
701,mem_wordsize_reg_1__clk,cpu_state_reg_3__D,1233.0,13
702,mem_wordsize_reg_1__clk,cpu_state_reg_0__D,1233.0,13
703,instr_rdinstrh_reg_clk,cpu_state_reg_2__D,1228.0,13
704,mem_wordsize_reg_1__clk,cpu_state_reg_6__D,1208.0,13
705,instr_jal_reg_clk,reg_next_pc_reg_7__D,1205.0,13
706,instr_jal_reg_clk,reg_next_pc_reg_6__D,1205.0,13
707,instr_jal_reg_clk,reg_next_pc_reg_5__D,1205.0,13
708,cpu_state_reg_5__clk,cpuregs_reg_29__19__D,1198.0,11
709,cpu_state_reg_5__clk,cpuregs_reg_29__17__D,1198.0,11
710,cpu_state_reg_5__clk,cpuregs_reg_29__16__D,1198.0,11
711,cpu_state_reg_5__clk,cpuregs_reg_29__15__D,1198.0,11
712,cpu_state_reg_5__clk,cpuregs_reg_29__14__D,1198.0,11
713,cpu_state_reg_5__clk,cpuregs_reg_29__13__D,1198.0,11
714,cpu_state_reg_5__clk,cpuregs_reg_29__12__D,1198.0,11
715,cpu_state_reg_5__clk,cpuregs_reg_29__11__D,1198.0,11
716,cpu_state_reg_5__clk,cpuregs_reg_29__10__D,1198.0,11
717,cpu_state_reg_5__clk,cpuregs_reg_29__9__D,1198.0,11
718,cpu_state_reg_5__clk,cpuregs_reg_29__8__D,1198.0,11
719,cpu_state_reg_5__clk,cpuregs_reg_29__7__D,1198.0,11
720,cpu_state_reg_5__clk,cpuregs_reg_29__6__D,1198.0,11
721,cpu_state_reg_5__clk,cpuregs_reg_29__5__D,1198.0,11
722,cpu_state_reg_5__clk,cpuregs_reg_29__4__D,1198.0,11
723,cpu_state_reg_5__clk,cpuregs_reg_29__3__D,1198.0,11
724,cpu_state_reg_5__clk,cpuregs_reg_29__2__D,1198.0,11
725,cpu_state_reg_5__clk,cpuregs_reg_29__1__D,1198.0,11
726,cpu_state_reg_5__clk,cpuregs_reg_29__0__D,1198.0,11
727,cpu_state_reg_5__clk,cpuregs_reg_26__19__D,1198.0,11
728,cpu_state_reg_5__clk,cpuregs_reg_26__17__D,1198.0,11
729,cpu_state_reg_5__clk,cpuregs_reg_26__16__D,1198.0,11
730,cpu_state_reg_5__clk,cpuregs_reg_26__15__D,1198.0,11
731,cpu_state_reg_5__clk,cpuregs_reg_26__14__D,1198.0,11
732,cpu_state_reg_5__clk,cpuregs_reg_26__13__D,1198.0,11
733,cpu_state_reg_5__clk,cpuregs_reg_26__12__D,1198.0,11
734,cpu_state_reg_5__clk,cpuregs_reg_26__11__D,1198.0,11
735,cpu_state_reg_5__clk,cpuregs_reg_26__10__D,1198.0,11
736,cpu_state_reg_5__clk,cpuregs_reg_26__9__D,1198.0,11
737,cpu_state_reg_5__clk,cpuregs_reg_26__8__D,1198.0,11
738,cpu_state_reg_5__clk,cpuregs_reg_26__7__D,1198.0,11
739,cpu_state_reg_5__clk,cpuregs_reg_26__6__D,1198.0,11
740,cpu_state_reg_5__clk,cpuregs_reg_26__5__D,1198.0,11
741,cpu_state_reg_5__clk,cpuregs_reg_26__4__D,1198.0,11
742,cpu_state_reg_5__clk,cpuregs_reg_26__3__D,1198.0,11
743,cpu_state_reg_5__clk,cpuregs_reg_26__2__D,1198.0,11
744,cpu_state_reg_5__clk,cpuregs_reg_26__1__D,1198.0,11
745,cpu_state_reg_5__clk,cpuregs_reg_26__0__D,1198.0,11
746,cpu_state_reg_5__clk,cpuregs_reg_21__19__D,1198.0,11
747,cpu_state_reg_5__clk,cpuregs_reg_21__17__D,1198.0,11
748,cpu_state_reg_5__clk,cpuregs_reg_21__16__D,1198.0,11
749,cpu_state_reg_5__clk,cpuregs_reg_21__15__D,1198.0,11
750,cpu_state_reg_5__clk,cpuregs_reg_21__14__D,1198.0,11
751,cpu_state_reg_5__clk,cpuregs_reg_21__13__D,1198.0,11
752,cpu_state_reg_5__clk,cpuregs_reg_21__12__D,1198.0,11
753,cpu_state_reg_5__clk,cpuregs_reg_21__11__D,1198.0,11
754,cpu_state_reg_5__clk,cpuregs_reg_21__10__D,1198.0,11
755,cpu_state_reg_5__clk,cpuregs_reg_21__9__D,1198.0,11
756,cpu_state_reg_5__clk,cpuregs_reg_21__8__D,1198.0,11
757,cpu_state_reg_5__clk,cpuregs_reg_21__7__D,1198.0,11
758,cpu_state_reg_5__clk,cpuregs_reg_21__6__D,1198.0,11
759,cpu_state_reg_5__clk,cpuregs_reg_21__5__D,1198.0,11
760,cpu_state_reg_5__clk,cpuregs_reg_21__4__D,1198.0,11
761,cpu_state_reg_5__clk,cpuregs_reg_21__3__D,1198.0,11
762,cpu_state_reg_5__clk,cpuregs_reg_21__2__D,1198.0,11
763,cpu_state_reg_5__clk,cpuregs_reg_21__1__D,1198.0,11
764,cpu_state_reg_5__clk,cpuregs_reg_21__0__D,1198.0,11
765,cpu_state_reg_5__clk,cpuregs_reg_18__19__D,1198.0,11
766,cpu_state_reg_5__clk,cpuregs_reg_18__17__D,1198.0,11
767,cpu_state_reg_5__clk,cpuregs_reg_18__16__D,1198.0,11
768,cpu_state_reg_5__clk,cpuregs_reg_18__15__D,1198.0,11
769,cpu_state_reg_5__clk,cpuregs_reg_18__14__D,1198.0,11
770,cpu_state_reg_5__clk,cpuregs_reg_18__13__D,1198.0,11
771,cpu_state_reg_5__clk,cpuregs_reg_18__12__D,1198.0,11
772,cpu_state_reg_5__clk,cpuregs_reg_18__11__D,1198.0,11
773,cpu_state_reg_5__clk,cpuregs_reg_18__10__D,1198.0,11
774,cpu_state_reg_5__clk,cpuregs_reg_18__9__D,1198.0,11
775,cpu_state_reg_5__clk,cpuregs_reg_18__8__D,1198.0,11
776,cpu_state_reg_5__clk,cpuregs_reg_18__7__D,1198.0,11
777,cpu_state_reg_5__clk,cpuregs_reg_18__6__D,1198.0,11
778,cpu_state_reg_5__clk,cpuregs_reg_18__5__D,1198.0,11
779,cpu_state_reg_5__clk,cpuregs_reg_18__4__D,1198.0,11
780,cpu_state_reg_5__clk,cpuregs_reg_18__3__D,1198.0,11
781,cpu_state_reg_5__clk,cpuregs_reg_18__2__D,1198.0,11
782,cpu_state_reg_5__clk,cpuregs_reg_18__1__D,1198.0,11
783,cpu_state_reg_5__clk,cpuregs_reg_18__0__D,1198.0,11
784,cpu_state_reg_5__clk,cpuregs_reg_13__19__D,1198.0,11
785,cpu_state_reg_5__clk,cpuregs_reg_13__17__D,1198.0,11
786,cpu_state_reg_5__clk,cpuregs_reg_13__16__D,1198.0,11
787,cpu_state_reg_5__clk,cpuregs_reg_13__15__D,1198.0,11
788,cpu_state_reg_5__clk,cpuregs_reg_13__14__D,1198.0,11
789,cpu_state_reg_5__clk,cpuregs_reg_13__13__D,1198.0,11
790,cpu_state_reg_5__clk,cpuregs_reg_13__12__D,1198.0,11
791,cpu_state_reg_5__clk,cpuregs_reg_13__11__D,1198.0,11
792,cpu_state_reg_5__clk,cpuregs_reg_13__10__D,1198.0,11
793,cpu_state_reg_5__clk,cpuregs_reg_13__9__D,1198.0,11
794,cpu_state_reg_5__clk,cpuregs_reg_13__8__D,1198.0,11
795,cpu_state_reg_5__clk,cpuregs_reg_13__7__D,1198.0,11
796,cpu_state_reg_5__clk,cpuregs_reg_13__6__D,1198.0,11
797,cpu_state_reg_5__clk,cpuregs_reg_13__5__D,1198.0,11
798,cpu_state_reg_5__clk,cpuregs_reg_13__4__D,1198.0,11
799,cpu_state_reg_5__clk,cpuregs_reg_13__3__D,1198.0,11
800,cpu_state_reg_5__clk,cpuregs_reg_13__2__D,1198.0,11
801,cpu_state_reg_5__clk,cpuregs_reg_13__1__D,1198.0,11
802,cpu_state_reg_5__clk,cpuregs_reg_13__0__D,1198.0,11
803,cpu_state_reg_5__clk,cpuregs_reg_10__19__D,1198.0,11
804,cpu_state_reg_5__clk,cpuregs_reg_10__17__D,1198.0,11
805,cpu_state_reg_5__clk,cpuregs_reg_10__16__D,1198.0,11
806,cpu_state_reg_5__clk,cpuregs_reg_10__15__D,1198.0,11
807,cpu_state_reg_5__clk,cpuregs_reg_10__14__D,1198.0,11
808,cpu_state_reg_5__clk,cpuregs_reg_10__13__D,1198.0,11
809,cpu_state_reg_5__clk,cpuregs_reg_10__12__D,1198.0,11
810,cpu_state_reg_5__clk,cpuregs_reg_10__11__D,1198.0,11
811,cpu_state_reg_5__clk,cpuregs_reg_10__10__D,1198.0,11
812,cpu_state_reg_5__clk,cpuregs_reg_10__9__D,1198.0,11
813,cpu_state_reg_5__clk,cpuregs_reg_10__8__D,1198.0,11
814,cpu_state_reg_5__clk,cpuregs_reg_10__7__D,1198.0,11
815,cpu_state_reg_5__clk,cpuregs_reg_10__6__D,1198.0,11
816,cpu_state_reg_5__clk,cpuregs_reg_10__5__D,1198.0,11
817,cpu_state_reg_5__clk,cpuregs_reg_10__4__D,1198.0,11
818,cpu_state_reg_5__clk,cpuregs_reg_10__3__D,1198.0,11
819,cpu_state_reg_5__clk,cpuregs_reg_10__2__D,1198.0,11
820,cpu_state_reg_5__clk,cpuregs_reg_10__1__D,1198.0,11
821,cpu_state_reg_5__clk,cpuregs_reg_10__0__D,1198.0,11
822,cpu_state_reg_5__clk,cpuregs_reg_5__19__D,1198.0,11
823,cpu_state_reg_5__clk,cpuregs_reg_5__17__D,1198.0,11
824,cpu_state_reg_5__clk,cpuregs_reg_5__16__D,1198.0,11
825,cpu_state_reg_5__clk,cpuregs_reg_5__15__D,1198.0,11
826,cpu_state_reg_5__clk,cpuregs_reg_5__14__D,1198.0,11
827,cpu_state_reg_5__clk,cpuregs_reg_5__13__D,1198.0,11
828,cpu_state_reg_5__clk,cpuregs_reg_5__12__D,1198.0,11
829,cpu_state_reg_5__clk,cpuregs_reg_5__11__D,1198.0,11
830,cpu_state_reg_5__clk,cpuregs_reg_5__10__D,1198.0,11
831,cpu_state_reg_5__clk,cpuregs_reg_5__9__D,1198.0,11
832,cpu_state_reg_5__clk,cpuregs_reg_5__8__D,1198.0,11
833,cpu_state_reg_5__clk,cpuregs_reg_5__7__D,1198.0,11
834,cpu_state_reg_5__clk,cpuregs_reg_5__6__D,1198.0,11
835,cpu_state_reg_5__clk,cpuregs_reg_5__5__D,1198.0,11
836,cpu_state_reg_5__clk,cpuregs_reg_5__4__D,1198.0,11
837,cpu_state_reg_5__clk,cpuregs_reg_5__3__D,1198.0,11
838,cpu_state_reg_5__clk,cpuregs_reg_5__2__D,1198.0,11
839,cpu_state_reg_5__clk,cpuregs_reg_5__1__D,1198.0,11
840,cpu_state_reg_5__clk,cpuregs_reg_5__0__D,1198.0,11
841,cpu_state_reg_5__clk,cpuregs_reg_2__19__D,1198.0,11
842,cpu_state_reg_5__clk,cpuregs_reg_2__17__D,1198.0,11
843,cpu_state_reg_5__clk,cpuregs_reg_2__16__D,1198.0,11
844,cpu_state_reg_5__clk,cpuregs_reg_2__15__D,1198.0,11
845,cpu_state_reg_5__clk,cpuregs_reg_2__14__D,1198.0,11
846,cpu_state_reg_5__clk,cpuregs_reg_2__13__D,1198.0,11
847,cpu_state_reg_5__clk,cpuregs_reg_2__12__D,1198.0,11
848,cpu_state_reg_5__clk,cpuregs_reg_2__11__D,1198.0,11
849,cpu_state_reg_5__clk,cpuregs_reg_2__10__D,1198.0,11
850,cpu_state_reg_5__clk,cpuregs_reg_2__9__D,1198.0,11
851,cpu_state_reg_5__clk,cpuregs_reg_2__8__D,1198.0,11
852,cpu_state_reg_5__clk,cpuregs_reg_2__7__D,1198.0,11
853,cpu_state_reg_5__clk,cpuregs_reg_2__6__D,1198.0,11
854,cpu_state_reg_5__clk,cpuregs_reg_2__5__D,1198.0,11
855,cpu_state_reg_5__clk,cpuregs_reg_2__4__D,1198.0,11
856,cpu_state_reg_5__clk,cpuregs_reg_2__3__D,1198.0,11
857,cpu_state_reg_5__clk,cpuregs_reg_2__2__D,1198.0,11
858,cpu_state_reg_5__clk,cpuregs_reg_2__1__D,1198.0,11
859,cpu_state_reg_5__clk,cpuregs_reg_2__0__D,1198.0,11
860,mem_do_rinst_reg_clk,latched_is_lu_reg_D,1194.0,13
861,mem_do_rinst_reg_clk,latched_is_lh_reg_D,1194.0,13
862,mem_do_rinst_reg_clk,latched_is_lb_reg_D,1194.0,13
863,cpu_state_reg_5__clk,cpuregs_reg_28__19__D,1193.0,11
864,cpu_state_reg_5__clk,cpuregs_reg_28__17__D,1193.0,11
865,cpu_state_reg_5__clk,cpuregs_reg_28__16__D,1193.0,11
866,cpu_state_reg_5__clk,cpuregs_reg_28__15__D,1193.0,11
867,cpu_state_reg_5__clk,cpuregs_reg_28__14__D,1193.0,11
868,cpu_state_reg_5__clk,cpuregs_reg_28__13__D,1193.0,11
869,cpu_state_reg_5__clk,cpuregs_reg_28__12__D,1193.0,11
870,cpu_state_reg_5__clk,cpuregs_reg_28__11__D,1193.0,11
871,cpu_state_reg_5__clk,cpuregs_reg_28__10__D,1193.0,11
872,cpu_state_reg_5__clk,cpuregs_reg_28__9__D,1193.0,11
873,cpu_state_reg_5__clk,cpuregs_reg_28__8__D,1193.0,11
874,cpu_state_reg_5__clk,cpuregs_reg_28__7__D,1193.0,11
875,cpu_state_reg_5__clk,cpuregs_reg_28__6__D,1193.0,11
876,cpu_state_reg_5__clk,cpuregs_reg_28__5__D,1193.0,11
877,cpu_state_reg_5__clk,cpuregs_reg_28__4__D,1193.0,11
878,cpu_state_reg_5__clk,cpuregs_reg_28__3__D,1193.0,11
879,cpu_state_reg_5__clk,cpuregs_reg_28__2__D,1193.0,11
880,cpu_state_reg_5__clk,cpuregs_reg_28__1__D,1193.0,11
881,cpu_state_reg_5__clk,cpuregs_reg_28__0__D,1193.0,11
882,cpu_state_reg_5__clk,cpuregs_reg_27__19__D,1193.0,11
883,cpu_state_reg_5__clk,cpuregs_reg_27__17__D,1193.0,11
884,cpu_state_reg_5__clk,cpuregs_reg_27__16__D,1193.0,11
885,cpu_state_reg_5__clk,cpuregs_reg_27__15__D,1193.0,11
886,cpu_state_reg_5__clk,cpuregs_reg_27__14__D,1193.0,11
887,cpu_state_reg_5__clk,cpuregs_reg_27__13__D,1193.0,11
888,cpu_state_reg_5__clk,cpuregs_reg_27__12__D,1193.0,11
889,cpu_state_reg_5__clk,cpuregs_reg_27__11__D,1193.0,11
890,cpu_state_reg_5__clk,cpuregs_reg_27__10__D,1193.0,11
891,cpu_state_reg_5__clk,cpuregs_reg_27__9__D,1193.0,11
892,cpu_state_reg_5__clk,cpuregs_reg_27__8__D,1193.0,11
893,cpu_state_reg_5__clk,cpuregs_reg_27__7__D,1193.0,11
894,cpu_state_reg_5__clk,cpuregs_reg_27__6__D,1193.0,11
895,cpu_state_reg_5__clk,cpuregs_reg_27__5__D,1193.0,11
896,cpu_state_reg_5__clk,cpuregs_reg_27__4__D,1193.0,11
897,cpu_state_reg_5__clk,cpuregs_reg_27__3__D,1193.0,11
898,cpu_state_reg_5__clk,cpuregs_reg_27__2__D,1193.0,11
899,cpu_state_reg_5__clk,cpuregs_reg_27__1__D,1193.0,11
900,cpu_state_reg_5__clk,cpuregs_reg_27__0__D,1193.0,11
901,cpu_state_reg_5__clk,cpuregs_reg_20__19__D,1193.0,11
902,cpu_state_reg_5__clk,cpuregs_reg_20__17__D,1193.0,11
903,cpu_state_reg_5__clk,cpuregs_reg_20__16__D,1193.0,11
904,cpu_state_reg_5__clk,cpuregs_reg_20__15__D,1193.0,11
905,cpu_state_reg_5__clk,cpuregs_reg_20__14__D,1193.0,11
906,cpu_state_reg_5__clk,cpuregs_reg_20__13__D,1193.0,11
907,cpu_state_reg_5__clk,cpuregs_reg_20__12__D,1193.0,11
908,cpu_state_reg_5__clk,cpuregs_reg_20__11__D,1193.0,11
909,cpu_state_reg_5__clk,cpuregs_reg_20__10__D,1193.0,11
910,cpu_state_reg_5__clk,cpuregs_reg_20__9__D,1193.0,11
911,cpu_state_reg_5__clk,cpuregs_reg_20__8__D,1193.0,11
912,cpu_state_reg_5__clk,cpuregs_reg_20__7__D,1193.0,11
913,cpu_state_reg_5__clk,cpuregs_reg_20__6__D,1193.0,11
914,cpu_state_reg_5__clk,cpuregs_reg_20__5__D,1193.0,11
915,cpu_state_reg_5__clk,cpuregs_reg_20__4__D,1193.0,11
916,cpu_state_reg_5__clk,cpuregs_reg_20__3__D,1193.0,11
917,cpu_state_reg_5__clk,cpuregs_reg_20__2__D,1193.0,11
918,cpu_state_reg_5__clk,cpuregs_reg_20__1__D,1193.0,11
919,cpu_state_reg_5__clk,cpuregs_reg_20__0__D,1193.0,11
920,cpu_state_reg_5__clk,cpuregs_reg_19__19__D,1193.0,11
921,cpu_state_reg_5__clk,cpuregs_reg_19__17__D,1193.0,11
922,cpu_state_reg_5__clk,cpuregs_reg_19__16__D,1193.0,11
923,cpu_state_reg_5__clk,cpuregs_reg_19__15__D,1193.0,11
924,cpu_state_reg_5__clk,cpuregs_reg_19__14__D,1193.0,11
925,cpu_state_reg_5__clk,cpuregs_reg_19__13__D,1193.0,11
926,cpu_state_reg_5__clk,cpuregs_reg_19__12__D,1193.0,11
927,cpu_state_reg_5__clk,cpuregs_reg_19__11__D,1193.0,11
928,cpu_state_reg_5__clk,cpuregs_reg_19__10__D,1193.0,11
929,cpu_state_reg_5__clk,cpuregs_reg_19__9__D,1193.0,11
930,cpu_state_reg_5__clk,cpuregs_reg_19__8__D,1193.0,11
931,cpu_state_reg_5__clk,cpuregs_reg_19__7__D,1193.0,11
932,cpu_state_reg_5__clk,cpuregs_reg_19__6__D,1193.0,11
933,cpu_state_reg_5__clk,cpuregs_reg_19__5__D,1193.0,11
934,cpu_state_reg_5__clk,cpuregs_reg_19__4__D,1193.0,11
935,cpu_state_reg_5__clk,cpuregs_reg_19__3__D,1193.0,11
936,cpu_state_reg_5__clk,cpuregs_reg_19__2__D,1193.0,11
937,cpu_state_reg_5__clk,cpuregs_reg_19__1__D,1193.0,11
938,cpu_state_reg_5__clk,cpuregs_reg_19__0__D,1193.0,11
939,cpu_state_reg_5__clk,cpuregs_reg_12__19__D,1193.0,11
940,cpu_state_reg_5__clk,cpuregs_reg_12__17__D,1193.0,11
941,cpu_state_reg_5__clk,cpuregs_reg_12__16__D,1193.0,11
942,cpu_state_reg_5__clk,cpuregs_reg_12__15__D,1193.0,11
943,cpu_state_reg_5__clk,cpuregs_reg_12__14__D,1193.0,11
944,cpu_state_reg_5__clk,cpuregs_reg_12__13__D,1193.0,11
945,cpu_state_reg_5__clk,cpuregs_reg_12__12__D,1193.0,11
946,cpu_state_reg_5__clk,cpuregs_reg_12__11__D,1193.0,11
947,cpu_state_reg_5__clk,cpuregs_reg_12__10__D,1193.0,11
948,cpu_state_reg_5__clk,cpuregs_reg_12__9__D,1193.0,11
949,cpu_state_reg_5__clk,cpuregs_reg_12__8__D,1193.0,11
950,cpu_state_reg_5__clk,cpuregs_reg_12__7__D,1193.0,11
951,cpu_state_reg_5__clk,cpuregs_reg_12__6__D,1193.0,11
952,cpu_state_reg_5__clk,cpuregs_reg_12__5__D,1193.0,11
953,cpu_state_reg_5__clk,cpuregs_reg_12__4__D,1193.0,11
954,cpu_state_reg_5__clk,cpuregs_reg_12__3__D,1193.0,11
955,cpu_state_reg_5__clk,cpuregs_reg_12__2__D,1193.0,11
956,cpu_state_reg_5__clk,cpuregs_reg_12__1__D,1193.0,11
957,cpu_state_reg_5__clk,cpuregs_reg_12__0__D,1193.0,11
958,cpu_state_reg_5__clk,cpuregs_reg_11__19__D,1193.0,11
959,cpu_state_reg_5__clk,cpuregs_reg_11__17__D,1193.0,11
960,cpu_state_reg_5__clk,cpuregs_reg_11__16__D,1193.0,11
961,cpu_state_reg_5__clk,cpuregs_reg_11__15__D,1193.0,11
962,cpu_state_reg_5__clk,cpuregs_reg_11__14__D,1193.0,11
963,cpu_state_reg_5__clk,cpuregs_reg_11__13__D,1193.0,11
964,cpu_state_reg_5__clk,cpuregs_reg_11__12__D,1193.0,11
965,cpu_state_reg_5__clk,cpuregs_reg_11__11__D,1193.0,11
966,cpu_state_reg_5__clk,cpuregs_reg_11__10__D,1193.0,11
967,cpu_state_reg_5__clk,cpuregs_reg_11__9__D,1193.0,11
968,cpu_state_reg_5__clk,cpuregs_reg_11__8__D,1193.0,11
969,cpu_state_reg_5__clk,cpuregs_reg_11__7__D,1193.0,11
970,cpu_state_reg_5__clk,cpuregs_reg_11__6__D,1193.0,11
971,cpu_state_reg_5__clk,cpuregs_reg_11__5__D,1193.0,11
972,cpu_state_reg_5__clk,cpuregs_reg_11__4__D,1193.0,11
973,cpu_state_reg_5__clk,cpuregs_reg_11__3__D,1193.0,11
974,cpu_state_reg_5__clk,cpuregs_reg_11__2__D,1193.0,11
975,cpu_state_reg_5__clk,cpuregs_reg_11__1__D,1193.0,11
976,cpu_state_reg_5__clk,cpuregs_reg_11__0__D,1193.0,11
977,cpu_state_reg_5__clk,cpuregs_reg_4__19__D,1193.0,11
978,cpu_state_reg_5__clk,cpuregs_reg_4__17__D,1193.0,11
979,cpu_state_reg_5__clk,cpuregs_reg_4__16__D,1193.0,11
980,cpu_state_reg_5__clk,cpuregs_reg_4__15__D,1193.0,11
981,cpu_state_reg_5__clk,cpuregs_reg_4__14__D,1193.0,11
982,cpu_state_reg_5__clk,cpuregs_reg_4__13__D,1193.0,11
983,cpu_state_reg_5__clk,cpuregs_reg_4__12__D,1193.0,11
984,cpu_state_reg_5__clk,cpuregs_reg_4__11__D,1193.0,11
985,cpu_state_reg_5__clk,cpuregs_reg_4__10__D,1193.0,11
986,cpu_state_reg_5__clk,cpuregs_reg_4__9__D,1193.0,11
987,cpu_state_reg_5__clk,cpuregs_reg_4__8__D,1193.0,11
988,cpu_state_reg_5__clk,cpuregs_reg_4__7__D,1193.0,11
989,cpu_state_reg_5__clk,cpuregs_reg_4__6__D,1193.0,11
990,cpu_state_reg_5__clk,cpuregs_reg_4__5__D,1193.0,11
991,cpu_state_reg_5__clk,cpuregs_reg_4__4__D,1193.0,11
992,cpu_state_reg_5__clk,cpuregs_reg_4__3__D,1193.0,11
993,cpu_state_reg_5__clk,cpuregs_reg_4__2__D,1193.0,11
994,cpu_state_reg_5__clk,cpuregs_reg_4__1__D,1193.0,11
995,cpu_state_reg_5__clk,cpuregs_reg_4__0__D,1193.0,11
996,cpu_state_reg_5__clk,cpuregs_reg_3__19__D,1193.0,11
997,cpu_state_reg_5__clk,cpuregs_reg_3__17__D,1193.0,11
998,cpu_state_reg_5__clk,cpuregs_reg_3__16__D,1193.0,11
999,cpu_state_reg_5__clk,cpuregs_reg_3__15__D,1193.0,11
1000,cpu_state_reg_5__clk,cpuregs_reg_3__14__D,1193.0,11
1001,cpu_state_reg_5__clk,cpuregs_reg_3__13__D,1193.0,11
1002,cpu_state_reg_5__clk,cpuregs_reg_3__12__D,1193.0,11
1003,cpu_state_reg_5__clk,cpuregs_reg_3__11__D,1193.0,11
1004,cpu_state_reg_5__clk,cpuregs_reg_3__10__D,1193.0,11
1005,cpu_state_reg_5__clk,cpuregs_reg_3__9__D,1193.0,11
1006,cpu_state_reg_5__clk,cpuregs_reg_3__8__D,1193.0,11
1007,cpu_state_reg_5__clk,cpuregs_reg_3__7__D,1193.0,11
1008,cpu_state_reg_5__clk,cpuregs_reg_3__6__D,1193.0,11
1009,cpu_state_reg_5__clk,cpuregs_reg_3__5__D,1193.0,11
1010,cpu_state_reg_5__clk,cpuregs_reg_3__4__D,1193.0,11
1011,cpu_state_reg_5__clk,cpuregs_reg_3__3__D,1193.0,11
1012,cpu_state_reg_5__clk,cpuregs_reg_3__2__D,1193.0,11
1013,cpu_state_reg_5__clk,cpuregs_reg_3__1__D,1193.0,11
1014,cpu_state_reg_5__clk,cpuregs_reg_3__0__D,1193.0,11
1015,reg_pc_reg_2__clk,reg_out_reg_4__D,1186.0,14
1016,reg_pc_reg_4__clk,cpuregs_reg_25__15__D,1185.0,12
1017,reg_pc_reg_4__clk,cpuregs_reg_25__14__D,1185.0,12
1018,reg_pc_reg_4__clk,cpuregs_reg_25__13__D,1185.0,12
1019,reg_pc_reg_4__clk,cpuregs_reg_25__12__D,1185.0,12
1020,reg_pc_reg_4__clk,cpuregs_reg_25__11__D,1185.0,12
1021,reg_pc_reg_4__clk,cpuregs_reg_25__10__D,1185.0,12
1022,reg_pc_reg_4__clk,cpuregs_reg_25__9__D,1185.0,12
1023,reg_pc_reg_4__clk,cpuregs_reg_24__15__D,1185.0,12
1024,reg_pc_reg_4__clk,cpuregs_reg_24__14__D,1185.0,12
1025,reg_pc_reg_4__clk,cpuregs_reg_24__13__D,1185.0,12
1026,reg_pc_reg_4__clk,cpuregs_reg_24__12__D,1185.0,12
1027,reg_pc_reg_4__clk,cpuregs_reg_24__11__D,1185.0,12
1028,reg_pc_reg_4__clk,cpuregs_reg_24__10__D,1185.0,12
1029,reg_pc_reg_4__clk,cpuregs_reg_24__9__D,1185.0,12
1030,reg_pc_reg_4__clk,cpuregs_reg_17__15__D,1185.0,12
1031,reg_pc_reg_4__clk,cpuregs_reg_17__14__D,1185.0,12
1032,reg_pc_reg_4__clk,cpuregs_reg_17__13__D,1185.0,12
1033,reg_pc_reg_4__clk,cpuregs_reg_17__12__D,1185.0,12
1034,reg_pc_reg_4__clk,cpuregs_reg_17__11__D,1185.0,12
1035,reg_pc_reg_4__clk,cpuregs_reg_17__10__D,1185.0,12
1036,reg_pc_reg_4__clk,cpuregs_reg_17__9__D,1185.0,12
1037,reg_pc_reg_4__clk,cpuregs_reg_16__15__D,1185.0,12
1038,reg_pc_reg_4__clk,cpuregs_reg_16__14__D,1185.0,12
1039,reg_pc_reg_4__clk,cpuregs_reg_16__13__D,1185.0,12
1040,reg_pc_reg_4__clk,cpuregs_reg_16__12__D,1185.0,12
1041,reg_pc_reg_4__clk,cpuregs_reg_16__11__D,1185.0,12
1042,reg_pc_reg_4__clk,cpuregs_reg_16__10__D,1185.0,12
1043,reg_pc_reg_4__clk,cpuregs_reg_16__9__D,1185.0,12
1044,reg_pc_reg_4__clk,cpuregs_reg_9__15__D,1185.0,12
1045,reg_pc_reg_4__clk,cpuregs_reg_9__14__D,1185.0,12
1046,reg_pc_reg_4__clk,cpuregs_reg_9__13__D,1185.0,12
1047,reg_pc_reg_4__clk,cpuregs_reg_9__12__D,1185.0,12
1048,reg_pc_reg_4__clk,cpuregs_reg_9__11__D,1185.0,12
1049,reg_pc_reg_4__clk,cpuregs_reg_9__10__D,1185.0,12
1050,reg_pc_reg_4__clk,cpuregs_reg_9__9__D,1185.0,12
1051,reg_pc_reg_4__clk,cpuregs_reg_8__15__D,1185.0,12
1052,reg_pc_reg_4__clk,cpuregs_reg_8__14__D,1185.0,12
1053,reg_pc_reg_4__clk,cpuregs_reg_8__13__D,1185.0,12
1054,reg_pc_reg_4__clk,cpuregs_reg_8__12__D,1185.0,12
1055,reg_pc_reg_4__clk,cpuregs_reg_8__11__D,1185.0,12
1056,reg_pc_reg_4__clk,cpuregs_reg_8__10__D,1185.0,12
1057,reg_pc_reg_4__clk,cpuregs_reg_8__9__D,1185.0,12
1058,reg_pc_reg_4__clk,cpuregs_reg_1__15__D,1185.0,12
1059,reg_pc_reg_4__clk,cpuregs_reg_1__14__D,1185.0,12
1060,reg_pc_reg_4__clk,cpuregs_reg_1__13__D,1185.0,12
1061,reg_pc_reg_4__clk,cpuregs_reg_1__12__D,1185.0,12
1062,reg_pc_reg_4__clk,cpuregs_reg_1__11__D,1185.0,12
1063,reg_pc_reg_4__clk,cpuregs_reg_1__10__D,1185.0,12
1064,reg_pc_reg_4__clk,cpuregs_reg_1__9__D,1185.0,12
1065,reg_pc_reg_10__clk,cpuregs_reg_25__16__D,1175.0,12
1066,reg_pc_reg_10__clk,cpuregs_reg_24__16__D,1175.0,12
1067,reg_pc_reg_10__clk,cpuregs_reg_17__16__D,1175.0,12
1068,reg_pc_reg_10__clk,cpuregs_reg_16__16__D,1175.0,12
1069,reg_pc_reg_10__clk,cpuregs_reg_9__16__D,1175.0,12
1070,reg_pc_reg_10__clk,cpuregs_reg_8__16__D,1175.0,12
1071,reg_pc_reg_10__clk,cpuregs_reg_1__16__D,1175.0,12
1072,reg_pc_reg_3__clk,cpuregs_reg_25__19__D,1167.0,13
1073,reg_pc_reg_3__clk,cpuregs_reg_24__19__D,1167.0,13
1074,reg_pc_reg_3__clk,cpuregs_reg_17__19__D,1167.0,13
1075,reg_pc_reg_3__clk,cpuregs_reg_16__19__D,1167.0,13
1076,reg_pc_reg_3__clk,cpuregs_reg_9__19__D,1167.0,13
1077,reg_pc_reg_3__clk,cpuregs_reg_8__19__D,1167.0,13
1078,reg_pc_reg_3__clk,cpuregs_reg_1__19__D,1167.0,13
1079,instr_rdinstrh_reg_clk,cpu_state_reg_1__D,1159.0,12
1080,instr_sub_reg_clk,alu_out_q_reg_4__D,1156.0,12
1081,mem_do_rinst_reg_clk,decoded_rd_reg_4__D,1154.0,11
1082,mem_do_rinst_reg_clk,decoded_rd_reg_3__D,1154.0,11
1083,mem_do_rinst_reg_clk,decoded_rd_reg_2__D,1154.0,11
1084,mem_do_rinst_reg_clk,decoded_rd_reg_1__D,1154.0,11
1085,mem_do_rinst_reg_clk,decoded_rd_reg_0__D,1154.0,11
1086,mem_do_rinst_reg_clk,decoded_imm_j_reg_20__D,1154.0,11
1087,mem_do_rinst_reg_clk,decoded_imm_j_reg_19__D,1154.0,11
1088,mem_do_rinst_reg_clk,decoded_imm_j_reg_18__D,1154.0,11
1089,mem_do_rinst_reg_clk,decoded_imm_j_reg_17__D,1154.0,11
1090,mem_do_rinst_reg_clk,decoded_imm_j_reg_16__D,1154.0,11
1091,mem_do_rinst_reg_clk,decoded_imm_j_reg_15__D,1154.0,11
1092,mem_do_rinst_reg_clk,decoded_imm_j_reg_14__D,1154.0,11
1093,mem_do_rinst_reg_clk,decoded_imm_j_reg_13__D,1154.0,11
1094,mem_do_rinst_reg_clk,decoded_imm_j_reg_12__D,1154.0,11
1095,mem_do_rinst_reg_clk,decoded_imm_j_reg_11__D,1154.0,11
1096,mem_do_rinst_reg_clk,decoded_imm_j_reg_10__D,1154.0,11
1097,mem_do_rinst_reg_clk,decoded_imm_j_reg_9__D,1154.0,11
1098,mem_do_rinst_reg_clk,decoded_imm_j_reg_8__D,1154.0,11
1099,mem_do_rinst_reg_clk,decoded_imm_j_reg_7__D,1154.0,11
1100,mem_do_rinst_reg_clk,decoded_imm_j_reg_6__D,1154.0,11
1101,mem_do_rinst_reg_clk,decoded_imm_j_reg_5__D,1154.0,11
1102,mem_do_rinst_reg_clk,decoded_imm_j_reg_4__D,1154.0,11
1103,mem_do_rinst_reg_clk,decoded_imm_j_reg_3__D,1154.0,11
1104,mem_do_rinst_reg_clk,decoded_imm_j_reg_2__D,1154.0,11
1105,mem_do_rinst_reg_clk,decoded_imm_j_reg_1__D,1154.0,11
1106,instr_rdinstrh_reg_clk,reg_op2_reg_4__D,1148.0,11
1107,instr_rdinstrh_reg_clk,reg_op2_reg_3__D,1148.0,11
1108,instr_rdinstrh_reg_clk,reg_op2_reg_2__D,1148.0,11
1109,instr_rdinstrh_reg_clk,reg_op2_reg_1__D,1148.0,11
1110,instr_rdinstrh_reg_clk,reg_op2_reg_0__D,1148.0,11
1111,instr_sub_reg_clk,alu_out_q_reg_2__D,1130.0,12
1112,reg_pc_reg_10__clk,cpuregs_reg_25__17__D,1128.0,12
1113,reg_pc_reg_10__clk,cpuregs_reg_24__17__D,1128.0,12
1114,reg_pc_reg_10__clk,cpuregs_reg_17__17__D,1128.0,12
1115,reg_pc_reg_10__clk,cpuregs_reg_16__17__D,1128.0,12
1116,reg_pc_reg_10__clk,cpuregs_reg_9__17__D,1128.0,12
1117,reg_pc_reg_10__clk,cpuregs_reg_8__17__D,1128.0,12
1118,reg_pc_reg_10__clk,cpuregs_reg_1__17__D,1128.0,12
1119,mem_do_rinst_reg_clk,is_sb_sh_sw_reg_D,1116.0,11
1120,mem_do_rinst_reg_clk,is_lb_lh_lw_lbu_lhu_reg_D,1116.0,11
1121,mem_do_rinst_reg_clk,is_alu_reg_reg_reg_D,1116.0,11
1122,mem_do_rinst_reg_clk,is_alu_reg_imm_reg_D,1116.0,11
1123,reg_pc_reg_4__clk,cpuregs_reg_25__8__D,1099.0,11
1124,reg_pc_reg_4__clk,cpuregs_reg_24__8__D,1099.0,11
1125,reg_pc_reg_4__clk,cpuregs_reg_17__8__D,1099.0,11
1126,reg_pc_reg_4__clk,cpuregs_reg_16__8__D,1099.0,11
1127,reg_pc_reg_4__clk,cpuregs_reg_9__8__D,1099.0,11
1128,reg_pc_reg_4__clk,cpuregs_reg_8__8__D,1099.0,11
1129,reg_pc_reg_4__clk,cpuregs_reg_1__8__D,1099.0,11
1130,count_instr_reg_0__clk,count_instr_reg_63__D,1099.0,11
1131,count_instr_reg_0__clk,count_instr_reg_62__D,1099.0,11
1132,count_instr_reg_0__clk,count_instr_reg_61__D,1099.0,11
1133,count_instr_reg_0__clk,count_instr_reg_60__D,1099.0,11
1134,count_instr_reg_0__clk,count_instr_reg_59__D,1099.0,11
1135,count_instr_reg_0__clk,count_instr_reg_58__D,1099.0,11
1136,count_instr_reg_0__clk,count_instr_reg_57__D,1099.0,11
1137,count_instr_reg_0__clk,count_instr_reg_56__D,1099.0,11
1138,count_instr_reg_0__clk,count_instr_reg_55__D,1099.0,11
1139,count_instr_reg_0__clk,count_instr_reg_54__D,1099.0,11
1140,count_instr_reg_0__clk,count_instr_reg_53__D,1099.0,11
1141,count_instr_reg_0__clk,count_instr_reg_52__D,1099.0,11
1142,count_instr_reg_0__clk,count_instr_reg_51__D,1099.0,11
1143,count_instr_reg_0__clk,count_instr_reg_50__D,1099.0,11
1144,count_instr_reg_0__clk,count_instr_reg_49__D,1099.0,11
1145,count_instr_reg_0__clk,count_instr_reg_48__D,1099.0,11
1146,count_instr_reg_0__clk,count_instr_reg_47__D,1099.0,11
1147,count_instr_reg_0__clk,count_instr_reg_46__D,1099.0,11
1148,count_instr_reg_0__clk,count_instr_reg_45__D,1099.0,11
1149,count_instr_reg_0__clk,count_instr_reg_44__D,1099.0,11
1150,count_instr_reg_0__clk,count_instr_reg_43__D,1099.0,11
1151,count_instr_reg_0__clk,count_instr_reg_42__D,1099.0,11
1152,count_instr_reg_0__clk,count_instr_reg_41__D,1099.0,11
1153,count_instr_reg_0__clk,count_instr_reg_40__D,1099.0,11
1154,count_instr_reg_0__clk,count_instr_reg_39__D,1099.0,11
1155,count_instr_reg_0__clk,count_instr_reg_38__D,1099.0,11
1156,count_instr_reg_0__clk,count_instr_reg_37__D,1099.0,11
1157,count_instr_reg_0__clk,count_instr_reg_36__D,1099.0,11
1158,count_instr_reg_0__clk,count_instr_reg_35__D,1099.0,11
1159,count_instr_reg_0__clk,count_instr_reg_34__D,1099.0,11
1160,count_instr_reg_0__clk,count_instr_reg_33__D,1099.0,11
1161,reg_pc_reg_2__clk,reg_out_reg_3__D,1091.0,13
1162,cpu_state_reg_5__clk,cpuregs_reg_25__7__D,1091.0,10
1163,cpu_state_reg_5__clk,cpuregs_reg_25__6__D,1091.0,10
1164,cpu_state_reg_5__clk,cpuregs_reg_25__5__D,1091.0,10
1165,cpu_state_reg_5__clk,cpuregs_reg_25__4__D,1091.0,10
1166,cpu_state_reg_5__clk,cpuregs_reg_25__3__D,1091.0,10
1167,cpu_state_reg_5__clk,cpuregs_reg_25__2__D,1091.0,10
1168,cpu_state_reg_5__clk,cpuregs_reg_25__1__D,1091.0,10
1169,cpu_state_reg_5__clk,cpuregs_reg_25__0__D,1091.0,10
1170,cpu_state_reg_5__clk,cpuregs_reg_24__7__D,1091.0,10
1171,cpu_state_reg_5__clk,cpuregs_reg_24__6__D,1091.0,10
1172,cpu_state_reg_5__clk,cpuregs_reg_24__5__D,1091.0,10
1173,cpu_state_reg_5__clk,cpuregs_reg_24__4__D,1091.0,10
1174,cpu_state_reg_5__clk,cpuregs_reg_24__3__D,1091.0,10
1175,cpu_state_reg_5__clk,cpuregs_reg_24__2__D,1091.0,10
1176,cpu_state_reg_5__clk,cpuregs_reg_24__1__D,1091.0,10
1177,cpu_state_reg_5__clk,cpuregs_reg_24__0__D,1091.0,10
1178,cpu_state_reg_5__clk,cpuregs_reg_17__7__D,1091.0,10
1179,cpu_state_reg_5__clk,cpuregs_reg_17__6__D,1091.0,10
1180,cpu_state_reg_5__clk,cpuregs_reg_17__5__D,1091.0,10
1181,cpu_state_reg_5__clk,cpuregs_reg_17__4__D,1091.0,10
1182,cpu_state_reg_5__clk,cpuregs_reg_17__3__D,1091.0,10
1183,cpu_state_reg_5__clk,cpuregs_reg_17__2__D,1091.0,10
1184,cpu_state_reg_5__clk,cpuregs_reg_17__1__D,1091.0,10
1185,cpu_state_reg_5__clk,cpuregs_reg_17__0__D,1091.0,10
1186,cpu_state_reg_5__clk,cpuregs_reg_16__7__D,1091.0,10
1187,cpu_state_reg_5__clk,cpuregs_reg_16__6__D,1091.0,10
1188,cpu_state_reg_5__clk,cpuregs_reg_16__5__D,1091.0,10
1189,cpu_state_reg_5__clk,cpuregs_reg_16__4__D,1091.0,10
1190,cpu_state_reg_5__clk,cpuregs_reg_16__3__D,1091.0,10
1191,cpu_state_reg_5__clk,cpuregs_reg_16__2__D,1091.0,10
1192,cpu_state_reg_5__clk,cpuregs_reg_16__1__D,1091.0,10
1193,cpu_state_reg_5__clk,cpuregs_reg_16__0__D,1091.0,10
1194,cpu_state_reg_5__clk,cpuregs_reg_9__7__D,1091.0,10
1195,cpu_state_reg_5__clk,cpuregs_reg_9__6__D,1091.0,10
1196,cpu_state_reg_5__clk,cpuregs_reg_9__5__D,1091.0,10
1197,cpu_state_reg_5__clk,cpuregs_reg_9__4__D,1091.0,10
1198,cpu_state_reg_5__clk,cpuregs_reg_9__3__D,1091.0,10
1199,cpu_state_reg_5__clk,cpuregs_reg_9__2__D,1091.0,10
1200,cpu_state_reg_5__clk,cpuregs_reg_9__1__D,1091.0,10
1201,cpu_state_reg_5__clk,cpuregs_reg_9__0__D,1091.0,10
1202,cpu_state_reg_5__clk,cpuregs_reg_8__7__D,1091.0,10
1203,cpu_state_reg_5__clk,cpuregs_reg_8__6__D,1091.0,10
1204,cpu_state_reg_5__clk,cpuregs_reg_8__5__D,1091.0,10
1205,cpu_state_reg_5__clk,cpuregs_reg_8__4__D,1091.0,10
1206,cpu_state_reg_5__clk,cpuregs_reg_8__3__D,1091.0,10
1207,cpu_state_reg_5__clk,cpuregs_reg_8__2__D,1091.0,10
1208,cpu_state_reg_5__clk,cpuregs_reg_8__1__D,1091.0,10
1209,cpu_state_reg_5__clk,cpuregs_reg_8__0__D,1091.0,10
1210,instr_rdinstrh_reg_clk,reg_sh_reg_4__D,1090.0,11
1211,instr_rdinstrh_reg_clk,reg_sh_reg_3__D,1090.0,11
1212,instr_rdinstrh_reg_clk,reg_sh_reg_2__D,1090.0,11
1213,instr_rdinstrh_reg_clk,reg_sh_reg_1__D,1090.0,11
1214,instr_rdinstrh_reg_clk,reg_sh_reg_0__D,1090.0,11
1215,mem_state_reg_1__clk,mem_wstrb_reg_3__D,1079.0,9
1216,mem_state_reg_1__clk,mem_wstrb_reg_2__D,1079.0,9
1217,mem_state_reg_1__clk,mem_wstrb_reg_1__D,1079.0,9
1218,mem_state_reg_1__clk,mem_wstrb_reg_0__D,1079.0,9
1219,mem_wordsize_reg_1__clk,cpu_state_reg_5__D,1070.0,11
1220,reg_pc_reg_2__clk,reg_out_reg_7__D,1065.0,12
1221,decoder_trigger_reg_clk,decoded_imm_reg_31__D,1062.0,8
1222,decoder_trigger_reg_clk,decoded_imm_reg_30__D,1062.0,8
1223,decoder_trigger_reg_clk,decoded_imm_reg_29__D,1062.0,8
1224,decoder_trigger_reg_clk,decoded_imm_reg_28__D,1062.0,8
1225,decoder_trigger_reg_clk,decoded_imm_reg_27__D,1062.0,8
1226,decoder_trigger_reg_clk,decoded_imm_reg_26__D,1062.0,8
1227,decoder_trigger_reg_clk,decoded_imm_reg_25__D,1062.0,8
1228,decoder_trigger_reg_clk,decoded_imm_reg_24__D,1062.0,8
1229,decoder_trigger_reg_clk,decoded_imm_reg_23__D,1062.0,8
1230,decoder_trigger_reg_clk,decoded_imm_reg_22__D,1062.0,8
1231,decoder_trigger_reg_clk,decoded_imm_reg_21__D,1062.0,8
1232,decoder_trigger_reg_clk,decoded_imm_reg_20__D,1062.0,8
1233,reg_pc_reg_4__clk,cpuregs_reg_1__7__D,1054.0,11
1234,instr_jal_reg_clk,reg_next_pc_reg_4__D,1050.0,11
1235,instr_sub_reg_clk,alu_out_q_reg_1__D,1036.0,11
1236,count_cycle_reg_0__clk,count_cycle_reg_63__D,1025.0,10
1237,count_cycle_reg_0__clk,count_cycle_reg_62__D,1025.0,10
1238,count_cycle_reg_0__clk,count_cycle_reg_61__D,1025.0,10
1239,count_cycle_reg_0__clk,count_cycle_reg_60__D,1025.0,10
1240,count_cycle_reg_0__clk,count_cycle_reg_59__D,1025.0,10
1241,count_cycle_reg_0__clk,count_cycle_reg_58__D,1025.0,10
1242,count_cycle_reg_0__clk,count_cycle_reg_57__D,1025.0,10
1243,count_cycle_reg_0__clk,count_cycle_reg_56__D,1025.0,10
1244,count_cycle_reg_0__clk,count_cycle_reg_55__D,1025.0,10
1245,count_cycle_reg_0__clk,count_cycle_reg_54__D,1025.0,10
1246,count_cycle_reg_0__clk,count_cycle_reg_53__D,1025.0,10
1247,count_cycle_reg_0__clk,count_cycle_reg_52__D,1025.0,10
1248,count_cycle_reg_0__clk,count_cycle_reg_51__D,1025.0,10
1249,count_cycle_reg_0__clk,count_cycle_reg_50__D,1025.0,10
1250,count_cycle_reg_0__clk,count_cycle_reg_49__D,1025.0,10
1251,count_cycle_reg_0__clk,count_cycle_reg_48__D,1025.0,10
1252,count_cycle_reg_0__clk,count_cycle_reg_47__D,1025.0,10
1253,count_cycle_reg_0__clk,count_cycle_reg_46__D,1025.0,10
1254,count_cycle_reg_0__clk,count_cycle_reg_45__D,1025.0,10
1255,count_cycle_reg_0__clk,count_cycle_reg_44__D,1025.0,10
1256,count_cycle_reg_0__clk,count_cycle_reg_43__D,1025.0,10
1257,count_cycle_reg_0__clk,count_cycle_reg_42__D,1025.0,10
1258,count_cycle_reg_0__clk,count_cycle_reg_41__D,1025.0,10
1259,count_cycle_reg_0__clk,count_cycle_reg_40__D,1025.0,10
1260,count_cycle_reg_0__clk,count_cycle_reg_39__D,1025.0,10
1261,count_cycle_reg_0__clk,count_cycle_reg_38__D,1025.0,10
1262,count_cycle_reg_0__clk,count_cycle_reg_37__D,1025.0,10
1263,count_cycle_reg_0__clk,count_cycle_reg_36__D,1025.0,10
1264,count_cycle_reg_0__clk,count_cycle_reg_35__D,1025.0,10
1265,count_cycle_reg_0__clk,count_cycle_reg_34__D,1025.0,10
1266,count_cycle_reg_0__clk,count_cycle_reg_33__D,1025.0,10
1267,reg_pc_reg_2__clk,reg_out_reg_2__D,1022.0,12
1268,mem_do_rinst_reg_clk,is_beq_bne_blt_bge_bltu_bgeu_reg_D,1014.0,10
1269,mem_do_rinst_reg_clk,instr_lui_reg_D,1014.0,10
1270,mem_do_rinst_reg_clk,instr_jalr_reg_D,1014.0,10
1271,mem_do_rinst_reg_clk,instr_jal_reg_D,1014.0,10
1272,mem_do_rinst_reg_clk,instr_auipc_reg_D,1014.0,10
1273,count_instr_reg_0__clk,count_instr_reg_32__D,1013.0,10
1274,count_instr_reg_0__clk,count_instr_reg_31__D,1008.0,10
1275,count_instr_reg_0__clk,count_instr_reg_30__D,1008.0,10
1276,count_instr_reg_0__clk,count_instr_reg_29__D,1008.0,10
1277,count_instr_reg_0__clk,count_instr_reg_28__D,1008.0,10
1278,count_instr_reg_0__clk,count_instr_reg_27__D,1008.0,10
1279,count_instr_reg_0__clk,count_instr_reg_26__D,1008.0,10
1280,count_instr_reg_0__clk,count_instr_reg_25__D,1008.0,10
1281,count_instr_reg_0__clk,count_instr_reg_24__D,1008.0,10
1282,count_instr_reg_0__clk,count_instr_reg_23__D,1008.0,10
1283,count_instr_reg_0__clk,count_instr_reg_22__D,1008.0,10
1284,count_instr_reg_0__clk,count_instr_reg_21__D,1008.0,10
1285,count_instr_reg_0__clk,count_instr_reg_20__D,1008.0,10
1286,count_instr_reg_0__clk,count_instr_reg_19__D,1008.0,10
1287,count_instr_reg_0__clk,count_instr_reg_18__D,1008.0,10
1288,count_instr_reg_0__clk,count_instr_reg_17__D,1008.0,10
1289,reg_pc_reg_2__clk,cpuregs_reg_1__6__D,1007.0,10
1290,reg_pc_reg_2__clk,cpuregs_reg_1__5__D,1007.0,10
1291,latched_branch_reg_clk,reg_next_pc_reg_3__D,992.0,9
1292,latched_branch_reg_clk,reg_next_pc_reg_2__D,992.0,9
1293,latched_branch_reg_clk,reg_next_pc_reg_1__D,992.0,9
1294,cpu_state_reg_5__clk,cpuregs_reg_1__4__D,984.0,9
1295,cpu_state_reg_5__clk,cpuregs_reg_1__3__D,984.0,9
1296,cpu_state_reg_5__clk,cpuregs_reg_1__2__D,984.0,9
1297,cpu_state_reg_5__clk,cpuregs_reg_1__1__D,984.0,9
1298,cpu_state_reg_5__clk,cpuregs_reg_1__0__D,984.0,9
1299,mem_state_reg_1__clk,mem_state_reg_0__D,977.0,8
1300,mem_state_reg_1__clk,mem_instr_reg_D,977.0,8
1301,mem_state_reg_1__clk,mem_addr_reg_31__D,977.0,8
1302,mem_state_reg_1__clk,mem_addr_reg_30__D,977.0,8
1303,mem_state_reg_1__clk,mem_addr_reg_29__D,977.0,8
1304,mem_state_reg_1__clk,mem_addr_reg_28__D,977.0,8
1305,mem_state_reg_1__clk,mem_addr_reg_27__D,977.0,8
1306,mem_state_reg_1__clk,mem_addr_reg_26__D,977.0,8
1307,mem_state_reg_1__clk,mem_addr_reg_25__D,977.0,8
1308,mem_state_reg_1__clk,mem_addr_reg_24__D,977.0,8
1309,mem_state_reg_1__clk,mem_addr_reg_23__D,977.0,8
1310,mem_state_reg_1__clk,mem_addr_reg_22__D,977.0,8
1311,mem_state_reg_1__clk,mem_addr_reg_21__D,977.0,8
1312,mem_state_reg_1__clk,mem_addr_reg_20__D,977.0,8
1313,mem_state_reg_1__clk,mem_addr_reg_19__D,977.0,8
1314,mem_state_reg_1__clk,mem_addr_reg_18__D,977.0,8
1315,mem_state_reg_1__clk,mem_addr_reg_17__D,977.0,8
1316,mem_state_reg_1__clk,mem_addr_reg_16__D,977.0,8
1317,mem_state_reg_1__clk,mem_addr_reg_15__D,977.0,8
1318,mem_state_reg_1__clk,mem_addr_reg_14__D,977.0,8
1319,mem_state_reg_1__clk,mem_addr_reg_13__D,977.0,8
1320,mem_state_reg_1__clk,mem_addr_reg_12__D,977.0,8
1321,mem_state_reg_1__clk,mem_addr_reg_11__D,977.0,8
1322,mem_state_reg_1__clk,mem_addr_reg_10__D,977.0,8
1323,mem_state_reg_1__clk,mem_addr_reg_9__D,977.0,8
1324,mem_state_reg_1__clk,mem_addr_reg_8__D,977.0,8
1325,mem_state_reg_1__clk,mem_addr_reg_7__D,977.0,8
1326,mem_state_reg_1__clk,mem_addr_reg_6__D,977.0,8
1327,mem_state_reg_1__clk,mem_addr_reg_5__D,977.0,8
1328,mem_state_reg_1__clk,mem_addr_reg_4__D,977.0,8
1329,mem_state_reg_1__clk,mem_addr_reg_3__D,977.0,8
1330,mem_state_reg_1__clk,mem_addr_reg_2__D,977.0,8
1331,mem_state_reg_1__clk,mem_wdata_reg_23__D,975.0,9
1332,mem_state_reg_1__clk,mem_wdata_reg_22__D,975.0,9
1333,mem_state_reg_1__clk,mem_wdata_reg_21__D,975.0,9
1334,mem_state_reg_1__clk,mem_wdata_reg_20__D,975.0,9
1335,mem_state_reg_1__clk,mem_wdata_reg_19__D,975.0,9
1336,mem_state_reg_1__clk,mem_wdata_reg_18__D,975.0,9
1337,mem_state_reg_1__clk,mem_wdata_reg_17__D,975.0,9
1338,mem_state_reg_1__clk,mem_wdata_reg_16__D,975.0,9
1339,mem_state_reg_1__clk,mem_wdata_reg_15__D,975.0,9
1340,mem_state_reg_1__clk,mem_wdata_reg_14__D,975.0,9
1341,mem_state_reg_1__clk,mem_wdata_reg_13__D,975.0,9
1342,mem_state_reg_1__clk,mem_wdata_reg_12__D,975.0,9
1343,mem_state_reg_1__clk,mem_wdata_reg_11__D,975.0,9
1344,mem_state_reg_1__clk,mem_wdata_reg_10__D,975.0,9
1345,mem_state_reg_1__clk,mem_wdata_reg_9__D,975.0,9
1346,mem_state_reg_1__clk,mem_wdata_reg_8__D,975.0,9
1347,mem_do_rinst_reg_clk,mem_do_rdata_reg_D,945.0,10
1348,mem_wordsize_reg_1__clk,reg_out_reg_1__D,942.0,9
1349,mem_wordsize_reg_1__clk,reg_out_reg_0__D,942.0,9
1350,count_cycle_reg_0__clk,count_cycle_reg_32__D,939.0,9
1351,count_cycle_reg_0__clk,count_cycle_reg_31__D,934.0,9
1352,count_cycle_reg_0__clk,count_cycle_reg_30__D,934.0,9
1353,count_cycle_reg_0__clk,count_cycle_reg_29__D,934.0,9
1354,count_cycle_reg_0__clk,count_cycle_reg_28__D,934.0,9
1355,count_cycle_reg_0__clk,count_cycle_reg_27__D,934.0,9
1356,count_cycle_reg_0__clk,count_cycle_reg_26__D,934.0,9
1357,count_cycle_reg_0__clk,count_cycle_reg_25__D,934.0,9
1358,count_cycle_reg_0__clk,count_cycle_reg_24__D,934.0,9
1359,count_cycle_reg_0__clk,count_cycle_reg_23__D,934.0,9
1360,count_cycle_reg_0__clk,count_cycle_reg_22__D,934.0,9
1361,count_cycle_reg_0__clk,count_cycle_reg_21__D,934.0,9
1362,count_cycle_reg_0__clk,count_cycle_reg_20__D,934.0,9
1363,count_cycle_reg_0__clk,count_cycle_reg_19__D,934.0,9
1364,count_cycle_reg_0__clk,count_cycle_reg_18__D,934.0,9
1365,count_cycle_reg_0__clk,count_cycle_reg_17__D,934.0,9
1366,count_instr_reg_0__clk,count_instr_reg_16__D,922.0,9
1367,decoder_trigger_reg_clk,decoded_imm_reg_19__D,920.0,7
1368,decoder_trigger_reg_clk,decoded_imm_reg_18__D,920.0,7
1369,decoder_trigger_reg_clk,decoded_imm_reg_17__D,920.0,7
1370,decoder_trigger_reg_clk,decoded_imm_reg_16__D,920.0,7
1371,decoder_trigger_reg_clk,decoded_imm_reg_15__D,920.0,7
1372,decoder_trigger_reg_clk,decoded_imm_reg_14__D,920.0,7
1373,decoder_trigger_reg_clk,decoded_imm_reg_13__D,920.0,7
1374,decoder_trigger_reg_clk,decoded_imm_reg_12__D,920.0,7
1375,count_instr_reg_0__clk,count_instr_reg_15__D,916.0,9
1376,count_instr_reg_0__clk,count_instr_reg_14__D,916.0,9
1377,count_instr_reg_0__clk,count_instr_reg_13__D,916.0,9
1378,count_instr_reg_0__clk,count_instr_reg_12__D,916.0,9
1379,count_instr_reg_0__clk,count_instr_reg_11__D,916.0,9
1380,count_instr_reg_0__clk,count_instr_reg_10__D,916.0,9
1381,count_instr_reg_0__clk,count_instr_reg_9__D,916.0,9
1382,mem_state_reg_1__clk,mem_valid_reg_D,908.0,7
1383,mem_rdata_q_reg_26__clk,is_sll_srl_sra_reg_D,878.0,9
1384,mem_valid_reg_clk,mem_state_reg_1__D,866.0,9
1385,mem_do_rinst_reg_clk,mem_do_wdata_reg_D,859.0,9
1386,decoder_trigger_reg_clk,decoded_imm_reg_10__D,858.0,7
1387,decoder_trigger_reg_clk,decoded_imm_reg_9__D,858.0,7
1388,decoder_trigger_reg_clk,decoded_imm_reg_8__D,858.0,7
1389,decoder_trigger_reg_clk,decoded_imm_reg_7__D,858.0,7
1390,decoder_trigger_reg_clk,decoded_imm_reg_6__D,858.0,7
1391,decoder_trigger_reg_clk,decoded_imm_reg_5__D,858.0,7
1392,latched_branch_reg_clk,reg_pc_reg_31__D,854.0,7
1393,latched_branch_reg_clk,reg_pc_reg_30__D,854.0,7
1394,latched_branch_reg_clk,reg_pc_reg_29__D,854.0,7
1395,latched_branch_reg_clk,reg_pc_reg_28__D,854.0,7
1396,latched_branch_reg_clk,reg_pc_reg_27__D,854.0,7
1397,latched_branch_reg_clk,reg_pc_reg_26__D,854.0,7
1398,latched_branch_reg_clk,reg_pc_reg_25__D,854.0,7
1399,latched_branch_reg_clk,reg_pc_reg_24__D,854.0,7
1400,latched_branch_reg_clk,reg_pc_reg_23__D,854.0,7
1401,latched_branch_reg_clk,reg_pc_reg_22__D,854.0,7
1402,latched_branch_reg_clk,reg_pc_reg_21__D,854.0,7
1403,latched_branch_reg_clk,reg_pc_reg_20__D,854.0,7
1404,latched_branch_reg_clk,reg_pc_reg_19__D,854.0,7
1405,latched_branch_reg_clk,reg_pc_reg_18__D,854.0,7
1406,latched_branch_reg_clk,reg_pc_reg_17__D,854.0,7
1407,latched_branch_reg_clk,reg_pc_reg_16__D,854.0,7
1408,latched_branch_reg_clk,reg_pc_reg_15__D,854.0,7
1409,latched_branch_reg_clk,reg_pc_reg_14__D,854.0,7
1410,latched_branch_reg_clk,reg_pc_reg_13__D,854.0,7
1411,latched_branch_reg_clk,reg_pc_reg_12__D,854.0,7
1412,latched_branch_reg_clk,reg_pc_reg_11__D,854.0,7
1413,latched_branch_reg_clk,reg_pc_reg_10__D,854.0,7
1414,latched_branch_reg_clk,reg_pc_reg_9__D,854.0,7
1415,latched_branch_reg_clk,reg_pc_reg_8__D,854.0,7
1416,latched_branch_reg_clk,reg_pc_reg_7__D,854.0,7
1417,latched_branch_reg_clk,reg_pc_reg_6__D,854.0,7
1418,latched_branch_reg_clk,reg_pc_reg_5__D,854.0,7
1419,latched_branch_reg_clk,reg_pc_reg_4__D,854.0,7
1420,latched_branch_reg_clk,reg_pc_reg_3__D,854.0,7
1421,latched_branch_reg_clk,reg_pc_reg_2__D,854.0,7
1422,latched_branch_reg_clk,reg_pc_reg_1__D,854.0,7
1423,cpu_state_reg_6__clk,mem_do_prefetch_reg_D,853.0,7
1424,count_cycle_reg_0__clk,count_cycle_reg_16__D,848.0,8
1425,count_cycle_reg_0__clk,count_cycle_reg_15__D,842.0,8
1426,count_cycle_reg_0__clk,count_cycle_reg_14__D,842.0,8
1427,count_cycle_reg_0__clk,count_cycle_reg_13__D,842.0,8
1428,count_cycle_reg_0__clk,count_cycle_reg_12__D,842.0,8
1429,count_cycle_reg_0__clk,count_cycle_reg_11__D,842.0,8
1430,count_cycle_reg_0__clk,count_cycle_reg_10__D,842.0,8
1431,count_cycle_reg_0__clk,count_cycle_reg_9__D,842.0,8
1432,count_instr_reg_0__clk,count_instr_reg_8__D,830.0,8
1433,decoder_trigger_reg_clk,decoded_imm_reg_11__D,807.0,7
1434,decoder_trigger_reg_clk,decoded_imm_reg_4__D,807.0,7
1435,decoder_trigger_reg_clk,decoded_imm_reg_3__D,807.0,7
1436,decoder_trigger_reg_clk,decoded_imm_reg_2__D,807.0,7
1437,decoder_trigger_reg_clk,decoded_imm_reg_1__D,807.0,7
1438,mem_rdata_q_reg_31__clk,instr_rdinstrh_reg_D,787.0,9
1439,mem_rdata_q_reg_31__clk,instr_rdinstr_reg_D,787.0,9
1440,mem_rdata_q_reg_31__clk,instr_rdcycleh_reg_D,787.0,9
1441,mem_rdata_q_reg_31__clk,instr_rdcycle_reg_D,787.0,9
1442,count_instr_reg_0__clk,count_instr_reg_7__D,785.0,8
1443,count_instr_reg_0__clk,count_instr_reg_6__D,785.0,8
1444,count_instr_reg_0__clk,count_instr_reg_5__D,785.0,8
1445,mem_rdata_q_reg_26__clk,is_slli_srli_srai_reg_D,783.0,8
1446,mem_state_reg_1__clk,mem_wdata_reg_31__D,779.0,7
1447,mem_state_reg_1__clk,mem_wdata_reg_30__D,779.0,7
1448,mem_state_reg_1__clk,mem_wdata_reg_29__D,779.0,7
1449,mem_state_reg_1__clk,mem_wdata_reg_28__D,779.0,7
1450,mem_state_reg_1__clk,mem_wdata_reg_27__D,779.0,7
1451,mem_state_reg_1__clk,mem_wdata_reg_26__D,779.0,7
1452,mem_state_reg_1__clk,mem_wdata_reg_25__D,779.0,7
1453,mem_state_reg_1__clk,mem_wdata_reg_24__D,779.0,7
1454,mem_state_reg_1__clk,mem_wdata_reg_7__D,779.0,7
1455,mem_state_reg_1__clk,mem_wdata_reg_6__D,779.0,7
1456,mem_state_reg_1__clk,mem_wdata_reg_5__D,779.0,7
1457,mem_state_reg_1__clk,mem_wdata_reg_4__D,779.0,7
1458,mem_state_reg_1__clk,mem_wdata_reg_3__D,779.0,7
1459,mem_state_reg_1__clk,mem_wdata_reg_2__D,779.0,7
1460,mem_state_reg_1__clk,mem_wdata_reg_1__D,779.0,7
1461,mem_state_reg_1__clk,mem_wdata_reg_0__D,779.0,7
1462,mem_rdata_q_reg_26__clk,instr_xor_reg_D,671.0,6
1463,mem_rdata_q_reg_26__clk,instr_sltu_reg_D,671.0,6
1464,mem_rdata_q_reg_26__clk,instr_slt_reg_D,671.0,6
1465,mem_rdata_q_reg_26__clk,instr_or_reg_D,671.0,6
1466,mem_rdata_q_reg_26__clk,instr_and_reg_D,671.0,6
1467,mem_rdata_q_reg_26__clk,instr_add_reg_D,671.0,6
1468,mem_do_rinst_reg_clk,decoder_pseudo_trigger_reg_D,757.0,8
1469,count_cycle_reg_0__clk,count_cycle_reg_8__D,756.0,7
1470,decoder_trigger_reg_clk,decoded_imm_reg_0__D,738.0,6
1471,mem_rdata_q_reg_26__clk,instr_srai_reg_D,715.0,7
1472,mem_rdata_q_reg_26__clk,instr_srli_reg_D,714.0,7
1473,mem_rdata_q_reg_26__clk,instr_slli_reg_D,714.0,7
1474,count_cycle_reg_0__clk,count_cycle_reg_7__D,711.0,7
1475,count_cycle_reg_0__clk,count_cycle_reg_6__D,711.0,7
1476,count_cycle_reg_0__clk,count_cycle_reg_5__D,711.0,7
1477,count_instr_reg_0__clk,count_instr_reg_4__D,699.0,7
1478,mem_rdata_q_reg_26__clk,instr_sra_reg_D,698.0,7
1479,cpu_state_reg_6__clk,count_instr_reg_3__D,698.0,5
1480,cpu_state_reg_6__clk,count_instr_reg_2__D,698.0,5
1481,cpu_state_reg_6__clk,count_instr_reg_1__D,698.0,5
1482,cpu_state_reg_6__clk,count_instr_reg_0__D,698.0,5
1483,decoder_trigger_reg_clk,instr_sub_reg_D,687.0,6
1484,decoder_trigger_reg_clk,instr_srl_reg_D,687.0,6
1485,decoder_trigger_reg_clk,instr_sll_reg_D,687.0,6
1486,cpu_state_reg_3__clk,latched_rd_reg_4__D,670.0,6
1487,cpu_state_reg_3__clk,latched_rd_reg_3__D,670.0,6
1488,cpu_state_reg_3__clk,latched_rd_reg_2__D,670.0,6
1489,cpu_state_reg_3__clk,latched_rd_reg_1__D,670.0,6
1490,cpu_state_reg_3__clk,latched_rd_reg_0__D,670.0,6
1491,decoder_trigger_reg_clk,instr_xori_reg_SE,563.0,3
1492,decoder_trigger_reg_clk,instr_xor_reg_SE,563.0,3
1493,decoder_trigger_reg_clk,instr_sltu_reg_SE,563.0,3
1494,decoder_trigger_reg_clk,instr_sltiu_reg_SE,563.0,3
1495,decoder_trigger_reg_clk,instr_slti_reg_SE,563.0,3
1496,decoder_trigger_reg_clk,instr_slt_reg_SE,563.0,3
1497,decoder_trigger_reg_clk,instr_ori_reg_SE,563.0,3
1498,decoder_trigger_reg_clk,instr_or_reg_SE,563.0,3
1499,decoder_trigger_reg_clk,instr_bne_reg_SE,563.0,3
1500,decoder_trigger_reg_clk,instr_bltu_reg_SE,563.0,3
1501,decoder_trigger_reg_clk,instr_blt_reg_SE,563.0,3
1502,decoder_trigger_reg_clk,instr_bgeu_reg_SE,563.0,3
1503,decoder_trigger_reg_clk,instr_bge_reg_SE,563.0,3
1504,decoder_trigger_reg_clk,instr_beq_reg_SE,563.0,3
1505,decoder_trigger_reg_clk,instr_andi_reg_SE,563.0,3
1506,decoder_trigger_reg_clk,instr_and_reg_SE,563.0,3
1507,decoder_trigger_reg_clk,instr_addi_reg_SE,563.0,3
1508,decoder_trigger_reg_clk,instr_add_reg_SE,563.0,3
1509,decoder_trigger_reg_clk,instr_sw_reg_SE,563.0,3
1510,decoder_trigger_reg_clk,instr_sh_reg_SE,563.0,3
1511,decoder_trigger_reg_clk,instr_sb_reg_SE,563.0,3
1512,decoder_trigger_reg_clk,instr_lw_reg_SE,563.0,3
1513,decoder_trigger_reg_clk,instr_lhu_reg_SE,563.0,3
1514,decoder_trigger_reg_clk,instr_lh_reg_SE,563.0,3
1515,decoder_trigger_reg_clk,instr_lbu_reg_SE,563.0,3
1516,decoder_trigger_reg_clk,instr_lb_reg_SE,563.0,3
1517,count_cycle_reg_0__clk,count_cycle_reg_4__D,625.0,6
1518,decoder_trigger_reg_clk,is_jalr_addi_slti_sltiu_xori_ori_andi_reg_D,618.0,5
1519,mem_valid_reg_clk,mem_rdata_q_reg_31__SE,515.0,3
1520,mem_valid_reg_clk,mem_rdata_q_reg_30__SE,515.0,3
1521,mem_valid_reg_clk,mem_rdata_q_reg_29__SE,515.0,3
1522,mem_valid_reg_clk,mem_rdata_q_reg_28__SE,515.0,3
1523,mem_valid_reg_clk,mem_rdata_q_reg_27__SE,515.0,3
1524,mem_valid_reg_clk,mem_rdata_q_reg_26__SE,515.0,3
1525,mem_valid_reg_clk,mem_rdata_q_reg_25__SE,515.0,3
1526,mem_valid_reg_clk,mem_rdata_q_reg_24__SE,515.0,3
1527,mem_valid_reg_clk,mem_rdata_q_reg_23__SE,515.0,3
1528,mem_valid_reg_clk,mem_rdata_q_reg_22__SE,515.0,3
1529,mem_valid_reg_clk,mem_rdata_q_reg_21__SE,515.0,3
1530,mem_valid_reg_clk,mem_rdata_q_reg_20__SE,515.0,3
1531,mem_valid_reg_clk,mem_rdata_q_reg_19__SE,515.0,3
1532,mem_valid_reg_clk,mem_rdata_q_reg_18__SE,515.0,3
1533,mem_valid_reg_clk,mem_rdata_q_reg_17__SE,515.0,3
1534,mem_valid_reg_clk,mem_rdata_q_reg_16__SE,515.0,3
1535,mem_valid_reg_clk,mem_rdata_q_reg_15__SE,515.0,3
1536,mem_valid_reg_clk,mem_rdata_q_reg_14__SE,515.0,3
1537,mem_valid_reg_clk,mem_rdata_q_reg_13__SE,515.0,3
1538,mem_valid_reg_clk,mem_rdata_q_reg_12__SE,515.0,3
1539,mem_valid_reg_clk,mem_rdata_q_reg_11__SE,515.0,3
1540,mem_valid_reg_clk,mem_rdata_q_reg_10__SE,515.0,3
1541,mem_valid_reg_clk,mem_rdata_q_reg_9__SE,515.0,3
1542,mem_valid_reg_clk,mem_rdata_q_reg_8__SE,515.0,3
1543,mem_valid_reg_clk,mem_rdata_q_reg_7__SE,515.0,3
1544,mem_valid_reg_clk,mem_rdata_q_reg_6__SE,515.0,3
1545,mem_valid_reg_clk,mem_rdata_q_reg_5__SE,515.0,3
1546,mem_valid_reg_clk,mem_rdata_q_reg_4__SE,515.0,3
1547,mem_valid_reg_clk,mem_rdata_q_reg_3__SE,515.0,3
1548,mem_valid_reg_clk,mem_rdata_q_reg_2__SE,515.0,3
1549,mem_valid_reg_clk,mem_rdata_q_reg_1__SE,515.0,3
1550,mem_valid_reg_clk,mem_rdata_q_reg_0__SE,515.0,3
1551,count_cycle_reg_0__clk,count_cycle_reg_3__D,584.0,6
1552,decoder_trigger_reg_clk,is_lui_auipc_jal_jalr_addi_add_sub_reg_srl,563.0,3
1553,mem_rdata_q_reg_13__clk,instr_bne_reg_D,477.0,4
1554,mem_rdata_q_reg_13__clk,instr_bge_reg_D,477.0,4
1555,mem_rdata_q_reg_13__clk,instr_beq_reg_D,469.0,4
1556,mem_rdata_q_reg_13__clk,instr_addi_reg_D,469.0,4
1557,mem_rdata_q_reg_13__clk,instr_sh_reg_D,477.0,4
1558,mem_rdata_q_reg_13__clk,instr_lhu_reg_D,477.0,4
1559,mem_rdata_q_reg_13__clk,instr_lh_reg_D,477.0,4
1560,mem_rdata_q_reg_13__clk,instr_slti_reg_D,456.0,4
1561,decoder_trigger_reg_clk,is_compare_reg_D,554.0,4
1562,mem_rdata_q_reg_13__clk,instr_sb_reg_D,469.0,4
1563,mem_rdata_q_reg_13__clk,instr_lb_reg_D,469.0,4
1564,mem_rdata_q_reg_13__clk,instr_xori_reg_D,451.0,4
1565,mem_rdata_q_reg_13__clk,instr_blt_reg_D,451.0,4
1566,mem_rdata_q_reg_13__clk,instr_ori_reg_D,443.0,4
1567,mem_rdata_q_reg_13__clk,instr_bltu_reg_D,443.0,4
1568,mem_rdata_q_reg_13__clk,instr_bgeu_reg_D,443.0,4
1569,mem_rdata_q_reg_13__clk,instr_andi_reg_D,443.0,4
1570,cpu_state_reg_3__clk,latched_stalu_reg_SE,442.0,3
1571,mem_rdata_q_reg_13__clk,instr_sw_reg_D,456.0,4
1572,mem_rdata_q_reg_13__clk,instr_lw_reg_D,456.0,4
1573,mem_rdata_q_reg_13__clk,instr_sltiu_reg_D,435.0,4
1574,mem_rdata_q_reg_13__clk,instr_lbu_reg_D,451.0,4
1575,instr_sub_reg_clk,is_lui_auipc_jal_jalr_addi_add_sub_reg_D,504.0,4
1576,count_cycle_reg_0__clk,count_cycle_reg_2__D,498.0,5
1577,count_cycle_reg_0__clk,count_cycle_reg_1__D,396.0,4
1578,cpu_state_reg_3__clk,latched_stalu_reg_D,262.0,1
1579,instr_lui_reg_clk,is_lui_auipc_jal_reg_D,348.0,3
1580,instr_lbu_reg_clk,is_lbu_lhu_lw_reg_D,323.0,3
1581,instr_sltiu_reg_clk,is_sltiu_bltu_sltu_reg_D,306.0,3
1582,instr_slti_reg_clk,is_slti_blt_slt_reg_D,306.0,3
1583,count_cycle_reg_0__clk,count_cycle_reg_0__D,258.0,2
1584,cpu_state_reg_7__clk,trap_reg_D,184.0,1