{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696627331288 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696627331289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  6 18:22:11 2023 " "Processing started: Fri Oct  6 18:22:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696627331289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696627331289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV -c RISCV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696627331289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696627331620 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696627331621 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RISCV.sv(164) " "Verilog HDL warning at RISCV.sv(164): extended using \"x\" or \"z\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 164 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696627343444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1 RS1 RISCV.sv(44) " "Verilog HDL Declaration information at RISCV.sv(44): object \"rs1\" differs only in case from object \"RS1\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696627343445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2 RS2 RISCV.sv(46) " "Verilog HDL Declaration information at RISCV.sv(46): object \"rs2\" differs only in case from object \"RS2\" in the same scope" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1696627343445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV.sv 5 5 " "Found 5 design units, including 5 entities, in source file RISCV.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696627343448 ""} { "Info" "ISGN_ENTITY_NAME" "2 RISCV " "Found entity 2: RISCV" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696627343448 ""} { "Info" "ISGN_ENTITY_NAME" "3 regfile " "Found entity 3: regfile" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696627343448 ""} { "Info" "ISGN_ENTITY_NAME" "4 dmem " "Found entity 4: dmem" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696627343448 ""} { "Info" "ISGN_ENTITY_NAME" "5 imem " "Found entity 5: imem" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696627343448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696627343448 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696627343513 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISCV.sv(176) " "Verilog HDL assignment warning at RISCV.sv(176): truncated value with size 32 to match size of target (1)" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696627343520 "|RISCV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regs " "Elaborating entity \"regfile\" for hierarchy \"regfile:regs\"" {  } { { "RISCV.sv" "regs" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696627343555 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "regfile:regs\|rf " "RAM logic \"regfile:regs\|rf\" is uninferred due to asynchronous read logic" {  } { { "RISCV.sv" "rf" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 188 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1696627343965 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1696627343965 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1696627344616 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[1\] GND " "Pin \"write_data\[1\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[2\] GND " "Pin \"write_data\[2\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[3\] GND " "Pin \"write_data\[3\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[4\] GND " "Pin \"write_data\[4\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[5\] GND " "Pin \"write_data\[5\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[6\] GND " "Pin \"write_data\[6\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[7\] GND " "Pin \"write_data\[7\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[8\] GND " "Pin \"write_data\[8\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[9\] GND " "Pin \"write_data\[9\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[10\] GND " "Pin \"write_data\[10\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[11\] GND " "Pin \"write_data\[11\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[12\] GND " "Pin \"write_data\[12\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[13\] GND " "Pin \"write_data\[13\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[14\] GND " "Pin \"write_data\[14\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[15\] GND " "Pin \"write_data\[15\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[16\] GND " "Pin \"write_data\[16\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[17\] GND " "Pin \"write_data\[17\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[18\] GND " "Pin \"write_data\[18\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[19\] GND " "Pin \"write_data\[19\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[20\] GND " "Pin \"write_data\[20\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[21\] GND " "Pin \"write_data\[21\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[22\] GND " "Pin \"write_data\[22\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[23\] GND " "Pin \"write_data\[23\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[24\] GND " "Pin \"write_data\[24\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[25\] GND " "Pin \"write_data\[25\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[26\] GND " "Pin \"write_data\[26\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[27\] GND " "Pin \"write_data\[27\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[28\] GND " "Pin \"write_data\[28\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[29\] GND " "Pin \"write_data\[29\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[30\] GND " "Pin \"write_data\[30\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "write_data\[31\] GND " "Pin \"write_data\[31\]\" is stuck at GND" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696627344958 "|RISCV|write_data[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696627344958 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696627345088 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/martins/Documents/BUILD-RISC-V/RISC-V/output_files/RISCV.map.smsg " "Generated suppressed messages file /home/martins/Documents/BUILD-RISC-V/RISC-V/output_files/RISCV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696627345978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696627346125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696627346125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "31 " "Design contains 31 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[1\] " "No output dependent on input pin \"read_data\[1\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[2\] " "No output dependent on input pin \"read_data\[2\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[3\] " "No output dependent on input pin \"read_data\[3\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[4\] " "No output dependent on input pin \"read_data\[4\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[5\] " "No output dependent on input pin \"read_data\[5\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[6\] " "No output dependent on input pin \"read_data\[6\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[7\] " "No output dependent on input pin \"read_data\[7\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[8\] " "No output dependent on input pin \"read_data\[8\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[9\] " "No output dependent on input pin \"read_data\[9\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[10\] " "No output dependent on input pin \"read_data\[10\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[11\] " "No output dependent on input pin \"read_data\[11\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[12\] " "No output dependent on input pin \"read_data\[12\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[13\] " "No output dependent on input pin \"read_data\[13\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[14\] " "No output dependent on input pin \"read_data\[14\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[15\] " "No output dependent on input pin \"read_data\[15\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[16\] " "No output dependent on input pin \"read_data\[16\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[17\] " "No output dependent on input pin \"read_data\[17\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[18\] " "No output dependent on input pin \"read_data\[18\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[19\] " "No output dependent on input pin \"read_data\[19\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[20\] " "No output dependent on input pin \"read_data\[20\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[21\] " "No output dependent on input pin \"read_data\[21\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[22\] " "No output dependent on input pin \"read_data\[22\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[23\] " "No output dependent on input pin \"read_data\[23\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[24\] " "No output dependent on input pin \"read_data\[24\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[25\] " "No output dependent on input pin \"read_data\[25\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[26\] " "No output dependent on input pin \"read_data\[26\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[27\] " "No output dependent on input pin \"read_data\[27\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[28\] " "No output dependent on input pin \"read_data\[28\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[29\] " "No output dependent on input pin \"read_data\[29\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[30\] " "No output dependent on input pin \"read_data\[30\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read_data\[31\] " "No output dependent on input pin \"read_data\[31\]\"" {  } { { "RISCV.sv" "" { Text "/home/martins/Documents/BUILD-RISC-V/RISC-V/RISCV.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696627346231 "|RISCV|read_data[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696627346231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "636 " "Implemented 636 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696627346235 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696627346235 ""} { "Info" "ICUT_CUT_TM_LCELLS" "473 " "Implemented 473 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696627346235 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696627346235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "445 " "Peak virtual memory: 445 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696627346247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  6 18:22:26 2023 " "Processing ended: Fri Oct  6 18:22:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696627346247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696627346247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696627346247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696627346247 ""}
