INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/RAM_4x4/RAM_4x4.srcs/sources_1/new/ram_4x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_4x4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/RAM_4x4/RAM_4x4.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
