--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml brainwars_main.twx brainwars_main.ncd -o
brainwars_main.twr brainwars_main.pcf -ucf brainwars_main.ucf

Design file:              brainwars_main.ncd
Physical constraint file: brainwars_main.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst_n       |    7.441(R)|      SLOW  |   -1.793(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
rst_n_in    |    6.463(R)|      SLOW  |   -1.776(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
audio_bck   |         7.227(R)|      SLOW  |         3.740(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_data  |         9.559(R)|      SLOW  |         4.569(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
audio_ws    |         6.913(R)|      SLOW  |         3.544(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
control<0>  |         7.469(R)|      SLOW  |         3.914(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
control<1>  |         8.022(R)|      SLOW  |         4.153(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<0>  |        10.724(R)|      SLOW  |         4.432(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<1>  |        10.874(R)|      SLOW  |         4.276(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<2>  |        10.724(R)|      SLOW  |         4.459(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<3>  |        10.537(R)|      SLOW  |         4.097(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<4>  |        11.267(R)|      SLOW  |         4.625(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<5>  |        10.803(R)|      SLOW  |         4.396(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<6>  |        11.111(R)|      SLOW  |         4.909(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<7>  |        10.635(R)|      SLOW  |         4.591(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<8>  |        11.260(R)|      SLOW  |         4.797(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<9>  |        11.036(R)|      SLOW  |         4.658(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<10> |        10.624(R)|      SLOW  |         4.390(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<11> |        10.736(R)|      SLOW  |         4.788(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<12> |        10.590(R)|      SLOW  |         4.741(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<13> |        10.687(R)|      SLOW  |         4.523(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
display<14> |        11.100(R)|      SLOW  |         4.538(R)|      FAST  |clk_IBUF_BUFG     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.058|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clk            |audio_sysclk   |    7.915|
rst_n          |LCD_rst        |    9.557|
rst_n          |rst_n_out      |    9.364|
---------------+---------------+---------+


Analysis completed Tue Jun 16 21:23:53 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 276 MB



