0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab 2/project_1/project_1.gen/sources_1/ip/Lab2_mem/sim/Lab2_mem.v,1706708605,verilog,,C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab 2/project_1/project_1.srcs/sources_1/new/Lab2_top.v,,Lab2_mem,,,,,,,,
C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab 2/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab 2/project_1/project_1.srcs/sim_1/new/Lab2_top_tb.v,1706793645,verilog,,,,Lab2_top_tb,,,,,,,,
C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab 2/project_1/project_1.srcs/sources_1/new/Lab2_top.v,1706711494,verilog,,C:/Users/Di heng/Desktop/SCSE Y2S2/SC2103 Digital Systems Design/Lab/Lab 2/project_1/project_1.srcs/sim_1/new/Lab2_top_tb.v,,Lab2_top,,,,,,,,
