#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x24acd50 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2463320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x246b250 .functor NOT 1, L_0x24e5de0, C4<0>, C4<0>, C4<0>;
L_0x24e5bc0 .functor XOR 2, L_0x24e5a60, L_0x24e5b20, C4<00>, C4<00>;
L_0x24e5cd0 .functor XOR 2, L_0x24e5bc0, L_0x24e5c30, C4<00>, C4<00>;
v0x24d9570_0 .net *"_ivl_10", 1 0, L_0x24e5c30;  1 drivers
v0x24d9670_0 .net *"_ivl_12", 1 0, L_0x24e5cd0;  1 drivers
v0x24d9750_0 .net *"_ivl_2", 1 0, L_0x24dc890;  1 drivers
v0x24d9810_0 .net *"_ivl_4", 1 0, L_0x24e5a60;  1 drivers
v0x24d98f0_0 .net *"_ivl_6", 1 0, L_0x24e5b20;  1 drivers
v0x24d9a20_0 .net *"_ivl_8", 1 0, L_0x24e5bc0;  1 drivers
v0x24d9b00_0 .net "a", 0 0, v0x24d2730_0;  1 drivers
v0x24d9ba0_0 .net "b", 0 0, v0x24d27d0_0;  1 drivers
v0x24d9c40_0 .net "c", 0 0, v0x24d2870_0;  1 drivers
v0x24d9ce0_0 .var "clk", 0 0;
v0x24d9d80_0 .net "d", 0 0, v0x24d29b0_0;  1 drivers
v0x24d9e20_0 .net "out_pos_dut", 0 0, L_0x24e55b0;  1 drivers
v0x24d9ec0_0 .net "out_pos_ref", 0 0, L_0x24db3f0;  1 drivers
v0x24d9f60_0 .net "out_sop_dut", 0 0, L_0x24deb90;  1 drivers
v0x24da000_0 .net "out_sop_ref", 0 0, L_0x24ae260;  1 drivers
v0x24da0a0_0 .var/2u "stats1", 223 0;
v0x24da140_0 .var/2u "strobe", 0 0;
v0x24da1e0_0 .net "tb_match", 0 0, L_0x24e5de0;  1 drivers
v0x24da2b0_0 .net "tb_mismatch", 0 0, L_0x246b250;  1 drivers
v0x24da350_0 .net "wavedrom_enable", 0 0, v0x24d2c80_0;  1 drivers
v0x24da420_0 .net "wavedrom_title", 511 0, v0x24d2d20_0;  1 drivers
L_0x24dc890 .concat [ 1 1 0 0], L_0x24db3f0, L_0x24ae260;
L_0x24e5a60 .concat [ 1 1 0 0], L_0x24db3f0, L_0x24ae260;
L_0x24e5b20 .concat [ 1 1 0 0], L_0x24e55b0, L_0x24deb90;
L_0x24e5c30 .concat [ 1 1 0 0], L_0x24db3f0, L_0x24ae260;
L_0x24e5de0 .cmp/eeq 2, L_0x24dc890, L_0x24e5cd0;
S_0x2467f80 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2463320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x246b630 .functor AND 1, v0x24d2870_0, v0x24d29b0_0, C4<1>, C4<1>;
L_0x246ba10 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x246bdf0 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x246c070 .functor AND 1, L_0x246ba10, L_0x246bdf0, C4<1>, C4<1>;
L_0x24869d0 .functor AND 1, L_0x246c070, v0x24d2870_0, C4<1>, C4<1>;
L_0x24ae260 .functor OR 1, L_0x246b630, L_0x24869d0, C4<0>, C4<0>;
L_0x24da870 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24da8e0 .functor OR 1, L_0x24da870, v0x24d29b0_0, C4<0>, C4<0>;
L_0x24da9f0 .functor AND 1, v0x24d2870_0, L_0x24da8e0, C4<1>, C4<1>;
L_0x24daab0 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24dab80 .functor OR 1, L_0x24daab0, v0x24d27d0_0, C4<0>, C4<0>;
L_0x24dabf0 .functor AND 1, L_0x24da9f0, L_0x24dab80, C4<1>, C4<1>;
L_0x24dad70 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24dade0 .functor OR 1, L_0x24dad70, v0x24d29b0_0, C4<0>, C4<0>;
L_0x24dad00 .functor AND 1, v0x24d2870_0, L_0x24dade0, C4<1>, C4<1>;
L_0x24daf70 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24db070 .functor OR 1, L_0x24daf70, v0x24d29b0_0, C4<0>, C4<0>;
L_0x24db130 .functor AND 1, L_0x24dad00, L_0x24db070, C4<1>, C4<1>;
L_0x24db2e0 .functor XNOR 1, L_0x24dabf0, L_0x24db130, C4<0>, C4<0>;
v0x246ab80_0 .net *"_ivl_0", 0 0, L_0x246b630;  1 drivers
v0x246af80_0 .net *"_ivl_12", 0 0, L_0x24da870;  1 drivers
v0x246b360_0 .net *"_ivl_14", 0 0, L_0x24da8e0;  1 drivers
v0x246b740_0 .net *"_ivl_16", 0 0, L_0x24da9f0;  1 drivers
v0x246bb20_0 .net *"_ivl_18", 0 0, L_0x24daab0;  1 drivers
v0x246bf00_0 .net *"_ivl_2", 0 0, L_0x246ba10;  1 drivers
v0x246c180_0 .net *"_ivl_20", 0 0, L_0x24dab80;  1 drivers
v0x24d0ca0_0 .net *"_ivl_24", 0 0, L_0x24dad70;  1 drivers
v0x24d0d80_0 .net *"_ivl_26", 0 0, L_0x24dade0;  1 drivers
v0x24d0e60_0 .net *"_ivl_28", 0 0, L_0x24dad00;  1 drivers
v0x24d0f40_0 .net *"_ivl_30", 0 0, L_0x24daf70;  1 drivers
v0x24d1020_0 .net *"_ivl_32", 0 0, L_0x24db070;  1 drivers
v0x24d1100_0 .net *"_ivl_36", 0 0, L_0x24db2e0;  1 drivers
L_0x7f15d47bf018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24d11c0_0 .net *"_ivl_38", 0 0, L_0x7f15d47bf018;  1 drivers
v0x24d12a0_0 .net *"_ivl_4", 0 0, L_0x246bdf0;  1 drivers
v0x24d1380_0 .net *"_ivl_6", 0 0, L_0x246c070;  1 drivers
v0x24d1460_0 .net *"_ivl_8", 0 0, L_0x24869d0;  1 drivers
v0x24d1540_0 .net "a", 0 0, v0x24d2730_0;  alias, 1 drivers
v0x24d1600_0 .net "b", 0 0, v0x24d27d0_0;  alias, 1 drivers
v0x24d16c0_0 .net "c", 0 0, v0x24d2870_0;  alias, 1 drivers
v0x24d1780_0 .net "d", 0 0, v0x24d29b0_0;  alias, 1 drivers
v0x24d1840_0 .net "out_pos", 0 0, L_0x24db3f0;  alias, 1 drivers
v0x24d1900_0 .net "out_sop", 0 0, L_0x24ae260;  alias, 1 drivers
v0x24d19c0_0 .net "pos0", 0 0, L_0x24dabf0;  1 drivers
v0x24d1a80_0 .net "pos1", 0 0, L_0x24db130;  1 drivers
L_0x24db3f0 .functor MUXZ 1, L_0x7f15d47bf018, L_0x24dabf0, L_0x24db2e0, C4<>;
S_0x24d1c00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2463320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x24d2730_0 .var "a", 0 0;
v0x24d27d0_0 .var "b", 0 0;
v0x24d2870_0 .var "c", 0 0;
v0x24d2910_0 .net "clk", 0 0, v0x24d9ce0_0;  1 drivers
v0x24d29b0_0 .var "d", 0 0;
v0x24d2aa0_0 .var/2u "fail", 0 0;
v0x24d2b40_0 .var/2u "fail1", 0 0;
v0x24d2be0_0 .net "tb_match", 0 0, L_0x24e5de0;  alias, 1 drivers
v0x24d2c80_0 .var "wavedrom_enable", 0 0;
v0x24d2d20_0 .var "wavedrom_title", 511 0;
E_0x247a480/0 .event negedge, v0x24d2910_0;
E_0x247a480/1 .event posedge, v0x24d2910_0;
E_0x247a480 .event/or E_0x247a480/0, E_0x247a480/1;
S_0x24d1f30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x24d1c00;
 .timescale -12 -12;
v0x24d2170_0 .var/2s "i", 31 0;
E_0x247a320 .event posedge, v0x24d2910_0;
S_0x24d2270 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x24d1c00;
 .timescale -12 -12;
v0x24d2470_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x24d2550 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x24d1c00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24d2f00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2463320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x24db5a0 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24db740 .functor AND 1, v0x24d2730_0, L_0x24db5a0, C4<1>, C4<1>;
L_0x24db820 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24db9a0 .functor AND 1, L_0x24db740, L_0x24db820, C4<1>, C4<1>;
L_0x24dbae0 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24dbc60 .functor AND 1, L_0x24db9a0, L_0x24dbae0, C4<1>, C4<1>;
L_0x24dbdb0 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24dbf30 .functor AND 1, L_0x24dbdb0, v0x24d27d0_0, C4<1>, C4<1>;
L_0x24dc040 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24dc0b0 .functor AND 1, L_0x24dbf30, L_0x24dc040, C4<1>, C4<1>;
L_0x24dc220 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24dc290 .functor AND 1, L_0x24dc0b0, L_0x24dc220, C4<1>, C4<1>;
L_0x24dc3c0 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24dc430 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24dc350 .functor AND 1, L_0x24dc3c0, L_0x24dc430, C4<1>, C4<1>;
L_0x24dc5c0 .functor AND 1, L_0x24dc350, v0x24d2870_0, C4<1>, C4<1>;
L_0x24dc710 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24dc780 .functor AND 1, L_0x24dc5c0, L_0x24dc710, C4<1>, C4<1>;
L_0x24dc930 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24dc9a0 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24dcac0 .functor AND 1, L_0x24dc930, L_0x24dc9a0, C4<1>, C4<1>;
L_0x24dcbd0 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24dcd00 .functor AND 1, L_0x24dcac0, L_0x24dcbd0, C4<1>, C4<1>;
L_0x24dce10 .functor AND 1, L_0x24dcd00, v0x24d29b0_0, C4<1>, C4<1>;
L_0x24dcfa0 .functor AND 1, v0x24d2730_0, v0x24d27d0_0, C4<1>, C4<1>;
L_0x24dd010 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24dd160 .functor AND 1, L_0x24dcfa0, L_0x24dd010, C4<1>, C4<1>;
L_0x24dd270 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24dd3d0 .functor AND 1, L_0x24dd160, L_0x24dd270, C4<1>, C4<1>;
L_0x24dd4e0 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24dd650 .functor AND 1, v0x24d2730_0, L_0x24dd4e0, C4<1>, C4<1>;
L_0x24dd710 .functor AND 1, L_0x24dd650, v0x24d2870_0, C4<1>, C4<1>;
L_0x24dd8e0 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24dd950 .functor AND 1, L_0x24dd710, L_0x24dd8e0, C4<1>, C4<1>;
L_0x24ddb80 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24ddbf0 .functor AND 1, v0x24d2730_0, L_0x24ddb80, C4<1>, C4<1>;
L_0x24ddde0 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24dde50 .functor AND 1, L_0x24ddbf0, L_0x24ddde0, C4<1>, C4<1>;
L_0x24ddcb0 .functor AND 1, L_0x24dde50, v0x24d29b0_0, C4<1>, C4<1>;
L_0x24ddd70 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24de0e0 .functor AND 1, L_0x24ddd70, v0x24d27d0_0, C4<1>, C4<1>;
L_0x24de1a0 .functor AND 1, L_0x24de0e0, v0x24d2870_0, C4<1>, C4<1>;
L_0x24de3c0 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24de430 .functor AND 1, L_0x24de1a0, L_0x24de3c0, C4<1>, C4<1>;
L_0x24de6e0 .functor OR 1, L_0x24dbc60, L_0x24dc290, C4<0>, C4<0>;
L_0x24de7f0 .functor OR 1, L_0x24de6e0, L_0x24dce10, C4<0>, C4<0>;
L_0x24dea80 .functor OR 1, L_0x24de7f0, L_0x24ddcb0, C4<0>, C4<0>;
L_0x24deb90 .functor OR 1, L_0x24dea80, L_0x24de430, C4<0>, C4<0>;
L_0x24dee80 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24deef0 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24df100 .functor AND 1, L_0x24dee80, L_0x24deef0, C4<1>, C4<1>;
L_0x24df210 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24df640 .functor AND 1, L_0x24df100, L_0x24df210, C4<1>, C4<1>;
L_0x24df750 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24dfb90 .functor AND 1, L_0x24df640, L_0x24df750, C4<1>, C4<1>;
L_0x24dfca0 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24e00f0 .functor AND 1, L_0x24dfca0, v0x24d27d0_0, C4<1>, C4<1>;
L_0x24e01b0 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24e0400 .functor AND 1, L_0x24e00f0, L_0x24e01b0, C4<1>, C4<1>;
L_0x24e0510 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24e0770 .functor AND 1, L_0x24e0400, L_0x24e0510, C4<1>, C4<1>;
L_0x24e0880 .functor OR 1, L_0x24dfb90, L_0x24e0770, C4<0>, C4<0>;
L_0x24e0b90 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24e0c00 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24e0e80 .functor AND 1, L_0x24e0b90, L_0x24e0c00, C4<1>, C4<1>;
L_0x24e0f90 .functor AND 1, L_0x24e0e80, v0x24d2870_0, C4<1>, C4<1>;
L_0x24e1270 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24e12e0 .functor AND 1, L_0x24e0f90, L_0x24e1270, C4<1>, C4<1>;
L_0x24e1620 .functor OR 1, L_0x24e0880, L_0x24e12e0, C4<0>, C4<0>;
L_0x24e1730 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24e19e0 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24e1a50 .functor AND 1, L_0x24e1730, L_0x24e19e0, C4<1>, C4<1>;
L_0x24e1db0 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24e1e20 .functor AND 1, L_0x24e1a50, L_0x24e1db0, C4<1>, C4<1>;
L_0x24e2190 .functor AND 1, L_0x24e1e20, v0x24d29b0_0, C4<1>, C4<1>;
L_0x24e2250 .functor OR 1, L_0x24e1620, L_0x24e2190, C4<0>, C4<0>;
L_0x24e25d0 .functor AND 1, v0x24d2730_0, v0x24d27d0_0, C4<1>, C4<1>;
L_0x24e2640 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24e2930 .functor AND 1, L_0x24e25d0, L_0x24e2640, C4<1>, C4<1>;
L_0x24e2a40 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24e2d40 .functor AND 1, L_0x24e2930, L_0x24e2a40, C4<1>, C4<1>;
L_0x24e2e50 .functor OR 1, L_0x24e2250, L_0x24e2d40, C4<0>, C4<0>;
L_0x24e3200 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24e3270 .functor AND 1, v0x24d2730_0, L_0x24e3200, C4<1>, C4<1>;
L_0x24e35e0 .functor AND 1, L_0x24e3270, v0x24d2870_0, C4<1>, C4<1>;
L_0x24e36a0 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24e39d0 .functor AND 1, L_0x24e35e0, L_0x24e36a0, C4<1>, C4<1>;
L_0x24e3ae0 .functor OR 1, L_0x24e2e50, L_0x24e39d0, C4<0>, C4<0>;
L_0x24e3ec0 .functor NOT 1, v0x24d27d0_0, C4<0>, C4<0>, C4<0>;
L_0x24e3f30 .functor AND 1, v0x24d2730_0, L_0x24e3ec0, C4<1>, C4<1>;
L_0x24e42d0 .functor NOT 1, v0x24d2870_0, C4<0>, C4<0>, C4<0>;
L_0x24e4340 .functor AND 1, L_0x24e3f30, L_0x24e42d0, C4<1>, C4<1>;
L_0x24e4740 .functor AND 1, L_0x24e4340, v0x24d29b0_0, C4<1>, C4<1>;
L_0x24e4800 .functor OR 1, L_0x24e3ae0, L_0x24e4740, C4<0>, C4<0>;
L_0x24e4c10 .functor NOT 1, v0x24d2730_0, C4<0>, C4<0>, C4<0>;
L_0x24e4c80 .functor AND 1, L_0x24e4c10, v0x24d27d0_0, C4<1>, C4<1>;
L_0x24e5050 .functor AND 1, L_0x24e4c80, v0x24d2870_0, C4<1>, C4<1>;
L_0x24e5110 .functor NOT 1, v0x24d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x24e54a0 .functor AND 1, L_0x24e5050, L_0x24e5110, C4<1>, C4<1>;
L_0x24e55b0 .functor OR 1, L_0x24e4800, L_0x24e54a0, C4<0>, C4<0>;
v0x24d30c0_0 .net *"_ivl_0", 0 0, L_0x24db5a0;  1 drivers
v0x24d31a0_0 .net *"_ivl_100", 0 0, L_0x24df100;  1 drivers
v0x24d3280_0 .net *"_ivl_102", 0 0, L_0x24df210;  1 drivers
v0x24d3370_0 .net *"_ivl_104", 0 0, L_0x24df640;  1 drivers
v0x24d3450_0 .net *"_ivl_106", 0 0, L_0x24df750;  1 drivers
v0x24d3580_0 .net *"_ivl_108", 0 0, L_0x24dfb90;  1 drivers
v0x24d3660_0 .net *"_ivl_110", 0 0, L_0x24dfca0;  1 drivers
v0x24d3740_0 .net *"_ivl_112", 0 0, L_0x24e00f0;  1 drivers
v0x24d3820_0 .net *"_ivl_114", 0 0, L_0x24e01b0;  1 drivers
v0x24d3990_0 .net *"_ivl_116", 0 0, L_0x24e0400;  1 drivers
v0x24d3a70_0 .net *"_ivl_118", 0 0, L_0x24e0510;  1 drivers
v0x24d3b50_0 .net *"_ivl_12", 0 0, L_0x24dbdb0;  1 drivers
v0x24d3c30_0 .net *"_ivl_120", 0 0, L_0x24e0770;  1 drivers
v0x24d3d10_0 .net *"_ivl_122", 0 0, L_0x24e0880;  1 drivers
v0x24d3df0_0 .net *"_ivl_124", 0 0, L_0x24e0b90;  1 drivers
v0x24d3ed0_0 .net *"_ivl_126", 0 0, L_0x24e0c00;  1 drivers
v0x24d3fb0_0 .net *"_ivl_128", 0 0, L_0x24e0e80;  1 drivers
v0x24d41a0_0 .net *"_ivl_130", 0 0, L_0x24e0f90;  1 drivers
v0x24d4280_0 .net *"_ivl_132", 0 0, L_0x24e1270;  1 drivers
v0x24d4360_0 .net *"_ivl_134", 0 0, L_0x24e12e0;  1 drivers
v0x24d4440_0 .net *"_ivl_136", 0 0, L_0x24e1620;  1 drivers
v0x24d4520_0 .net *"_ivl_138", 0 0, L_0x24e1730;  1 drivers
v0x24d4600_0 .net *"_ivl_14", 0 0, L_0x24dbf30;  1 drivers
v0x24d46e0_0 .net *"_ivl_140", 0 0, L_0x24e19e0;  1 drivers
v0x24d47c0_0 .net *"_ivl_142", 0 0, L_0x24e1a50;  1 drivers
v0x24d48a0_0 .net *"_ivl_144", 0 0, L_0x24e1db0;  1 drivers
v0x24d4980_0 .net *"_ivl_146", 0 0, L_0x24e1e20;  1 drivers
v0x24d4a60_0 .net *"_ivl_148", 0 0, L_0x24e2190;  1 drivers
v0x24d4b40_0 .net *"_ivl_150", 0 0, L_0x24e2250;  1 drivers
v0x24d4c20_0 .net *"_ivl_152", 0 0, L_0x24e25d0;  1 drivers
v0x24d4d00_0 .net *"_ivl_154", 0 0, L_0x24e2640;  1 drivers
v0x24d4de0_0 .net *"_ivl_156", 0 0, L_0x24e2930;  1 drivers
v0x24d4ec0_0 .net *"_ivl_158", 0 0, L_0x24e2a40;  1 drivers
v0x24d51b0_0 .net *"_ivl_16", 0 0, L_0x24dc040;  1 drivers
v0x24d5290_0 .net *"_ivl_160", 0 0, L_0x24e2d40;  1 drivers
v0x24d5370_0 .net *"_ivl_162", 0 0, L_0x24e2e50;  1 drivers
v0x24d5450_0 .net *"_ivl_164", 0 0, L_0x24e3200;  1 drivers
v0x24d5530_0 .net *"_ivl_166", 0 0, L_0x24e3270;  1 drivers
v0x24d5610_0 .net *"_ivl_168", 0 0, L_0x24e35e0;  1 drivers
v0x24d56f0_0 .net *"_ivl_170", 0 0, L_0x24e36a0;  1 drivers
v0x24d57d0_0 .net *"_ivl_172", 0 0, L_0x24e39d0;  1 drivers
v0x24d58b0_0 .net *"_ivl_174", 0 0, L_0x24e3ae0;  1 drivers
v0x24d5990_0 .net *"_ivl_176", 0 0, L_0x24e3ec0;  1 drivers
v0x24d5a70_0 .net *"_ivl_178", 0 0, L_0x24e3f30;  1 drivers
v0x24d5b50_0 .net *"_ivl_18", 0 0, L_0x24dc0b0;  1 drivers
v0x24d5c30_0 .net *"_ivl_180", 0 0, L_0x24e42d0;  1 drivers
v0x24d5d10_0 .net *"_ivl_182", 0 0, L_0x24e4340;  1 drivers
v0x24d5df0_0 .net *"_ivl_184", 0 0, L_0x24e4740;  1 drivers
v0x24d5ed0_0 .net *"_ivl_186", 0 0, L_0x24e4800;  1 drivers
v0x24d5fb0_0 .net *"_ivl_188", 0 0, L_0x24e4c10;  1 drivers
v0x24d6090_0 .net *"_ivl_190", 0 0, L_0x24e4c80;  1 drivers
v0x24d6170_0 .net *"_ivl_192", 0 0, L_0x24e5050;  1 drivers
v0x24d6250_0 .net *"_ivl_194", 0 0, L_0x24e5110;  1 drivers
v0x24d6330_0 .net *"_ivl_196", 0 0, L_0x24e54a0;  1 drivers
v0x24d6410_0 .net *"_ivl_2", 0 0, L_0x24db740;  1 drivers
v0x24d64f0_0 .net *"_ivl_20", 0 0, L_0x24dc220;  1 drivers
v0x24d65d0_0 .net *"_ivl_24", 0 0, L_0x24dc3c0;  1 drivers
v0x24d66b0_0 .net *"_ivl_26", 0 0, L_0x24dc430;  1 drivers
v0x24d6790_0 .net *"_ivl_28", 0 0, L_0x24dc350;  1 drivers
v0x24d6870_0 .net *"_ivl_30", 0 0, L_0x24dc5c0;  1 drivers
v0x24d6950_0 .net *"_ivl_32", 0 0, L_0x24dc710;  1 drivers
v0x24d6a30_0 .net *"_ivl_36", 0 0, L_0x24dc930;  1 drivers
v0x24d6b10_0 .net *"_ivl_38", 0 0, L_0x24dc9a0;  1 drivers
v0x24d6bf0_0 .net *"_ivl_4", 0 0, L_0x24db820;  1 drivers
v0x24d6cd0_0 .net *"_ivl_40", 0 0, L_0x24dcac0;  1 drivers
v0x24d71c0_0 .net *"_ivl_42", 0 0, L_0x24dcbd0;  1 drivers
v0x24d72a0_0 .net *"_ivl_44", 0 0, L_0x24dcd00;  1 drivers
v0x24d7380_0 .net *"_ivl_48", 0 0, L_0x24dcfa0;  1 drivers
v0x24d7460_0 .net *"_ivl_50", 0 0, L_0x24dd010;  1 drivers
v0x24d7540_0 .net *"_ivl_52", 0 0, L_0x24dd160;  1 drivers
v0x24d7620_0 .net *"_ivl_54", 0 0, L_0x24dd270;  1 drivers
v0x24d7700_0 .net *"_ivl_58", 0 0, L_0x24dd4e0;  1 drivers
v0x24d77e0_0 .net *"_ivl_6", 0 0, L_0x24db9a0;  1 drivers
v0x24d78c0_0 .net *"_ivl_60", 0 0, L_0x24dd650;  1 drivers
v0x24d79a0_0 .net *"_ivl_62", 0 0, L_0x24dd710;  1 drivers
v0x24d7a80_0 .net *"_ivl_64", 0 0, L_0x24dd8e0;  1 drivers
v0x24d7b60_0 .net *"_ivl_68", 0 0, L_0x24ddb80;  1 drivers
v0x24d7c40_0 .net *"_ivl_70", 0 0, L_0x24ddbf0;  1 drivers
v0x24d7d20_0 .net *"_ivl_72", 0 0, L_0x24ddde0;  1 drivers
v0x24d7e00_0 .net *"_ivl_74", 0 0, L_0x24dde50;  1 drivers
v0x24d7ee0_0 .net *"_ivl_78", 0 0, L_0x24ddd70;  1 drivers
v0x24d7fc0_0 .net *"_ivl_8", 0 0, L_0x24dbae0;  1 drivers
v0x24d80a0_0 .net *"_ivl_80", 0 0, L_0x24de0e0;  1 drivers
v0x24d8180_0 .net *"_ivl_82", 0 0, L_0x24de1a0;  1 drivers
v0x24d8260_0 .net *"_ivl_84", 0 0, L_0x24de3c0;  1 drivers
v0x24d8340_0 .net *"_ivl_88", 0 0, L_0x24de6e0;  1 drivers
v0x24d8420_0 .net *"_ivl_90", 0 0, L_0x24de7f0;  1 drivers
v0x24d8500_0 .net *"_ivl_92", 0 0, L_0x24dea80;  1 drivers
v0x24d85e0_0 .net *"_ivl_96", 0 0, L_0x24dee80;  1 drivers
v0x24d86c0_0 .net *"_ivl_98", 0 0, L_0x24deef0;  1 drivers
v0x24d87a0_0 .net "a", 0 0, v0x24d2730_0;  alias, 1 drivers
v0x24d8840_0 .net "b", 0 0, v0x24d27d0_0;  alias, 1 drivers
v0x24d8930_0 .net "c", 0 0, v0x24d2870_0;  alias, 1 drivers
v0x24d8a20_0 .net "d", 0 0, v0x24d29b0_0;  alias, 1 drivers
v0x24d8b10_0 .net "out_pos", 0 0, L_0x24e55b0;  alias, 1 drivers
v0x24d8bd0_0 .net "out_sop", 0 0, L_0x24deb90;  alias, 1 drivers
v0x24d8c90_0 .net "y1", 0 0, L_0x24dbc60;  1 drivers
v0x24d8d50_0 .net "y2", 0 0, L_0x24dc290;  1 drivers
v0x24d8e10_0 .net "y3", 0 0, L_0x24dc780;  1 drivers
v0x24d8ed0_0 .net "y4", 0 0, L_0x24dce10;  1 drivers
v0x24d8f90_0 .net "y5", 0 0, L_0x24dd3d0;  1 drivers
v0x24d9050_0 .net "y6", 0 0, L_0x24dd950;  1 drivers
v0x24d9110_0 .net "y7", 0 0, L_0x24ddcb0;  1 drivers
v0x24d91d0_0 .net "y8", 0 0, L_0x24de430;  1 drivers
S_0x24d9350 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2463320;
 .timescale -12 -12;
E_0x245f9f0 .event anyedge, v0x24da140_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x24da140_0;
    %nor/r;
    %assign/vec4 v0x24da140_0, 0;
    %wait E_0x245f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x24d1c00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24d2aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24d2b40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x24d1c00;
T_4 ;
    %wait E_0x247a480;
    %load/vec4 v0x24d2be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24d2aa0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x24d1c00;
T_5 ;
    %wait E_0x247a320;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %wait E_0x247a320;
    %load/vec4 v0x24d2aa0_0;
    %store/vec4 v0x24d2b40_0, 0, 1;
    %fork t_1, S_0x24d1f30;
    %jmp t_0;
    .scope S_0x24d1f30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x24d2170_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x24d2170_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x247a320;
    %load/vec4 v0x24d2170_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24d2170_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x24d2170_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x24d1c00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x247a480;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24d29b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d2870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24d27d0_0, 0;
    %assign/vec4 v0x24d2730_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24d2aa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x24d2b40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2463320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24d9ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24da140_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2463320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x24d9ce0_0;
    %inv;
    %store/vec4 v0x24d9ce0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2463320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x24d2910_0, v0x24da2b0_0, v0x24d9b00_0, v0x24d9ba0_0, v0x24d9c40_0, v0x24d9d80_0, v0x24da000_0, v0x24d9f60_0, v0x24d9ec0_0, v0x24d9e20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2463320;
T_9 ;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2463320;
T_10 ;
    %wait E_0x247a480;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24da0a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24da0a0_0, 4, 32;
    %load/vec4 v0x24da1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24da0a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x24da0a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24da0a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x24da000_0;
    %load/vec4 v0x24da000_0;
    %load/vec4 v0x24d9f60_0;
    %xor;
    %load/vec4 v0x24da000_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24da0a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24da0a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x24d9ec0_0;
    %load/vec4 v0x24d9ec0_0;
    %load/vec4 v0x24d9e20_0;
    %xor;
    %load/vec4 v0x24d9ec0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24da0a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x24da0a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x24da0a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/ece241_2013_q2/iter1/response0/top_module.sv";
