vendor_name = ModelSim
source_file = 1, C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/seven_segment_display.vhd
source_file = 1, C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/Waveform.vwf
source_file = 1, C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/even_parity_checker.vhd
source_file = 1, C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/Waveform1.vwf
source_file = 1, C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/top_module.vhd
source_file = 1, C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/output_files/Waveform2.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/kokoa/Hardware_Course_Year2/seven_segment_display/db/seven_segment_display.cbx.xml
design_name = hard_block
design_name = even_parity_checker
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, even_parity_checker, 1
instance = comp, \Parity_Out~output\, Parity_Out~output, even_parity_checker, 1
instance = comp, \A[3]~input\, A[3]~input, even_parity_checker, 1
instance = comp, \A[0]~input\, A[0]~input, even_parity_checker, 1
instance = comp, \A[1]~input\, A[1]~input, even_parity_checker, 1
instance = comp, \A[2]~input\, A[2]~input, even_parity_checker, 1
instance = comp, \Parity_Out~0\, Parity_Out~0, even_parity_checker, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, even_parity_checker, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, even_parity_checker, 1
