
---------- Begin Simulation Statistics ----------
final_tick                                16583987500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   4144                       # Simulator instruction rate (inst/s)
host_mem_usage                                6507492                       # Number of bytes of host memory used
host_op_rate                                     4151                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3175.88                       # Real time elapsed on the host
host_tick_rate                                5107080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13160110                       # Number of instructions simulated
sim_ops                                      13181524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016219                       # Number of seconds simulated
sim_ticks                                 16219458125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.967235                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4265287                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4266685                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               448                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4266186                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                113                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               59                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4267537                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     251                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    12844763                       # Number of instructions committed
system.cpu.committedOps                      12849351                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.020367                       # CPI: cycles per instruction
system.cpu.discardedOps                          1632                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4294384                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           4252721                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            37410                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          216715                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.494960                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                         25951133                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 8556782     66.59%     66.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                     51      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.59% # Class of committed instruction
system.cpu.op_class_0::MemRead                4252666     33.10%     99.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 39852      0.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 12849351                       # Class of committed instruction
system.cpu.tickCycles                        25734418                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34505                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               11096                       # Transaction distribution
system.membus.trans_dist::ReadResp              11225                       # Transaction distribution
system.membus.trans_dist::WriteReq               6746                       # Transaction distribution
system.membus.trans_dist::WriteResp              6746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           18                       # Transaction distribution
system.membus.trans_dist::WriteClean              381                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 7                       # Transaction distribution
system.membus.trans_dist::ReadExResp                7                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            14                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        17172                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17172                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          230                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        34761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1068                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        36127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        34344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total        34344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  70701                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         7360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         7360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        26048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1545                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28969                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      1098728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      1098728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1135057                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             52330                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000268                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.016354                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   52316     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               52330                       # Request fanout histogram
system.membus.reqLayer6.occupancy            91205670                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1349375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              204828                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              275750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             854500                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy           68513390                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy             578000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        53248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        53248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        63550                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        63550                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          350                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1068                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        41040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       102400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       143360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       233596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          550                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1545                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       656360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1638400                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      2293760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      3721713                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy          316841500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              2.0                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    289835643                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    223294000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.4                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       180224                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        53248                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      4040579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      3030434                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      4040579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     11111592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      4040579                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      3030434                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      7071013                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      4040579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      7071013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      7071013                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     18182605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        11028                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        11028                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq         6144                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp         6144                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]           40                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        30720                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total        34344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]         1000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      1098728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        18033                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        18033    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        18033                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy     47541250                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     61274000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1982586579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     40405789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2022992368                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     40405789                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     40467443                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     80873232                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2022992368                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     40467443                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     40405789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2103865600                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      2228224                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       356352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     36365210                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     80811578                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     20202894                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    137379682                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     40405789                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     80811578                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    121217367                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     36365210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    121217367                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    101014472                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    258597049                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         7360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         8192                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         7360                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         7360                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          115                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          128                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       453776                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51296                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         505072                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       453776                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       453776                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       453776                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51296                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        505072                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             706024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        25536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       327680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          418752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          399                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma         5120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6543                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        61654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     40405789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      3030434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             31567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43529444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1574405                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     20202894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      4040579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25817879                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1574405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma        61654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma     60608683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7071013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            31567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69347323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     15237.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006445019750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          160                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          160                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26351                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6606                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       11036                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6543                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6543                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    123                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              410                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              416                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    354865850                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   54565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               641332100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32517.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58767.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11036                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6543                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    9643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      6                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    918.557377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.716264                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.770522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           34      2.79%      2.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45      3.69%      6.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      1.72%      8.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           26      2.13%     10.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           19      1.56%     11.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           22      1.80%     13.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      2.62%     16.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.80%     18.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          999     81.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1220                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.218750                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.242952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            153     95.62%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.62%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            2      1.25%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2016-2047            4      2.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           160                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      40.912500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.165721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     86.446725                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            134     83.75%     83.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            17     10.62%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.88%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.62%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      1.88%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.62%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           160                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 698432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  418944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  706024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               418752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        43.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        25.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     25.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16219124625                       # Total gap between requests
system.mem_ctrls.avgGap                     922642.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       647488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        26752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       326656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 61654.340872130713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 39920445.862614169717                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 3030434.162546968553                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31567.022526530924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1649376.927011240739                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 20139760.371926728636                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 4040578.883395958226                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        10240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          399                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma         5120                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma       961875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    595259020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44585705                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       525500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  17178917250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 246475935250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  54210545500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     48093.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58130.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58054.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     65687.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43054930.45                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  48139831.10                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  52939985.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  15088180285                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    877445500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    257107715                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     16583987500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8562619                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8562619                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8562619                       # number of overall hits
system.cpu.icache.overall_hits::total         8562619                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          115                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            115                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          115                       # number of overall misses
system.cpu.icache.overall_misses::total           115                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      4997500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4997500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      4997500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4997500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8562734                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8562734                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8562734                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8562734                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43456.521739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43456.521739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43456.521739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43456.521739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          115                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          115                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          115                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          115                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      4817875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4817875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      4817875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4817875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41894.565217                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41894.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41894.565217                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41894.565217                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8562619                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8562619                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          115                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           115                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      4997500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4997500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8562734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8562734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43456.521739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43456.521739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          115                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      4817875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4817875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41894.565217                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41894.565217                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           204.357149                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   204.357149                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.399135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.399135                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          207                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17125583                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17125583                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4257804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4257804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4257804                       # number of overall hits
system.cpu.dcache.overall_hits::total         4257804                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           26                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           26                       # number of overall misses
system.cpu.dcache.overall_misses::total            26                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1926875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1926875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1926875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1926875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4257830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4257830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4257830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4257830                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74110.576923                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74110.576923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74110.576923                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74110.576923                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           18                       # number of writebacks
system.cpu.dcache.writebacks::total                18                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           21                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           21                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          670                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          670                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1351750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1351750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1351750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1351750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1479375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1479375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64369.047619                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64369.047619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64369.047619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64369.047619                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2208.022388                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2208.022388                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     20                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4252939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4252939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           15                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            15                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       710250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       710250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4252954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4252954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        47350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        47350                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           68                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           68                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       643625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       643625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1479375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1479375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45973.214286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45973.214286                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21755.514706                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21755.514706                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1216625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1216625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 110602.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 110602.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          602                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          602                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       708125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       708125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001436                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 101160.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 101160.714286                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        17172                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        17172                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    177679125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    177679125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10347.025681                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10347.025681                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data         2431                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total         2431                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data        14741                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total        14741                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data    173640795                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total    173640795                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11779.444746                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11779.444746                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           206.941280                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                6399                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               401                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.957606                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   206.941280                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.404182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.404182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          131                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17168717                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17168717                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16583987500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
