
faraday_stm32_bms.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ccb8  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  0800cd78  0800cd78  0000dd78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d1e0  0800d1e0  0000f1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d1e0  0800d1e0  0000e1e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d1e8  0800d1e8  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d1e8  0800d1e8  0000e1e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d1ec  0800d1ec  0000e1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800d1f0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000041c  200001d4  0800d3c4  0000f1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f0  0800d3c4  0000f5f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016864  00000000  00000000  0000f1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003590  00000000  00000000  00025a60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015e0  00000000  00000000  00028ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001102  00000000  00000000  0002a5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000157f8  00000000  00000000  0002b6d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001afe1  00000000  00000000  00040eca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007b3cd  00000000  00000000  0005beab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d7278  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000602c  00000000  00000000  000d72bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000dd2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d4 	.word	0x200001d4
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800cd60 	.word	0x0800cd60

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001d8 	.word	0x200001d8
 8000104:	0800cd60 	.word	0x0800cd60

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 f9cf 	bl	80017e0 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f90f 	bl	8001670 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 f9c1 	bl	80017e0 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f9b7 	bl	80017e0 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f939 	bl	80016f8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f92f 	bl	80016f8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_cfrcmple>:
 80004a8:	4684      	mov	ip, r0
 80004aa:	0008      	movs	r0, r1
 80004ac:	4661      	mov	r1, ip
 80004ae:	e7ff      	b.n	80004b0 <__aeabi_cfcmpeq>

080004b0 <__aeabi_cfcmpeq>:
 80004b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004b2:	f000 f9c5 	bl	8000840 <__lesf2>
 80004b6:	2800      	cmp	r0, #0
 80004b8:	d401      	bmi.n	80004be <__aeabi_cfcmpeq+0xe>
 80004ba:	2100      	movs	r1, #0
 80004bc:	42c8      	cmn	r0, r1
 80004be:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004c0 <__aeabi_fcmpeq>:
 80004c0:	b510      	push	{r4, lr}
 80004c2:	f000 f945 	bl	8000750 <__eqsf2>
 80004c6:	4240      	negs	r0, r0
 80004c8:	3001      	adds	r0, #1
 80004ca:	bd10      	pop	{r4, pc}

080004cc <__aeabi_fcmplt>:
 80004cc:	b510      	push	{r4, lr}
 80004ce:	f000 f9b7 	bl	8000840 <__lesf2>
 80004d2:	2800      	cmp	r0, #0
 80004d4:	db01      	blt.n	80004da <__aeabi_fcmplt+0xe>
 80004d6:	2000      	movs	r0, #0
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	2001      	movs	r0, #1
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	46c0      	nop			@ (mov r8, r8)

080004e0 <__aeabi_fcmple>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 f9ad 	bl	8000840 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	dd01      	ble.n	80004ee <__aeabi_fcmple+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmpgt>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 f953 	bl	80007a0 <__gesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dc01      	bgt.n	8000502 <__aeabi_fcmpgt+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpge>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 f949 	bl	80007a0 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	da01      	bge.n	8000516 <__aeabi_fcmpge+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_uldivmod>:
 800051c:	2b00      	cmp	r3, #0
 800051e:	d111      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000520:	2a00      	cmp	r2, #0
 8000522:	d10f      	bne.n	8000544 <__aeabi_uldivmod+0x28>
 8000524:	2900      	cmp	r1, #0
 8000526:	d100      	bne.n	800052a <__aeabi_uldivmod+0xe>
 8000528:	2800      	cmp	r0, #0
 800052a:	d002      	beq.n	8000532 <__aeabi_uldivmod+0x16>
 800052c:	2100      	movs	r1, #0
 800052e:	43c9      	mvns	r1, r1
 8000530:	0008      	movs	r0, r1
 8000532:	b407      	push	{r0, r1, r2}
 8000534:	4802      	ldr	r0, [pc, #8]	@ (8000540 <__aeabi_uldivmod+0x24>)
 8000536:	a102      	add	r1, pc, #8	@ (adr r1, 8000540 <__aeabi_uldivmod+0x24>)
 8000538:	1840      	adds	r0, r0, r1
 800053a:	9002      	str	r0, [sp, #8]
 800053c:	bd03      	pop	{r0, r1, pc}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	fffffee9 	.word	0xfffffee9
 8000544:	b403      	push	{r0, r1}
 8000546:	4668      	mov	r0, sp
 8000548:	b501      	push	{r0, lr}
 800054a:	9802      	ldr	r0, [sp, #8]
 800054c:	f000 f834 	bl	80005b8 <__udivmoddi4>
 8000550:	9b01      	ldr	r3, [sp, #4]
 8000552:	469e      	mov	lr, r3
 8000554:	b002      	add	sp, #8
 8000556:	bc0c      	pop	{r2, r3}
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)

0800055c <__aeabi_lmul>:
 800055c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055e:	46ce      	mov	lr, r9
 8000560:	4699      	mov	r9, r3
 8000562:	0c03      	lsrs	r3, r0, #16
 8000564:	469c      	mov	ip, r3
 8000566:	0413      	lsls	r3, r2, #16
 8000568:	4647      	mov	r7, r8
 800056a:	0c1b      	lsrs	r3, r3, #16
 800056c:	001d      	movs	r5, r3
 800056e:	000e      	movs	r6, r1
 8000570:	4661      	mov	r1, ip
 8000572:	0404      	lsls	r4, r0, #16
 8000574:	0c24      	lsrs	r4, r4, #16
 8000576:	b580      	push	{r7, lr}
 8000578:	0007      	movs	r7, r0
 800057a:	0c10      	lsrs	r0, r2, #16
 800057c:	434b      	muls	r3, r1
 800057e:	4365      	muls	r5, r4
 8000580:	4341      	muls	r1, r0
 8000582:	4360      	muls	r0, r4
 8000584:	0c2c      	lsrs	r4, r5, #16
 8000586:	18c0      	adds	r0, r0, r3
 8000588:	1824      	adds	r4, r4, r0
 800058a:	468c      	mov	ip, r1
 800058c:	42a3      	cmp	r3, r4
 800058e:	d903      	bls.n	8000598 <__aeabi_lmul+0x3c>
 8000590:	2380      	movs	r3, #128	@ 0x80
 8000592:	025b      	lsls	r3, r3, #9
 8000594:	4698      	mov	r8, r3
 8000596:	44c4      	add	ip, r8
 8000598:	4649      	mov	r1, r9
 800059a:	4379      	muls	r1, r7
 800059c:	4356      	muls	r6, r2
 800059e:	0c23      	lsrs	r3, r4, #16
 80005a0:	042d      	lsls	r5, r5, #16
 80005a2:	0c2d      	lsrs	r5, r5, #16
 80005a4:	1989      	adds	r1, r1, r6
 80005a6:	4463      	add	r3, ip
 80005a8:	0424      	lsls	r4, r4, #16
 80005aa:	1960      	adds	r0, r4, r5
 80005ac:	18c9      	adds	r1, r1, r3
 80005ae:	bcc0      	pop	{r6, r7}
 80005b0:	46b9      	mov	r9, r7
 80005b2:	46b0      	mov	r8, r6
 80005b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b6:	46c0      	nop			@ (mov r8, r8)

080005b8 <__udivmoddi4>:
 80005b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005ba:	4657      	mov	r7, sl
 80005bc:	464e      	mov	r6, r9
 80005be:	4645      	mov	r5, r8
 80005c0:	46de      	mov	lr, fp
 80005c2:	b5e0      	push	{r5, r6, r7, lr}
 80005c4:	0004      	movs	r4, r0
 80005c6:	000d      	movs	r5, r1
 80005c8:	4692      	mov	sl, r2
 80005ca:	4699      	mov	r9, r3
 80005cc:	b083      	sub	sp, #12
 80005ce:	428b      	cmp	r3, r1
 80005d0:	d830      	bhi.n	8000634 <__udivmoddi4+0x7c>
 80005d2:	d02d      	beq.n	8000630 <__udivmoddi4+0x78>
 80005d4:	4649      	mov	r1, r9
 80005d6:	4650      	mov	r0, sl
 80005d8:	f002 f972 	bl	80028c0 <__clzdi2>
 80005dc:	0029      	movs	r1, r5
 80005de:	0006      	movs	r6, r0
 80005e0:	0020      	movs	r0, r4
 80005e2:	f002 f96d 	bl	80028c0 <__clzdi2>
 80005e6:	1a33      	subs	r3, r6, r0
 80005e8:	4698      	mov	r8, r3
 80005ea:	3b20      	subs	r3, #32
 80005ec:	d434      	bmi.n	8000658 <__udivmoddi4+0xa0>
 80005ee:	469b      	mov	fp, r3
 80005f0:	4653      	mov	r3, sl
 80005f2:	465a      	mov	r2, fp
 80005f4:	4093      	lsls	r3, r2
 80005f6:	4642      	mov	r2, r8
 80005f8:	001f      	movs	r7, r3
 80005fa:	4653      	mov	r3, sl
 80005fc:	4093      	lsls	r3, r2
 80005fe:	001e      	movs	r6, r3
 8000600:	42af      	cmp	r7, r5
 8000602:	d83b      	bhi.n	800067c <__udivmoddi4+0xc4>
 8000604:	42af      	cmp	r7, r5
 8000606:	d100      	bne.n	800060a <__udivmoddi4+0x52>
 8000608:	e079      	b.n	80006fe <__udivmoddi4+0x146>
 800060a:	465b      	mov	r3, fp
 800060c:	1ba4      	subs	r4, r4, r6
 800060e:	41bd      	sbcs	r5, r7
 8000610:	2b00      	cmp	r3, #0
 8000612:	da00      	bge.n	8000616 <__udivmoddi4+0x5e>
 8000614:	e076      	b.n	8000704 <__udivmoddi4+0x14c>
 8000616:	2200      	movs	r2, #0
 8000618:	2300      	movs	r3, #0
 800061a:	9200      	str	r2, [sp, #0]
 800061c:	9301      	str	r3, [sp, #4]
 800061e:	2301      	movs	r3, #1
 8000620:	465a      	mov	r2, fp
 8000622:	4093      	lsls	r3, r2
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	2301      	movs	r3, #1
 8000628:	4642      	mov	r2, r8
 800062a:	4093      	lsls	r3, r2
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	e029      	b.n	8000684 <__udivmoddi4+0xcc>
 8000630:	4282      	cmp	r2, r0
 8000632:	d9cf      	bls.n	80005d4 <__udivmoddi4+0x1c>
 8000634:	2200      	movs	r2, #0
 8000636:	2300      	movs	r3, #0
 8000638:	9200      	str	r2, [sp, #0]
 800063a:	9301      	str	r3, [sp, #4]
 800063c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <__udivmoddi4+0x8e>
 8000642:	601c      	str	r4, [r3, #0]
 8000644:	605d      	str	r5, [r3, #4]
 8000646:	9800      	ldr	r0, [sp, #0]
 8000648:	9901      	ldr	r1, [sp, #4]
 800064a:	b003      	add	sp, #12
 800064c:	bcf0      	pop	{r4, r5, r6, r7}
 800064e:	46bb      	mov	fp, r7
 8000650:	46b2      	mov	sl, r6
 8000652:	46a9      	mov	r9, r5
 8000654:	46a0      	mov	r8, r4
 8000656:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000658:	4642      	mov	r2, r8
 800065a:	469b      	mov	fp, r3
 800065c:	2320      	movs	r3, #32
 800065e:	1a9b      	subs	r3, r3, r2
 8000660:	4652      	mov	r2, sl
 8000662:	40da      	lsrs	r2, r3
 8000664:	4641      	mov	r1, r8
 8000666:	0013      	movs	r3, r2
 8000668:	464a      	mov	r2, r9
 800066a:	408a      	lsls	r2, r1
 800066c:	0017      	movs	r7, r2
 800066e:	4642      	mov	r2, r8
 8000670:	431f      	orrs	r7, r3
 8000672:	4653      	mov	r3, sl
 8000674:	4093      	lsls	r3, r2
 8000676:	001e      	movs	r6, r3
 8000678:	42af      	cmp	r7, r5
 800067a:	d9c3      	bls.n	8000604 <__udivmoddi4+0x4c>
 800067c:	2200      	movs	r2, #0
 800067e:	2300      	movs	r3, #0
 8000680:	9200      	str	r2, [sp, #0]
 8000682:	9301      	str	r3, [sp, #4]
 8000684:	4643      	mov	r3, r8
 8000686:	2b00      	cmp	r3, #0
 8000688:	d0d8      	beq.n	800063c <__udivmoddi4+0x84>
 800068a:	07fb      	lsls	r3, r7, #31
 800068c:	0872      	lsrs	r2, r6, #1
 800068e:	431a      	orrs	r2, r3
 8000690:	4646      	mov	r6, r8
 8000692:	087b      	lsrs	r3, r7, #1
 8000694:	e00e      	b.n	80006b4 <__udivmoddi4+0xfc>
 8000696:	42ab      	cmp	r3, r5
 8000698:	d101      	bne.n	800069e <__udivmoddi4+0xe6>
 800069a:	42a2      	cmp	r2, r4
 800069c:	d80c      	bhi.n	80006b8 <__udivmoddi4+0x100>
 800069e:	1aa4      	subs	r4, r4, r2
 80006a0:	419d      	sbcs	r5, r3
 80006a2:	2001      	movs	r0, #1
 80006a4:	1924      	adds	r4, r4, r4
 80006a6:	416d      	adcs	r5, r5
 80006a8:	2100      	movs	r1, #0
 80006aa:	3e01      	subs	r6, #1
 80006ac:	1824      	adds	r4, r4, r0
 80006ae:	414d      	adcs	r5, r1
 80006b0:	2e00      	cmp	r6, #0
 80006b2:	d006      	beq.n	80006c2 <__udivmoddi4+0x10a>
 80006b4:	42ab      	cmp	r3, r5
 80006b6:	d9ee      	bls.n	8000696 <__udivmoddi4+0xde>
 80006b8:	3e01      	subs	r6, #1
 80006ba:	1924      	adds	r4, r4, r4
 80006bc:	416d      	adcs	r5, r5
 80006be:	2e00      	cmp	r6, #0
 80006c0:	d1f8      	bne.n	80006b4 <__udivmoddi4+0xfc>
 80006c2:	9800      	ldr	r0, [sp, #0]
 80006c4:	9901      	ldr	r1, [sp, #4]
 80006c6:	465b      	mov	r3, fp
 80006c8:	1900      	adds	r0, r0, r4
 80006ca:	4169      	adcs	r1, r5
 80006cc:	2b00      	cmp	r3, #0
 80006ce:	db24      	blt.n	800071a <__udivmoddi4+0x162>
 80006d0:	002b      	movs	r3, r5
 80006d2:	465a      	mov	r2, fp
 80006d4:	4644      	mov	r4, r8
 80006d6:	40d3      	lsrs	r3, r2
 80006d8:	002a      	movs	r2, r5
 80006da:	40e2      	lsrs	r2, r4
 80006dc:	001c      	movs	r4, r3
 80006de:	465b      	mov	r3, fp
 80006e0:	0015      	movs	r5, r2
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	db2a      	blt.n	800073c <__udivmoddi4+0x184>
 80006e6:	0026      	movs	r6, r4
 80006e8:	409e      	lsls	r6, r3
 80006ea:	0033      	movs	r3, r6
 80006ec:	0026      	movs	r6, r4
 80006ee:	4647      	mov	r7, r8
 80006f0:	40be      	lsls	r6, r7
 80006f2:	0032      	movs	r2, r6
 80006f4:	1a80      	subs	r0, r0, r2
 80006f6:	4199      	sbcs	r1, r3
 80006f8:	9000      	str	r0, [sp, #0]
 80006fa:	9101      	str	r1, [sp, #4]
 80006fc:	e79e      	b.n	800063c <__udivmoddi4+0x84>
 80006fe:	42a3      	cmp	r3, r4
 8000700:	d8bc      	bhi.n	800067c <__udivmoddi4+0xc4>
 8000702:	e782      	b.n	800060a <__udivmoddi4+0x52>
 8000704:	4642      	mov	r2, r8
 8000706:	2320      	movs	r3, #32
 8000708:	2100      	movs	r1, #0
 800070a:	1a9b      	subs	r3, r3, r2
 800070c:	2200      	movs	r2, #0
 800070e:	9100      	str	r1, [sp, #0]
 8000710:	9201      	str	r2, [sp, #4]
 8000712:	2201      	movs	r2, #1
 8000714:	40da      	lsrs	r2, r3
 8000716:	9201      	str	r2, [sp, #4]
 8000718:	e785      	b.n	8000626 <__udivmoddi4+0x6e>
 800071a:	4642      	mov	r2, r8
 800071c:	2320      	movs	r3, #32
 800071e:	1a9b      	subs	r3, r3, r2
 8000720:	002a      	movs	r2, r5
 8000722:	4646      	mov	r6, r8
 8000724:	409a      	lsls	r2, r3
 8000726:	0023      	movs	r3, r4
 8000728:	40f3      	lsrs	r3, r6
 800072a:	4644      	mov	r4, r8
 800072c:	4313      	orrs	r3, r2
 800072e:	002a      	movs	r2, r5
 8000730:	40e2      	lsrs	r2, r4
 8000732:	001c      	movs	r4, r3
 8000734:	465b      	mov	r3, fp
 8000736:	0015      	movs	r5, r2
 8000738:	2b00      	cmp	r3, #0
 800073a:	dad4      	bge.n	80006e6 <__udivmoddi4+0x12e>
 800073c:	4642      	mov	r2, r8
 800073e:	002f      	movs	r7, r5
 8000740:	2320      	movs	r3, #32
 8000742:	0026      	movs	r6, r4
 8000744:	4097      	lsls	r7, r2
 8000746:	1a9b      	subs	r3, r3, r2
 8000748:	40de      	lsrs	r6, r3
 800074a:	003b      	movs	r3, r7
 800074c:	4333      	orrs	r3, r6
 800074e:	e7cd      	b.n	80006ec <__udivmoddi4+0x134>

08000750 <__eqsf2>:
 8000750:	b570      	push	{r4, r5, r6, lr}
 8000752:	0042      	lsls	r2, r0, #1
 8000754:	024e      	lsls	r6, r1, #9
 8000756:	004c      	lsls	r4, r1, #1
 8000758:	0245      	lsls	r5, r0, #9
 800075a:	0a6d      	lsrs	r5, r5, #9
 800075c:	0e12      	lsrs	r2, r2, #24
 800075e:	0fc3      	lsrs	r3, r0, #31
 8000760:	0a76      	lsrs	r6, r6, #9
 8000762:	0e24      	lsrs	r4, r4, #24
 8000764:	0fc9      	lsrs	r1, r1, #31
 8000766:	2aff      	cmp	r2, #255	@ 0xff
 8000768:	d010      	beq.n	800078c <__eqsf2+0x3c>
 800076a:	2cff      	cmp	r4, #255	@ 0xff
 800076c:	d00c      	beq.n	8000788 <__eqsf2+0x38>
 800076e:	2001      	movs	r0, #1
 8000770:	42a2      	cmp	r2, r4
 8000772:	d10a      	bne.n	800078a <__eqsf2+0x3a>
 8000774:	42b5      	cmp	r5, r6
 8000776:	d108      	bne.n	800078a <__eqsf2+0x3a>
 8000778:	428b      	cmp	r3, r1
 800077a:	d00f      	beq.n	800079c <__eqsf2+0x4c>
 800077c:	2a00      	cmp	r2, #0
 800077e:	d104      	bne.n	800078a <__eqsf2+0x3a>
 8000780:	0028      	movs	r0, r5
 8000782:	1e43      	subs	r3, r0, #1
 8000784:	4198      	sbcs	r0, r3
 8000786:	e000      	b.n	800078a <__eqsf2+0x3a>
 8000788:	2001      	movs	r0, #1
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	2001      	movs	r0, #1
 800078e:	2cff      	cmp	r4, #255	@ 0xff
 8000790:	d1fb      	bne.n	800078a <__eqsf2+0x3a>
 8000792:	4335      	orrs	r5, r6
 8000794:	d1f9      	bne.n	800078a <__eqsf2+0x3a>
 8000796:	404b      	eors	r3, r1
 8000798:	0018      	movs	r0, r3
 800079a:	e7f6      	b.n	800078a <__eqsf2+0x3a>
 800079c:	2000      	movs	r0, #0
 800079e:	e7f4      	b.n	800078a <__eqsf2+0x3a>

080007a0 <__gesf2>:
 80007a0:	b530      	push	{r4, r5, lr}
 80007a2:	0042      	lsls	r2, r0, #1
 80007a4:	0244      	lsls	r4, r0, #9
 80007a6:	024d      	lsls	r5, r1, #9
 80007a8:	0fc3      	lsrs	r3, r0, #31
 80007aa:	0048      	lsls	r0, r1, #1
 80007ac:	0a64      	lsrs	r4, r4, #9
 80007ae:	0e12      	lsrs	r2, r2, #24
 80007b0:	0a6d      	lsrs	r5, r5, #9
 80007b2:	0e00      	lsrs	r0, r0, #24
 80007b4:	0fc9      	lsrs	r1, r1, #31
 80007b6:	2aff      	cmp	r2, #255	@ 0xff
 80007b8:	d019      	beq.n	80007ee <__gesf2+0x4e>
 80007ba:	28ff      	cmp	r0, #255	@ 0xff
 80007bc:	d00b      	beq.n	80007d6 <__gesf2+0x36>
 80007be:	2a00      	cmp	r2, #0
 80007c0:	d11e      	bne.n	8000800 <__gesf2+0x60>
 80007c2:	2800      	cmp	r0, #0
 80007c4:	d10b      	bne.n	80007de <__gesf2+0x3e>
 80007c6:	2d00      	cmp	r5, #0
 80007c8:	d027      	beq.n	800081a <__gesf2+0x7a>
 80007ca:	2c00      	cmp	r4, #0
 80007cc:	d134      	bne.n	8000838 <__gesf2+0x98>
 80007ce:	2900      	cmp	r1, #0
 80007d0:	d02f      	beq.n	8000832 <__gesf2+0x92>
 80007d2:	0008      	movs	r0, r1
 80007d4:	bd30      	pop	{r4, r5, pc}
 80007d6:	2d00      	cmp	r5, #0
 80007d8:	d128      	bne.n	800082c <__gesf2+0x8c>
 80007da:	2a00      	cmp	r2, #0
 80007dc:	d101      	bne.n	80007e2 <__gesf2+0x42>
 80007de:	2c00      	cmp	r4, #0
 80007e0:	d0f5      	beq.n	80007ce <__gesf2+0x2e>
 80007e2:	428b      	cmp	r3, r1
 80007e4:	d107      	bne.n	80007f6 <__gesf2+0x56>
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d023      	beq.n	8000832 <__gesf2+0x92>
 80007ea:	0018      	movs	r0, r3
 80007ec:	e7f2      	b.n	80007d4 <__gesf2+0x34>
 80007ee:	2c00      	cmp	r4, #0
 80007f0:	d11c      	bne.n	800082c <__gesf2+0x8c>
 80007f2:	28ff      	cmp	r0, #255	@ 0xff
 80007f4:	d014      	beq.n	8000820 <__gesf2+0x80>
 80007f6:	1e58      	subs	r0, r3, #1
 80007f8:	2302      	movs	r3, #2
 80007fa:	4018      	ands	r0, r3
 80007fc:	3801      	subs	r0, #1
 80007fe:	e7e9      	b.n	80007d4 <__gesf2+0x34>
 8000800:	2800      	cmp	r0, #0
 8000802:	d0f8      	beq.n	80007f6 <__gesf2+0x56>
 8000804:	428b      	cmp	r3, r1
 8000806:	d1f6      	bne.n	80007f6 <__gesf2+0x56>
 8000808:	4282      	cmp	r2, r0
 800080a:	dcf4      	bgt.n	80007f6 <__gesf2+0x56>
 800080c:	dbeb      	blt.n	80007e6 <__gesf2+0x46>
 800080e:	42ac      	cmp	r4, r5
 8000810:	d8f1      	bhi.n	80007f6 <__gesf2+0x56>
 8000812:	2000      	movs	r0, #0
 8000814:	42ac      	cmp	r4, r5
 8000816:	d2dd      	bcs.n	80007d4 <__gesf2+0x34>
 8000818:	e7e5      	b.n	80007e6 <__gesf2+0x46>
 800081a:	2c00      	cmp	r4, #0
 800081c:	d0da      	beq.n	80007d4 <__gesf2+0x34>
 800081e:	e7ea      	b.n	80007f6 <__gesf2+0x56>
 8000820:	2d00      	cmp	r5, #0
 8000822:	d103      	bne.n	800082c <__gesf2+0x8c>
 8000824:	428b      	cmp	r3, r1
 8000826:	d1e6      	bne.n	80007f6 <__gesf2+0x56>
 8000828:	2000      	movs	r0, #0
 800082a:	e7d3      	b.n	80007d4 <__gesf2+0x34>
 800082c:	2002      	movs	r0, #2
 800082e:	4240      	negs	r0, r0
 8000830:	e7d0      	b.n	80007d4 <__gesf2+0x34>
 8000832:	2001      	movs	r0, #1
 8000834:	4240      	negs	r0, r0
 8000836:	e7cd      	b.n	80007d4 <__gesf2+0x34>
 8000838:	428b      	cmp	r3, r1
 800083a:	d0e8      	beq.n	800080e <__gesf2+0x6e>
 800083c:	e7db      	b.n	80007f6 <__gesf2+0x56>
 800083e:	46c0      	nop			@ (mov r8, r8)

08000840 <__lesf2>:
 8000840:	b530      	push	{r4, r5, lr}
 8000842:	0042      	lsls	r2, r0, #1
 8000844:	0244      	lsls	r4, r0, #9
 8000846:	024d      	lsls	r5, r1, #9
 8000848:	0fc3      	lsrs	r3, r0, #31
 800084a:	0048      	lsls	r0, r1, #1
 800084c:	0a64      	lsrs	r4, r4, #9
 800084e:	0e12      	lsrs	r2, r2, #24
 8000850:	0a6d      	lsrs	r5, r5, #9
 8000852:	0e00      	lsrs	r0, r0, #24
 8000854:	0fc9      	lsrs	r1, r1, #31
 8000856:	2aff      	cmp	r2, #255	@ 0xff
 8000858:	d01a      	beq.n	8000890 <__lesf2+0x50>
 800085a:	28ff      	cmp	r0, #255	@ 0xff
 800085c:	d00e      	beq.n	800087c <__lesf2+0x3c>
 800085e:	2a00      	cmp	r2, #0
 8000860:	d11e      	bne.n	80008a0 <__lesf2+0x60>
 8000862:	2800      	cmp	r0, #0
 8000864:	d10e      	bne.n	8000884 <__lesf2+0x44>
 8000866:	2d00      	cmp	r5, #0
 8000868:	d02a      	beq.n	80008c0 <__lesf2+0x80>
 800086a:	2c00      	cmp	r4, #0
 800086c:	d00c      	beq.n	8000888 <__lesf2+0x48>
 800086e:	428b      	cmp	r3, r1
 8000870:	d01d      	beq.n	80008ae <__lesf2+0x6e>
 8000872:	1e58      	subs	r0, r3, #1
 8000874:	2302      	movs	r3, #2
 8000876:	4018      	ands	r0, r3
 8000878:	3801      	subs	r0, #1
 800087a:	e010      	b.n	800089e <__lesf2+0x5e>
 800087c:	2d00      	cmp	r5, #0
 800087e:	d10d      	bne.n	800089c <__lesf2+0x5c>
 8000880:	2a00      	cmp	r2, #0
 8000882:	d120      	bne.n	80008c6 <__lesf2+0x86>
 8000884:	2c00      	cmp	r4, #0
 8000886:	d11e      	bne.n	80008c6 <__lesf2+0x86>
 8000888:	2900      	cmp	r1, #0
 800088a:	d023      	beq.n	80008d4 <__lesf2+0x94>
 800088c:	0008      	movs	r0, r1
 800088e:	e006      	b.n	800089e <__lesf2+0x5e>
 8000890:	2c00      	cmp	r4, #0
 8000892:	d103      	bne.n	800089c <__lesf2+0x5c>
 8000894:	28ff      	cmp	r0, #255	@ 0xff
 8000896:	d1ec      	bne.n	8000872 <__lesf2+0x32>
 8000898:	2d00      	cmp	r5, #0
 800089a:	d017      	beq.n	80008cc <__lesf2+0x8c>
 800089c:	2002      	movs	r0, #2
 800089e:	bd30      	pop	{r4, r5, pc}
 80008a0:	2800      	cmp	r0, #0
 80008a2:	d0e6      	beq.n	8000872 <__lesf2+0x32>
 80008a4:	428b      	cmp	r3, r1
 80008a6:	d1e4      	bne.n	8000872 <__lesf2+0x32>
 80008a8:	4282      	cmp	r2, r0
 80008aa:	dce2      	bgt.n	8000872 <__lesf2+0x32>
 80008ac:	db04      	blt.n	80008b8 <__lesf2+0x78>
 80008ae:	42ac      	cmp	r4, r5
 80008b0:	d8df      	bhi.n	8000872 <__lesf2+0x32>
 80008b2:	2000      	movs	r0, #0
 80008b4:	42ac      	cmp	r4, r5
 80008b6:	d2f2      	bcs.n	800089e <__lesf2+0x5e>
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d00b      	beq.n	80008d4 <__lesf2+0x94>
 80008bc:	0018      	movs	r0, r3
 80008be:	e7ee      	b.n	800089e <__lesf2+0x5e>
 80008c0:	2c00      	cmp	r4, #0
 80008c2:	d0ec      	beq.n	800089e <__lesf2+0x5e>
 80008c4:	e7d5      	b.n	8000872 <__lesf2+0x32>
 80008c6:	428b      	cmp	r3, r1
 80008c8:	d1d3      	bne.n	8000872 <__lesf2+0x32>
 80008ca:	e7f5      	b.n	80008b8 <__lesf2+0x78>
 80008cc:	2000      	movs	r0, #0
 80008ce:	428b      	cmp	r3, r1
 80008d0:	d0e5      	beq.n	800089e <__lesf2+0x5e>
 80008d2:	e7ce      	b.n	8000872 <__lesf2+0x32>
 80008d4:	2001      	movs	r0, #1
 80008d6:	4240      	negs	r0, r0
 80008d8:	e7e1      	b.n	800089e <__lesf2+0x5e>
 80008da:	46c0      	nop			@ (mov r8, r8)

080008dc <__aeabi_i2f>:
 80008dc:	b570      	push	{r4, r5, r6, lr}
 80008de:	2800      	cmp	r0, #0
 80008e0:	d013      	beq.n	800090a <__aeabi_i2f+0x2e>
 80008e2:	17c3      	asrs	r3, r0, #31
 80008e4:	18c5      	adds	r5, r0, r3
 80008e6:	405d      	eors	r5, r3
 80008e8:	0fc4      	lsrs	r4, r0, #31
 80008ea:	0028      	movs	r0, r5
 80008ec:	f001 ffca 	bl	8002884 <__clzsi2>
 80008f0:	239e      	movs	r3, #158	@ 0x9e
 80008f2:	0001      	movs	r1, r0
 80008f4:	1a1b      	subs	r3, r3, r0
 80008f6:	2b96      	cmp	r3, #150	@ 0x96
 80008f8:	dc0f      	bgt.n	800091a <__aeabi_i2f+0x3e>
 80008fa:	2808      	cmp	r0, #8
 80008fc:	d034      	beq.n	8000968 <__aeabi_i2f+0x8c>
 80008fe:	3908      	subs	r1, #8
 8000900:	408d      	lsls	r5, r1
 8000902:	026d      	lsls	r5, r5, #9
 8000904:	0a6d      	lsrs	r5, r5, #9
 8000906:	b2d8      	uxtb	r0, r3
 8000908:	e002      	b.n	8000910 <__aeabi_i2f+0x34>
 800090a:	2400      	movs	r4, #0
 800090c:	2000      	movs	r0, #0
 800090e:	2500      	movs	r5, #0
 8000910:	05c0      	lsls	r0, r0, #23
 8000912:	4328      	orrs	r0, r5
 8000914:	07e4      	lsls	r4, r4, #31
 8000916:	4320      	orrs	r0, r4
 8000918:	bd70      	pop	{r4, r5, r6, pc}
 800091a:	2b99      	cmp	r3, #153	@ 0x99
 800091c:	dc16      	bgt.n	800094c <__aeabi_i2f+0x70>
 800091e:	1f42      	subs	r2, r0, #5
 8000920:	2805      	cmp	r0, #5
 8000922:	d000      	beq.n	8000926 <__aeabi_i2f+0x4a>
 8000924:	4095      	lsls	r5, r2
 8000926:	002a      	movs	r2, r5
 8000928:	4811      	ldr	r0, [pc, #68]	@ (8000970 <__aeabi_i2f+0x94>)
 800092a:	4002      	ands	r2, r0
 800092c:	076e      	lsls	r6, r5, #29
 800092e:	d009      	beq.n	8000944 <__aeabi_i2f+0x68>
 8000930:	260f      	movs	r6, #15
 8000932:	4035      	ands	r5, r6
 8000934:	2d04      	cmp	r5, #4
 8000936:	d005      	beq.n	8000944 <__aeabi_i2f+0x68>
 8000938:	3204      	adds	r2, #4
 800093a:	0155      	lsls	r5, r2, #5
 800093c:	d502      	bpl.n	8000944 <__aeabi_i2f+0x68>
 800093e:	239f      	movs	r3, #159	@ 0x9f
 8000940:	4002      	ands	r2, r0
 8000942:	1a5b      	subs	r3, r3, r1
 8000944:	0192      	lsls	r2, r2, #6
 8000946:	0a55      	lsrs	r5, r2, #9
 8000948:	b2d8      	uxtb	r0, r3
 800094a:	e7e1      	b.n	8000910 <__aeabi_i2f+0x34>
 800094c:	2205      	movs	r2, #5
 800094e:	1a12      	subs	r2, r2, r0
 8000950:	0028      	movs	r0, r5
 8000952:	40d0      	lsrs	r0, r2
 8000954:	0002      	movs	r2, r0
 8000956:	0008      	movs	r0, r1
 8000958:	301b      	adds	r0, #27
 800095a:	4085      	lsls	r5, r0
 800095c:	0028      	movs	r0, r5
 800095e:	1e45      	subs	r5, r0, #1
 8000960:	41a8      	sbcs	r0, r5
 8000962:	4302      	orrs	r2, r0
 8000964:	0015      	movs	r5, r2
 8000966:	e7de      	b.n	8000926 <__aeabi_i2f+0x4a>
 8000968:	026d      	lsls	r5, r5, #9
 800096a:	2096      	movs	r0, #150	@ 0x96
 800096c:	0a6d      	lsrs	r5, r5, #9
 800096e:	e7cf      	b.n	8000910 <__aeabi_i2f+0x34>
 8000970:	fbffffff 	.word	0xfbffffff

08000974 <__aeabi_dadd>:
 8000974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000976:	4657      	mov	r7, sl
 8000978:	464e      	mov	r6, r9
 800097a:	4645      	mov	r5, r8
 800097c:	46de      	mov	lr, fp
 800097e:	b5e0      	push	{r5, r6, r7, lr}
 8000980:	b083      	sub	sp, #12
 8000982:	9000      	str	r0, [sp, #0]
 8000984:	9101      	str	r1, [sp, #4]
 8000986:	030c      	lsls	r4, r1, #12
 8000988:	004f      	lsls	r7, r1, #1
 800098a:	0fce      	lsrs	r6, r1, #31
 800098c:	0a61      	lsrs	r1, r4, #9
 800098e:	9c00      	ldr	r4, [sp, #0]
 8000990:	031d      	lsls	r5, r3, #12
 8000992:	0f64      	lsrs	r4, r4, #29
 8000994:	430c      	orrs	r4, r1
 8000996:	9900      	ldr	r1, [sp, #0]
 8000998:	9200      	str	r2, [sp, #0]
 800099a:	9301      	str	r3, [sp, #4]
 800099c:	00c8      	lsls	r0, r1, #3
 800099e:	0059      	lsls	r1, r3, #1
 80009a0:	0d4b      	lsrs	r3, r1, #21
 80009a2:	4699      	mov	r9, r3
 80009a4:	9a00      	ldr	r2, [sp, #0]
 80009a6:	9b01      	ldr	r3, [sp, #4]
 80009a8:	0a6d      	lsrs	r5, r5, #9
 80009aa:	0fd9      	lsrs	r1, r3, #31
 80009ac:	0f53      	lsrs	r3, r2, #29
 80009ae:	432b      	orrs	r3, r5
 80009b0:	469a      	mov	sl, r3
 80009b2:	9b00      	ldr	r3, [sp, #0]
 80009b4:	0d7f      	lsrs	r7, r7, #21
 80009b6:	00da      	lsls	r2, r3, #3
 80009b8:	4694      	mov	ip, r2
 80009ba:	464a      	mov	r2, r9
 80009bc:	46b0      	mov	r8, r6
 80009be:	1aba      	subs	r2, r7, r2
 80009c0:	428e      	cmp	r6, r1
 80009c2:	d100      	bne.n	80009c6 <__aeabi_dadd+0x52>
 80009c4:	e0b0      	b.n	8000b28 <__aeabi_dadd+0x1b4>
 80009c6:	2a00      	cmp	r2, #0
 80009c8:	dc00      	bgt.n	80009cc <__aeabi_dadd+0x58>
 80009ca:	e078      	b.n	8000abe <__aeabi_dadd+0x14a>
 80009cc:	4649      	mov	r1, r9
 80009ce:	2900      	cmp	r1, #0
 80009d0:	d100      	bne.n	80009d4 <__aeabi_dadd+0x60>
 80009d2:	e0e9      	b.n	8000ba8 <__aeabi_dadd+0x234>
 80009d4:	49c9      	ldr	r1, [pc, #804]	@ (8000cfc <__aeabi_dadd+0x388>)
 80009d6:	428f      	cmp	r7, r1
 80009d8:	d100      	bne.n	80009dc <__aeabi_dadd+0x68>
 80009da:	e195      	b.n	8000d08 <__aeabi_dadd+0x394>
 80009dc:	2501      	movs	r5, #1
 80009de:	2a38      	cmp	r2, #56	@ 0x38
 80009e0:	dc16      	bgt.n	8000a10 <__aeabi_dadd+0x9c>
 80009e2:	2180      	movs	r1, #128	@ 0x80
 80009e4:	4653      	mov	r3, sl
 80009e6:	0409      	lsls	r1, r1, #16
 80009e8:	430b      	orrs	r3, r1
 80009ea:	469a      	mov	sl, r3
 80009ec:	2a1f      	cmp	r2, #31
 80009ee:	dd00      	ble.n	80009f2 <__aeabi_dadd+0x7e>
 80009f0:	e1e7      	b.n	8000dc2 <__aeabi_dadd+0x44e>
 80009f2:	2120      	movs	r1, #32
 80009f4:	4655      	mov	r5, sl
 80009f6:	1a8b      	subs	r3, r1, r2
 80009f8:	4661      	mov	r1, ip
 80009fa:	409d      	lsls	r5, r3
 80009fc:	40d1      	lsrs	r1, r2
 80009fe:	430d      	orrs	r5, r1
 8000a00:	4661      	mov	r1, ip
 8000a02:	4099      	lsls	r1, r3
 8000a04:	1e4b      	subs	r3, r1, #1
 8000a06:	4199      	sbcs	r1, r3
 8000a08:	4653      	mov	r3, sl
 8000a0a:	40d3      	lsrs	r3, r2
 8000a0c:	430d      	orrs	r5, r1
 8000a0e:	1ae4      	subs	r4, r4, r3
 8000a10:	1b45      	subs	r5, r0, r5
 8000a12:	42a8      	cmp	r0, r5
 8000a14:	4180      	sbcs	r0, r0
 8000a16:	4240      	negs	r0, r0
 8000a18:	1a24      	subs	r4, r4, r0
 8000a1a:	0223      	lsls	r3, r4, #8
 8000a1c:	d400      	bmi.n	8000a20 <__aeabi_dadd+0xac>
 8000a1e:	e10f      	b.n	8000c40 <__aeabi_dadd+0x2cc>
 8000a20:	0264      	lsls	r4, r4, #9
 8000a22:	0a64      	lsrs	r4, r4, #9
 8000a24:	2c00      	cmp	r4, #0
 8000a26:	d100      	bne.n	8000a2a <__aeabi_dadd+0xb6>
 8000a28:	e139      	b.n	8000c9e <__aeabi_dadd+0x32a>
 8000a2a:	0020      	movs	r0, r4
 8000a2c:	f001 ff2a 	bl	8002884 <__clzsi2>
 8000a30:	0003      	movs	r3, r0
 8000a32:	3b08      	subs	r3, #8
 8000a34:	2120      	movs	r1, #32
 8000a36:	0028      	movs	r0, r5
 8000a38:	1aca      	subs	r2, r1, r3
 8000a3a:	40d0      	lsrs	r0, r2
 8000a3c:	409c      	lsls	r4, r3
 8000a3e:	0002      	movs	r2, r0
 8000a40:	409d      	lsls	r5, r3
 8000a42:	4322      	orrs	r2, r4
 8000a44:	429f      	cmp	r7, r3
 8000a46:	dd00      	ble.n	8000a4a <__aeabi_dadd+0xd6>
 8000a48:	e173      	b.n	8000d32 <__aeabi_dadd+0x3be>
 8000a4a:	1bd8      	subs	r0, r3, r7
 8000a4c:	3001      	adds	r0, #1
 8000a4e:	1a09      	subs	r1, r1, r0
 8000a50:	002c      	movs	r4, r5
 8000a52:	408d      	lsls	r5, r1
 8000a54:	40c4      	lsrs	r4, r0
 8000a56:	1e6b      	subs	r3, r5, #1
 8000a58:	419d      	sbcs	r5, r3
 8000a5a:	0013      	movs	r3, r2
 8000a5c:	40c2      	lsrs	r2, r0
 8000a5e:	408b      	lsls	r3, r1
 8000a60:	4325      	orrs	r5, r4
 8000a62:	2700      	movs	r7, #0
 8000a64:	0014      	movs	r4, r2
 8000a66:	431d      	orrs	r5, r3
 8000a68:	076b      	lsls	r3, r5, #29
 8000a6a:	d009      	beq.n	8000a80 <__aeabi_dadd+0x10c>
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	402b      	ands	r3, r5
 8000a70:	2b04      	cmp	r3, #4
 8000a72:	d005      	beq.n	8000a80 <__aeabi_dadd+0x10c>
 8000a74:	1d2b      	adds	r3, r5, #4
 8000a76:	42ab      	cmp	r3, r5
 8000a78:	41ad      	sbcs	r5, r5
 8000a7a:	426d      	negs	r5, r5
 8000a7c:	1964      	adds	r4, r4, r5
 8000a7e:	001d      	movs	r5, r3
 8000a80:	0223      	lsls	r3, r4, #8
 8000a82:	d400      	bmi.n	8000a86 <__aeabi_dadd+0x112>
 8000a84:	e12d      	b.n	8000ce2 <__aeabi_dadd+0x36e>
 8000a86:	4a9d      	ldr	r2, [pc, #628]	@ (8000cfc <__aeabi_dadd+0x388>)
 8000a88:	3701      	adds	r7, #1
 8000a8a:	4297      	cmp	r7, r2
 8000a8c:	d100      	bne.n	8000a90 <__aeabi_dadd+0x11c>
 8000a8e:	e0d3      	b.n	8000c38 <__aeabi_dadd+0x2c4>
 8000a90:	4646      	mov	r6, r8
 8000a92:	499b      	ldr	r1, [pc, #620]	@ (8000d00 <__aeabi_dadd+0x38c>)
 8000a94:	08ed      	lsrs	r5, r5, #3
 8000a96:	4021      	ands	r1, r4
 8000a98:	074a      	lsls	r2, r1, #29
 8000a9a:	432a      	orrs	r2, r5
 8000a9c:	057c      	lsls	r4, r7, #21
 8000a9e:	024d      	lsls	r5, r1, #9
 8000aa0:	0b2d      	lsrs	r5, r5, #12
 8000aa2:	0d64      	lsrs	r4, r4, #21
 8000aa4:	0524      	lsls	r4, r4, #20
 8000aa6:	432c      	orrs	r4, r5
 8000aa8:	07f6      	lsls	r6, r6, #31
 8000aaa:	4334      	orrs	r4, r6
 8000aac:	0010      	movs	r0, r2
 8000aae:	0021      	movs	r1, r4
 8000ab0:	b003      	add	sp, #12
 8000ab2:	bcf0      	pop	{r4, r5, r6, r7}
 8000ab4:	46bb      	mov	fp, r7
 8000ab6:	46b2      	mov	sl, r6
 8000ab8:	46a9      	mov	r9, r5
 8000aba:	46a0      	mov	r8, r4
 8000abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000abe:	2a00      	cmp	r2, #0
 8000ac0:	d100      	bne.n	8000ac4 <__aeabi_dadd+0x150>
 8000ac2:	e084      	b.n	8000bce <__aeabi_dadd+0x25a>
 8000ac4:	464a      	mov	r2, r9
 8000ac6:	1bd2      	subs	r2, r2, r7
 8000ac8:	2f00      	cmp	r7, #0
 8000aca:	d000      	beq.n	8000ace <__aeabi_dadd+0x15a>
 8000acc:	e16d      	b.n	8000daa <__aeabi_dadd+0x436>
 8000ace:	0025      	movs	r5, r4
 8000ad0:	4305      	orrs	r5, r0
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dadd+0x162>
 8000ad4:	e127      	b.n	8000d26 <__aeabi_dadd+0x3b2>
 8000ad6:	1e56      	subs	r6, r2, #1
 8000ad8:	2a01      	cmp	r2, #1
 8000ada:	d100      	bne.n	8000ade <__aeabi_dadd+0x16a>
 8000adc:	e23b      	b.n	8000f56 <__aeabi_dadd+0x5e2>
 8000ade:	4d87      	ldr	r5, [pc, #540]	@ (8000cfc <__aeabi_dadd+0x388>)
 8000ae0:	42aa      	cmp	r2, r5
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_dadd+0x172>
 8000ae4:	e26a      	b.n	8000fbc <__aeabi_dadd+0x648>
 8000ae6:	2501      	movs	r5, #1
 8000ae8:	2e38      	cmp	r6, #56	@ 0x38
 8000aea:	dc12      	bgt.n	8000b12 <__aeabi_dadd+0x19e>
 8000aec:	0032      	movs	r2, r6
 8000aee:	2a1f      	cmp	r2, #31
 8000af0:	dd00      	ble.n	8000af4 <__aeabi_dadd+0x180>
 8000af2:	e1f8      	b.n	8000ee6 <__aeabi_dadd+0x572>
 8000af4:	2620      	movs	r6, #32
 8000af6:	0025      	movs	r5, r4
 8000af8:	1ab6      	subs	r6, r6, r2
 8000afa:	0007      	movs	r7, r0
 8000afc:	4653      	mov	r3, sl
 8000afe:	40b0      	lsls	r0, r6
 8000b00:	40d4      	lsrs	r4, r2
 8000b02:	40b5      	lsls	r5, r6
 8000b04:	40d7      	lsrs	r7, r2
 8000b06:	1e46      	subs	r6, r0, #1
 8000b08:	41b0      	sbcs	r0, r6
 8000b0a:	1b1b      	subs	r3, r3, r4
 8000b0c:	469a      	mov	sl, r3
 8000b0e:	433d      	orrs	r5, r7
 8000b10:	4305      	orrs	r5, r0
 8000b12:	4662      	mov	r2, ip
 8000b14:	1b55      	subs	r5, r2, r5
 8000b16:	45ac      	cmp	ip, r5
 8000b18:	4192      	sbcs	r2, r2
 8000b1a:	4653      	mov	r3, sl
 8000b1c:	4252      	negs	r2, r2
 8000b1e:	000e      	movs	r6, r1
 8000b20:	464f      	mov	r7, r9
 8000b22:	4688      	mov	r8, r1
 8000b24:	1a9c      	subs	r4, r3, r2
 8000b26:	e778      	b.n	8000a1a <__aeabi_dadd+0xa6>
 8000b28:	2a00      	cmp	r2, #0
 8000b2a:	dc00      	bgt.n	8000b2e <__aeabi_dadd+0x1ba>
 8000b2c:	e08e      	b.n	8000c4c <__aeabi_dadd+0x2d8>
 8000b2e:	4649      	mov	r1, r9
 8000b30:	2900      	cmp	r1, #0
 8000b32:	d175      	bne.n	8000c20 <__aeabi_dadd+0x2ac>
 8000b34:	4661      	mov	r1, ip
 8000b36:	4653      	mov	r3, sl
 8000b38:	4319      	orrs	r1, r3
 8000b3a:	d100      	bne.n	8000b3e <__aeabi_dadd+0x1ca>
 8000b3c:	e0f6      	b.n	8000d2c <__aeabi_dadd+0x3b8>
 8000b3e:	1e51      	subs	r1, r2, #1
 8000b40:	2a01      	cmp	r2, #1
 8000b42:	d100      	bne.n	8000b46 <__aeabi_dadd+0x1d2>
 8000b44:	e191      	b.n	8000e6a <__aeabi_dadd+0x4f6>
 8000b46:	4d6d      	ldr	r5, [pc, #436]	@ (8000cfc <__aeabi_dadd+0x388>)
 8000b48:	42aa      	cmp	r2, r5
 8000b4a:	d100      	bne.n	8000b4e <__aeabi_dadd+0x1da>
 8000b4c:	e0dc      	b.n	8000d08 <__aeabi_dadd+0x394>
 8000b4e:	2501      	movs	r5, #1
 8000b50:	2938      	cmp	r1, #56	@ 0x38
 8000b52:	dc14      	bgt.n	8000b7e <__aeabi_dadd+0x20a>
 8000b54:	000a      	movs	r2, r1
 8000b56:	2a1f      	cmp	r2, #31
 8000b58:	dd00      	ble.n	8000b5c <__aeabi_dadd+0x1e8>
 8000b5a:	e1a2      	b.n	8000ea2 <__aeabi_dadd+0x52e>
 8000b5c:	2120      	movs	r1, #32
 8000b5e:	4653      	mov	r3, sl
 8000b60:	1a89      	subs	r1, r1, r2
 8000b62:	408b      	lsls	r3, r1
 8000b64:	001d      	movs	r5, r3
 8000b66:	4663      	mov	r3, ip
 8000b68:	40d3      	lsrs	r3, r2
 8000b6a:	431d      	orrs	r5, r3
 8000b6c:	4663      	mov	r3, ip
 8000b6e:	408b      	lsls	r3, r1
 8000b70:	0019      	movs	r1, r3
 8000b72:	1e4b      	subs	r3, r1, #1
 8000b74:	4199      	sbcs	r1, r3
 8000b76:	4653      	mov	r3, sl
 8000b78:	40d3      	lsrs	r3, r2
 8000b7a:	430d      	orrs	r5, r1
 8000b7c:	18e4      	adds	r4, r4, r3
 8000b7e:	182d      	adds	r5, r5, r0
 8000b80:	4285      	cmp	r5, r0
 8000b82:	4180      	sbcs	r0, r0
 8000b84:	4240      	negs	r0, r0
 8000b86:	1824      	adds	r4, r4, r0
 8000b88:	0223      	lsls	r3, r4, #8
 8000b8a:	d559      	bpl.n	8000c40 <__aeabi_dadd+0x2cc>
 8000b8c:	4b5b      	ldr	r3, [pc, #364]	@ (8000cfc <__aeabi_dadd+0x388>)
 8000b8e:	3701      	adds	r7, #1
 8000b90:	429f      	cmp	r7, r3
 8000b92:	d051      	beq.n	8000c38 <__aeabi_dadd+0x2c4>
 8000b94:	2101      	movs	r1, #1
 8000b96:	4b5a      	ldr	r3, [pc, #360]	@ (8000d00 <__aeabi_dadd+0x38c>)
 8000b98:	086a      	lsrs	r2, r5, #1
 8000b9a:	401c      	ands	r4, r3
 8000b9c:	4029      	ands	r1, r5
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	07e5      	lsls	r5, r4, #31
 8000ba2:	4315      	orrs	r5, r2
 8000ba4:	0864      	lsrs	r4, r4, #1
 8000ba6:	e75f      	b.n	8000a68 <__aeabi_dadd+0xf4>
 8000ba8:	4661      	mov	r1, ip
 8000baa:	4653      	mov	r3, sl
 8000bac:	4319      	orrs	r1, r3
 8000bae:	d100      	bne.n	8000bb2 <__aeabi_dadd+0x23e>
 8000bb0:	e0bc      	b.n	8000d2c <__aeabi_dadd+0x3b8>
 8000bb2:	1e51      	subs	r1, r2, #1
 8000bb4:	2a01      	cmp	r2, #1
 8000bb6:	d100      	bne.n	8000bba <__aeabi_dadd+0x246>
 8000bb8:	e164      	b.n	8000e84 <__aeabi_dadd+0x510>
 8000bba:	4d50      	ldr	r5, [pc, #320]	@ (8000cfc <__aeabi_dadd+0x388>)
 8000bbc:	42aa      	cmp	r2, r5
 8000bbe:	d100      	bne.n	8000bc2 <__aeabi_dadd+0x24e>
 8000bc0:	e16a      	b.n	8000e98 <__aeabi_dadd+0x524>
 8000bc2:	2501      	movs	r5, #1
 8000bc4:	2938      	cmp	r1, #56	@ 0x38
 8000bc6:	dd00      	ble.n	8000bca <__aeabi_dadd+0x256>
 8000bc8:	e722      	b.n	8000a10 <__aeabi_dadd+0x9c>
 8000bca:	000a      	movs	r2, r1
 8000bcc:	e70e      	b.n	80009ec <__aeabi_dadd+0x78>
 8000bce:	4a4d      	ldr	r2, [pc, #308]	@ (8000d04 <__aeabi_dadd+0x390>)
 8000bd0:	1c7d      	adds	r5, r7, #1
 8000bd2:	4215      	tst	r5, r2
 8000bd4:	d000      	beq.n	8000bd8 <__aeabi_dadd+0x264>
 8000bd6:	e0d0      	b.n	8000d7a <__aeabi_dadd+0x406>
 8000bd8:	0025      	movs	r5, r4
 8000bda:	4662      	mov	r2, ip
 8000bdc:	4653      	mov	r3, sl
 8000bde:	4305      	orrs	r5, r0
 8000be0:	431a      	orrs	r2, r3
 8000be2:	2f00      	cmp	r7, #0
 8000be4:	d000      	beq.n	8000be8 <__aeabi_dadd+0x274>
 8000be6:	e137      	b.n	8000e58 <__aeabi_dadd+0x4e4>
 8000be8:	2d00      	cmp	r5, #0
 8000bea:	d100      	bne.n	8000bee <__aeabi_dadd+0x27a>
 8000bec:	e1a8      	b.n	8000f40 <__aeabi_dadd+0x5cc>
 8000bee:	2a00      	cmp	r2, #0
 8000bf0:	d100      	bne.n	8000bf4 <__aeabi_dadd+0x280>
 8000bf2:	e16a      	b.n	8000eca <__aeabi_dadd+0x556>
 8000bf4:	4663      	mov	r3, ip
 8000bf6:	1ac5      	subs	r5, r0, r3
 8000bf8:	4653      	mov	r3, sl
 8000bfa:	1ae2      	subs	r2, r4, r3
 8000bfc:	42a8      	cmp	r0, r5
 8000bfe:	419b      	sbcs	r3, r3
 8000c00:	425b      	negs	r3, r3
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	021a      	lsls	r2, r3, #8
 8000c06:	d400      	bmi.n	8000c0a <__aeabi_dadd+0x296>
 8000c08:	e203      	b.n	8001012 <__aeabi_dadd+0x69e>
 8000c0a:	4663      	mov	r3, ip
 8000c0c:	1a1d      	subs	r5, r3, r0
 8000c0e:	45ac      	cmp	ip, r5
 8000c10:	4192      	sbcs	r2, r2
 8000c12:	4653      	mov	r3, sl
 8000c14:	4252      	negs	r2, r2
 8000c16:	1b1c      	subs	r4, r3, r4
 8000c18:	000e      	movs	r6, r1
 8000c1a:	4688      	mov	r8, r1
 8000c1c:	1aa4      	subs	r4, r4, r2
 8000c1e:	e723      	b.n	8000a68 <__aeabi_dadd+0xf4>
 8000c20:	4936      	ldr	r1, [pc, #216]	@ (8000cfc <__aeabi_dadd+0x388>)
 8000c22:	428f      	cmp	r7, r1
 8000c24:	d070      	beq.n	8000d08 <__aeabi_dadd+0x394>
 8000c26:	2501      	movs	r5, #1
 8000c28:	2a38      	cmp	r2, #56	@ 0x38
 8000c2a:	dca8      	bgt.n	8000b7e <__aeabi_dadd+0x20a>
 8000c2c:	2180      	movs	r1, #128	@ 0x80
 8000c2e:	4653      	mov	r3, sl
 8000c30:	0409      	lsls	r1, r1, #16
 8000c32:	430b      	orrs	r3, r1
 8000c34:	469a      	mov	sl, r3
 8000c36:	e78e      	b.n	8000b56 <__aeabi_dadd+0x1e2>
 8000c38:	003c      	movs	r4, r7
 8000c3a:	2500      	movs	r5, #0
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	e731      	b.n	8000aa4 <__aeabi_dadd+0x130>
 8000c40:	2307      	movs	r3, #7
 8000c42:	402b      	ands	r3, r5
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d000      	beq.n	8000c4a <__aeabi_dadd+0x2d6>
 8000c48:	e710      	b.n	8000a6c <__aeabi_dadd+0xf8>
 8000c4a:	e093      	b.n	8000d74 <__aeabi_dadd+0x400>
 8000c4c:	2a00      	cmp	r2, #0
 8000c4e:	d074      	beq.n	8000d3a <__aeabi_dadd+0x3c6>
 8000c50:	464a      	mov	r2, r9
 8000c52:	1bd2      	subs	r2, r2, r7
 8000c54:	2f00      	cmp	r7, #0
 8000c56:	d100      	bne.n	8000c5a <__aeabi_dadd+0x2e6>
 8000c58:	e0c7      	b.n	8000dea <__aeabi_dadd+0x476>
 8000c5a:	4928      	ldr	r1, [pc, #160]	@ (8000cfc <__aeabi_dadd+0x388>)
 8000c5c:	4589      	cmp	r9, r1
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_dadd+0x2ee>
 8000c60:	e185      	b.n	8000f6e <__aeabi_dadd+0x5fa>
 8000c62:	2501      	movs	r5, #1
 8000c64:	2a38      	cmp	r2, #56	@ 0x38
 8000c66:	dc12      	bgt.n	8000c8e <__aeabi_dadd+0x31a>
 8000c68:	2180      	movs	r1, #128	@ 0x80
 8000c6a:	0409      	lsls	r1, r1, #16
 8000c6c:	430c      	orrs	r4, r1
 8000c6e:	2a1f      	cmp	r2, #31
 8000c70:	dd00      	ble.n	8000c74 <__aeabi_dadd+0x300>
 8000c72:	e1ab      	b.n	8000fcc <__aeabi_dadd+0x658>
 8000c74:	2120      	movs	r1, #32
 8000c76:	0025      	movs	r5, r4
 8000c78:	1a89      	subs	r1, r1, r2
 8000c7a:	0007      	movs	r7, r0
 8000c7c:	4088      	lsls	r0, r1
 8000c7e:	408d      	lsls	r5, r1
 8000c80:	40d7      	lsrs	r7, r2
 8000c82:	1e41      	subs	r1, r0, #1
 8000c84:	4188      	sbcs	r0, r1
 8000c86:	40d4      	lsrs	r4, r2
 8000c88:	433d      	orrs	r5, r7
 8000c8a:	4305      	orrs	r5, r0
 8000c8c:	44a2      	add	sl, r4
 8000c8e:	4465      	add	r5, ip
 8000c90:	4565      	cmp	r5, ip
 8000c92:	4192      	sbcs	r2, r2
 8000c94:	4252      	negs	r2, r2
 8000c96:	4452      	add	r2, sl
 8000c98:	0014      	movs	r4, r2
 8000c9a:	464f      	mov	r7, r9
 8000c9c:	e774      	b.n	8000b88 <__aeabi_dadd+0x214>
 8000c9e:	0028      	movs	r0, r5
 8000ca0:	f001 fdf0 	bl	8002884 <__clzsi2>
 8000ca4:	0003      	movs	r3, r0
 8000ca6:	3318      	adds	r3, #24
 8000ca8:	2b1f      	cmp	r3, #31
 8000caa:	dc00      	bgt.n	8000cae <__aeabi_dadd+0x33a>
 8000cac:	e6c2      	b.n	8000a34 <__aeabi_dadd+0xc0>
 8000cae:	002a      	movs	r2, r5
 8000cb0:	3808      	subs	r0, #8
 8000cb2:	4082      	lsls	r2, r0
 8000cb4:	429f      	cmp	r7, r3
 8000cb6:	dd00      	ble.n	8000cba <__aeabi_dadd+0x346>
 8000cb8:	e0a9      	b.n	8000e0e <__aeabi_dadd+0x49a>
 8000cba:	1bdb      	subs	r3, r3, r7
 8000cbc:	1c58      	adds	r0, r3, #1
 8000cbe:	281f      	cmp	r0, #31
 8000cc0:	dc00      	bgt.n	8000cc4 <__aeabi_dadd+0x350>
 8000cc2:	e1ac      	b.n	800101e <__aeabi_dadd+0x6aa>
 8000cc4:	0015      	movs	r5, r2
 8000cc6:	3b1f      	subs	r3, #31
 8000cc8:	40dd      	lsrs	r5, r3
 8000cca:	2820      	cmp	r0, #32
 8000ccc:	d005      	beq.n	8000cda <__aeabi_dadd+0x366>
 8000cce:	2340      	movs	r3, #64	@ 0x40
 8000cd0:	1a1b      	subs	r3, r3, r0
 8000cd2:	409a      	lsls	r2, r3
 8000cd4:	1e53      	subs	r3, r2, #1
 8000cd6:	419a      	sbcs	r2, r3
 8000cd8:	4315      	orrs	r5, r2
 8000cda:	2307      	movs	r3, #7
 8000cdc:	2700      	movs	r7, #0
 8000cde:	402b      	ands	r3, r5
 8000ce0:	e7b0      	b.n	8000c44 <__aeabi_dadd+0x2d0>
 8000ce2:	08ed      	lsrs	r5, r5, #3
 8000ce4:	4b05      	ldr	r3, [pc, #20]	@ (8000cfc <__aeabi_dadd+0x388>)
 8000ce6:	0762      	lsls	r2, r4, #29
 8000ce8:	432a      	orrs	r2, r5
 8000cea:	08e4      	lsrs	r4, r4, #3
 8000cec:	429f      	cmp	r7, r3
 8000cee:	d00f      	beq.n	8000d10 <__aeabi_dadd+0x39c>
 8000cf0:	0324      	lsls	r4, r4, #12
 8000cf2:	0b25      	lsrs	r5, r4, #12
 8000cf4:	057c      	lsls	r4, r7, #21
 8000cf6:	0d64      	lsrs	r4, r4, #21
 8000cf8:	e6d4      	b.n	8000aa4 <__aeabi_dadd+0x130>
 8000cfa:	46c0      	nop			@ (mov r8, r8)
 8000cfc:	000007ff 	.word	0x000007ff
 8000d00:	ff7fffff 	.word	0xff7fffff
 8000d04:	000007fe 	.word	0x000007fe
 8000d08:	08c0      	lsrs	r0, r0, #3
 8000d0a:	0762      	lsls	r2, r4, #29
 8000d0c:	4302      	orrs	r2, r0
 8000d0e:	08e4      	lsrs	r4, r4, #3
 8000d10:	0013      	movs	r3, r2
 8000d12:	4323      	orrs	r3, r4
 8000d14:	d100      	bne.n	8000d18 <__aeabi_dadd+0x3a4>
 8000d16:	e186      	b.n	8001026 <__aeabi_dadd+0x6b2>
 8000d18:	2580      	movs	r5, #128	@ 0x80
 8000d1a:	032d      	lsls	r5, r5, #12
 8000d1c:	4325      	orrs	r5, r4
 8000d1e:	032d      	lsls	r5, r5, #12
 8000d20:	4cc3      	ldr	r4, [pc, #780]	@ (8001030 <__aeabi_dadd+0x6bc>)
 8000d22:	0b2d      	lsrs	r5, r5, #12
 8000d24:	e6be      	b.n	8000aa4 <__aeabi_dadd+0x130>
 8000d26:	4660      	mov	r0, ip
 8000d28:	4654      	mov	r4, sl
 8000d2a:	000e      	movs	r6, r1
 8000d2c:	0017      	movs	r7, r2
 8000d2e:	08c5      	lsrs	r5, r0, #3
 8000d30:	e7d8      	b.n	8000ce4 <__aeabi_dadd+0x370>
 8000d32:	4cc0      	ldr	r4, [pc, #768]	@ (8001034 <__aeabi_dadd+0x6c0>)
 8000d34:	1aff      	subs	r7, r7, r3
 8000d36:	4014      	ands	r4, r2
 8000d38:	e696      	b.n	8000a68 <__aeabi_dadd+0xf4>
 8000d3a:	4abf      	ldr	r2, [pc, #764]	@ (8001038 <__aeabi_dadd+0x6c4>)
 8000d3c:	1c79      	adds	r1, r7, #1
 8000d3e:	4211      	tst	r1, r2
 8000d40:	d16b      	bne.n	8000e1a <__aeabi_dadd+0x4a6>
 8000d42:	0022      	movs	r2, r4
 8000d44:	4302      	orrs	r2, r0
 8000d46:	2f00      	cmp	r7, #0
 8000d48:	d000      	beq.n	8000d4c <__aeabi_dadd+0x3d8>
 8000d4a:	e0db      	b.n	8000f04 <__aeabi_dadd+0x590>
 8000d4c:	2a00      	cmp	r2, #0
 8000d4e:	d100      	bne.n	8000d52 <__aeabi_dadd+0x3de>
 8000d50:	e12d      	b.n	8000fae <__aeabi_dadd+0x63a>
 8000d52:	4662      	mov	r2, ip
 8000d54:	4653      	mov	r3, sl
 8000d56:	431a      	orrs	r2, r3
 8000d58:	d100      	bne.n	8000d5c <__aeabi_dadd+0x3e8>
 8000d5a:	e0b6      	b.n	8000eca <__aeabi_dadd+0x556>
 8000d5c:	4663      	mov	r3, ip
 8000d5e:	18c5      	adds	r5, r0, r3
 8000d60:	4285      	cmp	r5, r0
 8000d62:	4180      	sbcs	r0, r0
 8000d64:	4454      	add	r4, sl
 8000d66:	4240      	negs	r0, r0
 8000d68:	1824      	adds	r4, r4, r0
 8000d6a:	0223      	lsls	r3, r4, #8
 8000d6c:	d502      	bpl.n	8000d74 <__aeabi_dadd+0x400>
 8000d6e:	000f      	movs	r7, r1
 8000d70:	4bb0      	ldr	r3, [pc, #704]	@ (8001034 <__aeabi_dadd+0x6c0>)
 8000d72:	401c      	ands	r4, r3
 8000d74:	003a      	movs	r2, r7
 8000d76:	0028      	movs	r0, r5
 8000d78:	e7d8      	b.n	8000d2c <__aeabi_dadd+0x3b8>
 8000d7a:	4662      	mov	r2, ip
 8000d7c:	1a85      	subs	r5, r0, r2
 8000d7e:	42a8      	cmp	r0, r5
 8000d80:	4192      	sbcs	r2, r2
 8000d82:	4653      	mov	r3, sl
 8000d84:	4252      	negs	r2, r2
 8000d86:	4691      	mov	r9, r2
 8000d88:	1ae3      	subs	r3, r4, r3
 8000d8a:	001a      	movs	r2, r3
 8000d8c:	464b      	mov	r3, r9
 8000d8e:	1ad2      	subs	r2, r2, r3
 8000d90:	0013      	movs	r3, r2
 8000d92:	4691      	mov	r9, r2
 8000d94:	021a      	lsls	r2, r3, #8
 8000d96:	d454      	bmi.n	8000e42 <__aeabi_dadd+0x4ce>
 8000d98:	464a      	mov	r2, r9
 8000d9a:	464c      	mov	r4, r9
 8000d9c:	432a      	orrs	r2, r5
 8000d9e:	d000      	beq.n	8000da2 <__aeabi_dadd+0x42e>
 8000da0:	e640      	b.n	8000a24 <__aeabi_dadd+0xb0>
 8000da2:	2600      	movs	r6, #0
 8000da4:	2400      	movs	r4, #0
 8000da6:	2500      	movs	r5, #0
 8000da8:	e67c      	b.n	8000aa4 <__aeabi_dadd+0x130>
 8000daa:	4da1      	ldr	r5, [pc, #644]	@ (8001030 <__aeabi_dadd+0x6bc>)
 8000dac:	45a9      	cmp	r9, r5
 8000dae:	d100      	bne.n	8000db2 <__aeabi_dadd+0x43e>
 8000db0:	e090      	b.n	8000ed4 <__aeabi_dadd+0x560>
 8000db2:	2501      	movs	r5, #1
 8000db4:	2a38      	cmp	r2, #56	@ 0x38
 8000db6:	dd00      	ble.n	8000dba <__aeabi_dadd+0x446>
 8000db8:	e6ab      	b.n	8000b12 <__aeabi_dadd+0x19e>
 8000dba:	2580      	movs	r5, #128	@ 0x80
 8000dbc:	042d      	lsls	r5, r5, #16
 8000dbe:	432c      	orrs	r4, r5
 8000dc0:	e695      	b.n	8000aee <__aeabi_dadd+0x17a>
 8000dc2:	0011      	movs	r1, r2
 8000dc4:	4655      	mov	r5, sl
 8000dc6:	3920      	subs	r1, #32
 8000dc8:	40cd      	lsrs	r5, r1
 8000dca:	46a9      	mov	r9, r5
 8000dcc:	2a20      	cmp	r2, #32
 8000dce:	d006      	beq.n	8000dde <__aeabi_dadd+0x46a>
 8000dd0:	2140      	movs	r1, #64	@ 0x40
 8000dd2:	4653      	mov	r3, sl
 8000dd4:	1a8a      	subs	r2, r1, r2
 8000dd6:	4093      	lsls	r3, r2
 8000dd8:	4662      	mov	r2, ip
 8000dda:	431a      	orrs	r2, r3
 8000ddc:	4694      	mov	ip, r2
 8000dde:	4665      	mov	r5, ip
 8000de0:	1e6b      	subs	r3, r5, #1
 8000de2:	419d      	sbcs	r5, r3
 8000de4:	464b      	mov	r3, r9
 8000de6:	431d      	orrs	r5, r3
 8000de8:	e612      	b.n	8000a10 <__aeabi_dadd+0x9c>
 8000dea:	0021      	movs	r1, r4
 8000dec:	4301      	orrs	r1, r0
 8000dee:	d100      	bne.n	8000df2 <__aeabi_dadd+0x47e>
 8000df0:	e0c4      	b.n	8000f7c <__aeabi_dadd+0x608>
 8000df2:	1e51      	subs	r1, r2, #1
 8000df4:	2a01      	cmp	r2, #1
 8000df6:	d100      	bne.n	8000dfa <__aeabi_dadd+0x486>
 8000df8:	e0fb      	b.n	8000ff2 <__aeabi_dadd+0x67e>
 8000dfa:	4d8d      	ldr	r5, [pc, #564]	@ (8001030 <__aeabi_dadd+0x6bc>)
 8000dfc:	42aa      	cmp	r2, r5
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_dadd+0x48e>
 8000e00:	e0b5      	b.n	8000f6e <__aeabi_dadd+0x5fa>
 8000e02:	2501      	movs	r5, #1
 8000e04:	2938      	cmp	r1, #56	@ 0x38
 8000e06:	dd00      	ble.n	8000e0a <__aeabi_dadd+0x496>
 8000e08:	e741      	b.n	8000c8e <__aeabi_dadd+0x31a>
 8000e0a:	000a      	movs	r2, r1
 8000e0c:	e72f      	b.n	8000c6e <__aeabi_dadd+0x2fa>
 8000e0e:	4c89      	ldr	r4, [pc, #548]	@ (8001034 <__aeabi_dadd+0x6c0>)
 8000e10:	1aff      	subs	r7, r7, r3
 8000e12:	4014      	ands	r4, r2
 8000e14:	0762      	lsls	r2, r4, #29
 8000e16:	08e4      	lsrs	r4, r4, #3
 8000e18:	e76a      	b.n	8000cf0 <__aeabi_dadd+0x37c>
 8000e1a:	4a85      	ldr	r2, [pc, #532]	@ (8001030 <__aeabi_dadd+0x6bc>)
 8000e1c:	4291      	cmp	r1, r2
 8000e1e:	d100      	bne.n	8000e22 <__aeabi_dadd+0x4ae>
 8000e20:	e0e3      	b.n	8000fea <__aeabi_dadd+0x676>
 8000e22:	4663      	mov	r3, ip
 8000e24:	18c2      	adds	r2, r0, r3
 8000e26:	4282      	cmp	r2, r0
 8000e28:	4180      	sbcs	r0, r0
 8000e2a:	0023      	movs	r3, r4
 8000e2c:	4240      	negs	r0, r0
 8000e2e:	4453      	add	r3, sl
 8000e30:	181b      	adds	r3, r3, r0
 8000e32:	07dd      	lsls	r5, r3, #31
 8000e34:	085c      	lsrs	r4, r3, #1
 8000e36:	2307      	movs	r3, #7
 8000e38:	0852      	lsrs	r2, r2, #1
 8000e3a:	4315      	orrs	r5, r2
 8000e3c:	000f      	movs	r7, r1
 8000e3e:	402b      	ands	r3, r5
 8000e40:	e700      	b.n	8000c44 <__aeabi_dadd+0x2d0>
 8000e42:	4663      	mov	r3, ip
 8000e44:	1a1d      	subs	r5, r3, r0
 8000e46:	45ac      	cmp	ip, r5
 8000e48:	4192      	sbcs	r2, r2
 8000e4a:	4653      	mov	r3, sl
 8000e4c:	4252      	negs	r2, r2
 8000e4e:	1b1c      	subs	r4, r3, r4
 8000e50:	000e      	movs	r6, r1
 8000e52:	4688      	mov	r8, r1
 8000e54:	1aa4      	subs	r4, r4, r2
 8000e56:	e5e5      	b.n	8000a24 <__aeabi_dadd+0xb0>
 8000e58:	2d00      	cmp	r5, #0
 8000e5a:	d000      	beq.n	8000e5e <__aeabi_dadd+0x4ea>
 8000e5c:	e091      	b.n	8000f82 <__aeabi_dadd+0x60e>
 8000e5e:	2a00      	cmp	r2, #0
 8000e60:	d138      	bne.n	8000ed4 <__aeabi_dadd+0x560>
 8000e62:	2480      	movs	r4, #128	@ 0x80
 8000e64:	2600      	movs	r6, #0
 8000e66:	0324      	lsls	r4, r4, #12
 8000e68:	e756      	b.n	8000d18 <__aeabi_dadd+0x3a4>
 8000e6a:	4663      	mov	r3, ip
 8000e6c:	18c5      	adds	r5, r0, r3
 8000e6e:	4285      	cmp	r5, r0
 8000e70:	4180      	sbcs	r0, r0
 8000e72:	4454      	add	r4, sl
 8000e74:	4240      	negs	r0, r0
 8000e76:	1824      	adds	r4, r4, r0
 8000e78:	2701      	movs	r7, #1
 8000e7a:	0223      	lsls	r3, r4, #8
 8000e7c:	d400      	bmi.n	8000e80 <__aeabi_dadd+0x50c>
 8000e7e:	e6df      	b.n	8000c40 <__aeabi_dadd+0x2cc>
 8000e80:	2702      	movs	r7, #2
 8000e82:	e687      	b.n	8000b94 <__aeabi_dadd+0x220>
 8000e84:	4663      	mov	r3, ip
 8000e86:	1ac5      	subs	r5, r0, r3
 8000e88:	42a8      	cmp	r0, r5
 8000e8a:	4180      	sbcs	r0, r0
 8000e8c:	4653      	mov	r3, sl
 8000e8e:	4240      	negs	r0, r0
 8000e90:	1ae4      	subs	r4, r4, r3
 8000e92:	2701      	movs	r7, #1
 8000e94:	1a24      	subs	r4, r4, r0
 8000e96:	e5c0      	b.n	8000a1a <__aeabi_dadd+0xa6>
 8000e98:	0762      	lsls	r2, r4, #29
 8000e9a:	08c0      	lsrs	r0, r0, #3
 8000e9c:	4302      	orrs	r2, r0
 8000e9e:	08e4      	lsrs	r4, r4, #3
 8000ea0:	e736      	b.n	8000d10 <__aeabi_dadd+0x39c>
 8000ea2:	0011      	movs	r1, r2
 8000ea4:	4653      	mov	r3, sl
 8000ea6:	3920      	subs	r1, #32
 8000ea8:	40cb      	lsrs	r3, r1
 8000eaa:	4699      	mov	r9, r3
 8000eac:	2a20      	cmp	r2, #32
 8000eae:	d006      	beq.n	8000ebe <__aeabi_dadd+0x54a>
 8000eb0:	2140      	movs	r1, #64	@ 0x40
 8000eb2:	4653      	mov	r3, sl
 8000eb4:	1a8a      	subs	r2, r1, r2
 8000eb6:	4093      	lsls	r3, r2
 8000eb8:	4662      	mov	r2, ip
 8000eba:	431a      	orrs	r2, r3
 8000ebc:	4694      	mov	ip, r2
 8000ebe:	4665      	mov	r5, ip
 8000ec0:	1e6b      	subs	r3, r5, #1
 8000ec2:	419d      	sbcs	r5, r3
 8000ec4:	464b      	mov	r3, r9
 8000ec6:	431d      	orrs	r5, r3
 8000ec8:	e659      	b.n	8000b7e <__aeabi_dadd+0x20a>
 8000eca:	0762      	lsls	r2, r4, #29
 8000ecc:	08c0      	lsrs	r0, r0, #3
 8000ece:	4302      	orrs	r2, r0
 8000ed0:	08e4      	lsrs	r4, r4, #3
 8000ed2:	e70d      	b.n	8000cf0 <__aeabi_dadd+0x37c>
 8000ed4:	4653      	mov	r3, sl
 8000ed6:	075a      	lsls	r2, r3, #29
 8000ed8:	4663      	mov	r3, ip
 8000eda:	08d8      	lsrs	r0, r3, #3
 8000edc:	4653      	mov	r3, sl
 8000ede:	000e      	movs	r6, r1
 8000ee0:	4302      	orrs	r2, r0
 8000ee2:	08dc      	lsrs	r4, r3, #3
 8000ee4:	e714      	b.n	8000d10 <__aeabi_dadd+0x39c>
 8000ee6:	0015      	movs	r5, r2
 8000ee8:	0026      	movs	r6, r4
 8000eea:	3d20      	subs	r5, #32
 8000eec:	40ee      	lsrs	r6, r5
 8000eee:	2a20      	cmp	r2, #32
 8000ef0:	d003      	beq.n	8000efa <__aeabi_dadd+0x586>
 8000ef2:	2540      	movs	r5, #64	@ 0x40
 8000ef4:	1aaa      	subs	r2, r5, r2
 8000ef6:	4094      	lsls	r4, r2
 8000ef8:	4320      	orrs	r0, r4
 8000efa:	1e42      	subs	r2, r0, #1
 8000efc:	4190      	sbcs	r0, r2
 8000efe:	0005      	movs	r5, r0
 8000f00:	4335      	orrs	r5, r6
 8000f02:	e606      	b.n	8000b12 <__aeabi_dadd+0x19e>
 8000f04:	2a00      	cmp	r2, #0
 8000f06:	d07c      	beq.n	8001002 <__aeabi_dadd+0x68e>
 8000f08:	4662      	mov	r2, ip
 8000f0a:	4653      	mov	r3, sl
 8000f0c:	08c0      	lsrs	r0, r0, #3
 8000f0e:	431a      	orrs	r2, r3
 8000f10:	d100      	bne.n	8000f14 <__aeabi_dadd+0x5a0>
 8000f12:	e6fa      	b.n	8000d0a <__aeabi_dadd+0x396>
 8000f14:	0762      	lsls	r2, r4, #29
 8000f16:	4310      	orrs	r0, r2
 8000f18:	2280      	movs	r2, #128	@ 0x80
 8000f1a:	08e4      	lsrs	r4, r4, #3
 8000f1c:	0312      	lsls	r2, r2, #12
 8000f1e:	4214      	tst	r4, r2
 8000f20:	d008      	beq.n	8000f34 <__aeabi_dadd+0x5c0>
 8000f22:	08d9      	lsrs	r1, r3, #3
 8000f24:	4211      	tst	r1, r2
 8000f26:	d105      	bne.n	8000f34 <__aeabi_dadd+0x5c0>
 8000f28:	4663      	mov	r3, ip
 8000f2a:	08d8      	lsrs	r0, r3, #3
 8000f2c:	4653      	mov	r3, sl
 8000f2e:	000c      	movs	r4, r1
 8000f30:	075b      	lsls	r3, r3, #29
 8000f32:	4318      	orrs	r0, r3
 8000f34:	0f42      	lsrs	r2, r0, #29
 8000f36:	00c0      	lsls	r0, r0, #3
 8000f38:	08c0      	lsrs	r0, r0, #3
 8000f3a:	0752      	lsls	r2, r2, #29
 8000f3c:	4302      	orrs	r2, r0
 8000f3e:	e6e7      	b.n	8000d10 <__aeabi_dadd+0x39c>
 8000f40:	2a00      	cmp	r2, #0
 8000f42:	d100      	bne.n	8000f46 <__aeabi_dadd+0x5d2>
 8000f44:	e72d      	b.n	8000da2 <__aeabi_dadd+0x42e>
 8000f46:	4663      	mov	r3, ip
 8000f48:	08d8      	lsrs	r0, r3, #3
 8000f4a:	4653      	mov	r3, sl
 8000f4c:	075a      	lsls	r2, r3, #29
 8000f4e:	000e      	movs	r6, r1
 8000f50:	4302      	orrs	r2, r0
 8000f52:	08dc      	lsrs	r4, r3, #3
 8000f54:	e6cc      	b.n	8000cf0 <__aeabi_dadd+0x37c>
 8000f56:	4663      	mov	r3, ip
 8000f58:	1a1d      	subs	r5, r3, r0
 8000f5a:	45ac      	cmp	ip, r5
 8000f5c:	4192      	sbcs	r2, r2
 8000f5e:	4653      	mov	r3, sl
 8000f60:	4252      	negs	r2, r2
 8000f62:	1b1c      	subs	r4, r3, r4
 8000f64:	000e      	movs	r6, r1
 8000f66:	4688      	mov	r8, r1
 8000f68:	1aa4      	subs	r4, r4, r2
 8000f6a:	3701      	adds	r7, #1
 8000f6c:	e555      	b.n	8000a1a <__aeabi_dadd+0xa6>
 8000f6e:	4663      	mov	r3, ip
 8000f70:	08d9      	lsrs	r1, r3, #3
 8000f72:	4653      	mov	r3, sl
 8000f74:	075a      	lsls	r2, r3, #29
 8000f76:	430a      	orrs	r2, r1
 8000f78:	08dc      	lsrs	r4, r3, #3
 8000f7a:	e6c9      	b.n	8000d10 <__aeabi_dadd+0x39c>
 8000f7c:	4660      	mov	r0, ip
 8000f7e:	4654      	mov	r4, sl
 8000f80:	e6d4      	b.n	8000d2c <__aeabi_dadd+0x3b8>
 8000f82:	08c0      	lsrs	r0, r0, #3
 8000f84:	2a00      	cmp	r2, #0
 8000f86:	d100      	bne.n	8000f8a <__aeabi_dadd+0x616>
 8000f88:	e6bf      	b.n	8000d0a <__aeabi_dadd+0x396>
 8000f8a:	0762      	lsls	r2, r4, #29
 8000f8c:	4310      	orrs	r0, r2
 8000f8e:	2280      	movs	r2, #128	@ 0x80
 8000f90:	08e4      	lsrs	r4, r4, #3
 8000f92:	0312      	lsls	r2, r2, #12
 8000f94:	4214      	tst	r4, r2
 8000f96:	d0cd      	beq.n	8000f34 <__aeabi_dadd+0x5c0>
 8000f98:	08dd      	lsrs	r5, r3, #3
 8000f9a:	4215      	tst	r5, r2
 8000f9c:	d1ca      	bne.n	8000f34 <__aeabi_dadd+0x5c0>
 8000f9e:	4663      	mov	r3, ip
 8000fa0:	08d8      	lsrs	r0, r3, #3
 8000fa2:	4653      	mov	r3, sl
 8000fa4:	075b      	lsls	r3, r3, #29
 8000fa6:	000e      	movs	r6, r1
 8000fa8:	002c      	movs	r4, r5
 8000faa:	4318      	orrs	r0, r3
 8000fac:	e7c2      	b.n	8000f34 <__aeabi_dadd+0x5c0>
 8000fae:	4663      	mov	r3, ip
 8000fb0:	08d9      	lsrs	r1, r3, #3
 8000fb2:	4653      	mov	r3, sl
 8000fb4:	075a      	lsls	r2, r3, #29
 8000fb6:	430a      	orrs	r2, r1
 8000fb8:	08dc      	lsrs	r4, r3, #3
 8000fba:	e699      	b.n	8000cf0 <__aeabi_dadd+0x37c>
 8000fbc:	4663      	mov	r3, ip
 8000fbe:	08d8      	lsrs	r0, r3, #3
 8000fc0:	4653      	mov	r3, sl
 8000fc2:	075a      	lsls	r2, r3, #29
 8000fc4:	000e      	movs	r6, r1
 8000fc6:	4302      	orrs	r2, r0
 8000fc8:	08dc      	lsrs	r4, r3, #3
 8000fca:	e6a1      	b.n	8000d10 <__aeabi_dadd+0x39c>
 8000fcc:	0011      	movs	r1, r2
 8000fce:	0027      	movs	r7, r4
 8000fd0:	3920      	subs	r1, #32
 8000fd2:	40cf      	lsrs	r7, r1
 8000fd4:	2a20      	cmp	r2, #32
 8000fd6:	d003      	beq.n	8000fe0 <__aeabi_dadd+0x66c>
 8000fd8:	2140      	movs	r1, #64	@ 0x40
 8000fda:	1a8a      	subs	r2, r1, r2
 8000fdc:	4094      	lsls	r4, r2
 8000fde:	4320      	orrs	r0, r4
 8000fe0:	1e42      	subs	r2, r0, #1
 8000fe2:	4190      	sbcs	r0, r2
 8000fe4:	0005      	movs	r5, r0
 8000fe6:	433d      	orrs	r5, r7
 8000fe8:	e651      	b.n	8000c8e <__aeabi_dadd+0x31a>
 8000fea:	000c      	movs	r4, r1
 8000fec:	2500      	movs	r5, #0
 8000fee:	2200      	movs	r2, #0
 8000ff0:	e558      	b.n	8000aa4 <__aeabi_dadd+0x130>
 8000ff2:	4460      	add	r0, ip
 8000ff4:	4560      	cmp	r0, ip
 8000ff6:	4192      	sbcs	r2, r2
 8000ff8:	4454      	add	r4, sl
 8000ffa:	4252      	negs	r2, r2
 8000ffc:	0005      	movs	r5, r0
 8000ffe:	18a4      	adds	r4, r4, r2
 8001000:	e73a      	b.n	8000e78 <__aeabi_dadd+0x504>
 8001002:	4653      	mov	r3, sl
 8001004:	075a      	lsls	r2, r3, #29
 8001006:	4663      	mov	r3, ip
 8001008:	08d9      	lsrs	r1, r3, #3
 800100a:	4653      	mov	r3, sl
 800100c:	430a      	orrs	r2, r1
 800100e:	08dc      	lsrs	r4, r3, #3
 8001010:	e67e      	b.n	8000d10 <__aeabi_dadd+0x39c>
 8001012:	001a      	movs	r2, r3
 8001014:	001c      	movs	r4, r3
 8001016:	432a      	orrs	r2, r5
 8001018:	d000      	beq.n	800101c <__aeabi_dadd+0x6a8>
 800101a:	e6ab      	b.n	8000d74 <__aeabi_dadd+0x400>
 800101c:	e6c1      	b.n	8000da2 <__aeabi_dadd+0x42e>
 800101e:	2120      	movs	r1, #32
 8001020:	2500      	movs	r5, #0
 8001022:	1a09      	subs	r1, r1, r0
 8001024:	e519      	b.n	8000a5a <__aeabi_dadd+0xe6>
 8001026:	2200      	movs	r2, #0
 8001028:	2500      	movs	r5, #0
 800102a:	4c01      	ldr	r4, [pc, #4]	@ (8001030 <__aeabi_dadd+0x6bc>)
 800102c:	e53a      	b.n	8000aa4 <__aeabi_dadd+0x130>
 800102e:	46c0      	nop			@ (mov r8, r8)
 8001030:	000007ff 	.word	0x000007ff
 8001034:	ff7fffff 	.word	0xff7fffff
 8001038:	000007fe 	.word	0x000007fe

0800103c <__aeabi_ddiv>:
 800103c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800103e:	46de      	mov	lr, fp
 8001040:	4645      	mov	r5, r8
 8001042:	4657      	mov	r7, sl
 8001044:	464e      	mov	r6, r9
 8001046:	b5e0      	push	{r5, r6, r7, lr}
 8001048:	b087      	sub	sp, #28
 800104a:	9200      	str	r2, [sp, #0]
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	030b      	lsls	r3, r1, #12
 8001050:	0b1b      	lsrs	r3, r3, #12
 8001052:	469b      	mov	fp, r3
 8001054:	0fca      	lsrs	r2, r1, #31
 8001056:	004b      	lsls	r3, r1, #1
 8001058:	0004      	movs	r4, r0
 800105a:	4680      	mov	r8, r0
 800105c:	0d5b      	lsrs	r3, r3, #21
 800105e:	9202      	str	r2, [sp, #8]
 8001060:	d100      	bne.n	8001064 <__aeabi_ddiv+0x28>
 8001062:	e16a      	b.n	800133a <__aeabi_ddiv+0x2fe>
 8001064:	4ad4      	ldr	r2, [pc, #848]	@ (80013b8 <__aeabi_ddiv+0x37c>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x30>
 800106a:	e18c      	b.n	8001386 <__aeabi_ddiv+0x34a>
 800106c:	4659      	mov	r1, fp
 800106e:	0f42      	lsrs	r2, r0, #29
 8001070:	00c9      	lsls	r1, r1, #3
 8001072:	430a      	orrs	r2, r1
 8001074:	2180      	movs	r1, #128	@ 0x80
 8001076:	0409      	lsls	r1, r1, #16
 8001078:	4311      	orrs	r1, r2
 800107a:	00c2      	lsls	r2, r0, #3
 800107c:	4690      	mov	r8, r2
 800107e:	4acf      	ldr	r2, [pc, #828]	@ (80013bc <__aeabi_ddiv+0x380>)
 8001080:	4689      	mov	r9, r1
 8001082:	4692      	mov	sl, r2
 8001084:	449a      	add	sl, r3
 8001086:	2300      	movs	r3, #0
 8001088:	2400      	movs	r4, #0
 800108a:	9303      	str	r3, [sp, #12]
 800108c:	9e00      	ldr	r6, [sp, #0]
 800108e:	9f01      	ldr	r7, [sp, #4]
 8001090:	033b      	lsls	r3, r7, #12
 8001092:	0b1b      	lsrs	r3, r3, #12
 8001094:	469b      	mov	fp, r3
 8001096:	007b      	lsls	r3, r7, #1
 8001098:	0030      	movs	r0, r6
 800109a:	0d5b      	lsrs	r3, r3, #21
 800109c:	0ffd      	lsrs	r5, r7, #31
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d100      	bne.n	80010a4 <__aeabi_ddiv+0x68>
 80010a2:	e128      	b.n	80012f6 <__aeabi_ddiv+0x2ba>
 80010a4:	4ac4      	ldr	r2, [pc, #784]	@ (80013b8 <__aeabi_ddiv+0x37c>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d100      	bne.n	80010ac <__aeabi_ddiv+0x70>
 80010aa:	e177      	b.n	800139c <__aeabi_ddiv+0x360>
 80010ac:	4659      	mov	r1, fp
 80010ae:	0f72      	lsrs	r2, r6, #29
 80010b0:	00c9      	lsls	r1, r1, #3
 80010b2:	430a      	orrs	r2, r1
 80010b4:	2180      	movs	r1, #128	@ 0x80
 80010b6:	0409      	lsls	r1, r1, #16
 80010b8:	4311      	orrs	r1, r2
 80010ba:	468b      	mov	fp, r1
 80010bc:	49bf      	ldr	r1, [pc, #764]	@ (80013bc <__aeabi_ddiv+0x380>)
 80010be:	00f2      	lsls	r2, r6, #3
 80010c0:	468c      	mov	ip, r1
 80010c2:	4651      	mov	r1, sl
 80010c4:	4463      	add	r3, ip
 80010c6:	1acb      	subs	r3, r1, r3
 80010c8:	469a      	mov	sl, r3
 80010ca:	2300      	movs	r3, #0
 80010cc:	9e02      	ldr	r6, [sp, #8]
 80010ce:	406e      	eors	r6, r5
 80010d0:	2c0f      	cmp	r4, #15
 80010d2:	d827      	bhi.n	8001124 <__aeabi_ddiv+0xe8>
 80010d4:	49ba      	ldr	r1, [pc, #744]	@ (80013c0 <__aeabi_ddiv+0x384>)
 80010d6:	00a4      	lsls	r4, r4, #2
 80010d8:	5909      	ldr	r1, [r1, r4]
 80010da:	468f      	mov	pc, r1
 80010dc:	46cb      	mov	fp, r9
 80010de:	4642      	mov	r2, r8
 80010e0:	9e02      	ldr	r6, [sp, #8]
 80010e2:	9b03      	ldr	r3, [sp, #12]
 80010e4:	2b02      	cmp	r3, #2
 80010e6:	d016      	beq.n	8001116 <__aeabi_ddiv+0xda>
 80010e8:	2b03      	cmp	r3, #3
 80010ea:	d100      	bne.n	80010ee <__aeabi_ddiv+0xb2>
 80010ec:	e2a6      	b.n	800163c <__aeabi_ddiv+0x600>
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d000      	beq.n	80010f4 <__aeabi_ddiv+0xb8>
 80010f2:	e0df      	b.n	80012b4 <__aeabi_ddiv+0x278>
 80010f4:	2200      	movs	r2, #0
 80010f6:	2300      	movs	r3, #0
 80010f8:	2400      	movs	r4, #0
 80010fa:	4690      	mov	r8, r2
 80010fc:	051b      	lsls	r3, r3, #20
 80010fe:	4323      	orrs	r3, r4
 8001100:	07f6      	lsls	r6, r6, #31
 8001102:	4333      	orrs	r3, r6
 8001104:	4640      	mov	r0, r8
 8001106:	0019      	movs	r1, r3
 8001108:	b007      	add	sp, #28
 800110a:	bcf0      	pop	{r4, r5, r6, r7}
 800110c:	46bb      	mov	fp, r7
 800110e:	46b2      	mov	sl, r6
 8001110:	46a9      	mov	r9, r5
 8001112:	46a0      	mov	r8, r4
 8001114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001116:	2200      	movs	r2, #0
 8001118:	2400      	movs	r4, #0
 800111a:	4690      	mov	r8, r2
 800111c:	4ba6      	ldr	r3, [pc, #664]	@ (80013b8 <__aeabi_ddiv+0x37c>)
 800111e:	e7ed      	b.n	80010fc <__aeabi_ddiv+0xc0>
 8001120:	002e      	movs	r6, r5
 8001122:	e7df      	b.n	80010e4 <__aeabi_ddiv+0xa8>
 8001124:	45cb      	cmp	fp, r9
 8001126:	d200      	bcs.n	800112a <__aeabi_ddiv+0xee>
 8001128:	e1d4      	b.n	80014d4 <__aeabi_ddiv+0x498>
 800112a:	d100      	bne.n	800112e <__aeabi_ddiv+0xf2>
 800112c:	e1cf      	b.n	80014ce <__aeabi_ddiv+0x492>
 800112e:	2301      	movs	r3, #1
 8001130:	425b      	negs	r3, r3
 8001132:	469c      	mov	ip, r3
 8001134:	4644      	mov	r4, r8
 8001136:	4648      	mov	r0, r9
 8001138:	2700      	movs	r7, #0
 800113a:	44e2      	add	sl, ip
 800113c:	465b      	mov	r3, fp
 800113e:	0e15      	lsrs	r5, r2, #24
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	431d      	orrs	r5, r3
 8001144:	0c19      	lsrs	r1, r3, #16
 8001146:	042b      	lsls	r3, r5, #16
 8001148:	0212      	lsls	r2, r2, #8
 800114a:	9500      	str	r5, [sp, #0]
 800114c:	0c1d      	lsrs	r5, r3, #16
 800114e:	4691      	mov	r9, r2
 8001150:	9102      	str	r1, [sp, #8]
 8001152:	9503      	str	r5, [sp, #12]
 8001154:	f7ff f87a 	bl	800024c <__aeabi_uidivmod>
 8001158:	0002      	movs	r2, r0
 800115a:	436a      	muls	r2, r5
 800115c:	040b      	lsls	r3, r1, #16
 800115e:	0c21      	lsrs	r1, r4, #16
 8001160:	4680      	mov	r8, r0
 8001162:	4319      	orrs	r1, r3
 8001164:	428a      	cmp	r2, r1
 8001166:	d909      	bls.n	800117c <__aeabi_ddiv+0x140>
 8001168:	9d00      	ldr	r5, [sp, #0]
 800116a:	2301      	movs	r3, #1
 800116c:	46ac      	mov	ip, r5
 800116e:	425b      	negs	r3, r3
 8001170:	4461      	add	r1, ip
 8001172:	469c      	mov	ip, r3
 8001174:	44e0      	add	r8, ip
 8001176:	428d      	cmp	r5, r1
 8001178:	d800      	bhi.n	800117c <__aeabi_ddiv+0x140>
 800117a:	e1fb      	b.n	8001574 <__aeabi_ddiv+0x538>
 800117c:	1a88      	subs	r0, r1, r2
 800117e:	9902      	ldr	r1, [sp, #8]
 8001180:	f7ff f864 	bl	800024c <__aeabi_uidivmod>
 8001184:	9a03      	ldr	r2, [sp, #12]
 8001186:	0424      	lsls	r4, r4, #16
 8001188:	4342      	muls	r2, r0
 800118a:	0409      	lsls	r1, r1, #16
 800118c:	0c24      	lsrs	r4, r4, #16
 800118e:	0003      	movs	r3, r0
 8001190:	430c      	orrs	r4, r1
 8001192:	42a2      	cmp	r2, r4
 8001194:	d906      	bls.n	80011a4 <__aeabi_ddiv+0x168>
 8001196:	9900      	ldr	r1, [sp, #0]
 8001198:	3b01      	subs	r3, #1
 800119a:	468c      	mov	ip, r1
 800119c:	4464      	add	r4, ip
 800119e:	42a1      	cmp	r1, r4
 80011a0:	d800      	bhi.n	80011a4 <__aeabi_ddiv+0x168>
 80011a2:	e1e1      	b.n	8001568 <__aeabi_ddiv+0x52c>
 80011a4:	1aa0      	subs	r0, r4, r2
 80011a6:	4642      	mov	r2, r8
 80011a8:	0412      	lsls	r2, r2, #16
 80011aa:	431a      	orrs	r2, r3
 80011ac:	4693      	mov	fp, r2
 80011ae:	464b      	mov	r3, r9
 80011b0:	4659      	mov	r1, fp
 80011b2:	0c1b      	lsrs	r3, r3, #16
 80011b4:	001d      	movs	r5, r3
 80011b6:	9304      	str	r3, [sp, #16]
 80011b8:	040b      	lsls	r3, r1, #16
 80011ba:	4649      	mov	r1, r9
 80011bc:	0409      	lsls	r1, r1, #16
 80011be:	0c09      	lsrs	r1, r1, #16
 80011c0:	000c      	movs	r4, r1
 80011c2:	0c1b      	lsrs	r3, r3, #16
 80011c4:	435c      	muls	r4, r3
 80011c6:	0c12      	lsrs	r2, r2, #16
 80011c8:	436b      	muls	r3, r5
 80011ca:	4688      	mov	r8, r1
 80011cc:	4351      	muls	r1, r2
 80011ce:	436a      	muls	r2, r5
 80011d0:	0c25      	lsrs	r5, r4, #16
 80011d2:	46ac      	mov	ip, r5
 80011d4:	185b      	adds	r3, r3, r1
 80011d6:	4463      	add	r3, ip
 80011d8:	4299      	cmp	r1, r3
 80011da:	d903      	bls.n	80011e4 <__aeabi_ddiv+0x1a8>
 80011dc:	2180      	movs	r1, #128	@ 0x80
 80011de:	0249      	lsls	r1, r1, #9
 80011e0:	468c      	mov	ip, r1
 80011e2:	4462      	add	r2, ip
 80011e4:	0c19      	lsrs	r1, r3, #16
 80011e6:	0424      	lsls	r4, r4, #16
 80011e8:	041b      	lsls	r3, r3, #16
 80011ea:	0c24      	lsrs	r4, r4, #16
 80011ec:	188a      	adds	r2, r1, r2
 80011ee:	191c      	adds	r4, r3, r4
 80011f0:	4290      	cmp	r0, r2
 80011f2:	d302      	bcc.n	80011fa <__aeabi_ddiv+0x1be>
 80011f4:	d116      	bne.n	8001224 <__aeabi_ddiv+0x1e8>
 80011f6:	42a7      	cmp	r7, r4
 80011f8:	d214      	bcs.n	8001224 <__aeabi_ddiv+0x1e8>
 80011fa:	465b      	mov	r3, fp
 80011fc:	9d00      	ldr	r5, [sp, #0]
 80011fe:	3b01      	subs	r3, #1
 8001200:	444f      	add	r7, r9
 8001202:	9305      	str	r3, [sp, #20]
 8001204:	454f      	cmp	r7, r9
 8001206:	419b      	sbcs	r3, r3
 8001208:	46ac      	mov	ip, r5
 800120a:	425b      	negs	r3, r3
 800120c:	4463      	add	r3, ip
 800120e:	18c0      	adds	r0, r0, r3
 8001210:	4285      	cmp	r5, r0
 8001212:	d300      	bcc.n	8001216 <__aeabi_ddiv+0x1da>
 8001214:	e1a1      	b.n	800155a <__aeabi_ddiv+0x51e>
 8001216:	4282      	cmp	r2, r0
 8001218:	d900      	bls.n	800121c <__aeabi_ddiv+0x1e0>
 800121a:	e1f6      	b.n	800160a <__aeabi_ddiv+0x5ce>
 800121c:	d100      	bne.n	8001220 <__aeabi_ddiv+0x1e4>
 800121e:	e1f1      	b.n	8001604 <__aeabi_ddiv+0x5c8>
 8001220:	9b05      	ldr	r3, [sp, #20]
 8001222:	469b      	mov	fp, r3
 8001224:	1b3c      	subs	r4, r7, r4
 8001226:	42a7      	cmp	r7, r4
 8001228:	41bf      	sbcs	r7, r7
 800122a:	9d00      	ldr	r5, [sp, #0]
 800122c:	1a80      	subs	r0, r0, r2
 800122e:	427f      	negs	r7, r7
 8001230:	1bc0      	subs	r0, r0, r7
 8001232:	4285      	cmp	r5, r0
 8001234:	d100      	bne.n	8001238 <__aeabi_ddiv+0x1fc>
 8001236:	e1d0      	b.n	80015da <__aeabi_ddiv+0x59e>
 8001238:	9902      	ldr	r1, [sp, #8]
 800123a:	f7ff f807 	bl	800024c <__aeabi_uidivmod>
 800123e:	9a03      	ldr	r2, [sp, #12]
 8001240:	040b      	lsls	r3, r1, #16
 8001242:	4342      	muls	r2, r0
 8001244:	0c21      	lsrs	r1, r4, #16
 8001246:	0007      	movs	r7, r0
 8001248:	4319      	orrs	r1, r3
 800124a:	428a      	cmp	r2, r1
 800124c:	d900      	bls.n	8001250 <__aeabi_ddiv+0x214>
 800124e:	e178      	b.n	8001542 <__aeabi_ddiv+0x506>
 8001250:	1a88      	subs	r0, r1, r2
 8001252:	9902      	ldr	r1, [sp, #8]
 8001254:	f7fe fffa 	bl	800024c <__aeabi_uidivmod>
 8001258:	9a03      	ldr	r2, [sp, #12]
 800125a:	0424      	lsls	r4, r4, #16
 800125c:	4342      	muls	r2, r0
 800125e:	0409      	lsls	r1, r1, #16
 8001260:	0c24      	lsrs	r4, r4, #16
 8001262:	0003      	movs	r3, r0
 8001264:	430c      	orrs	r4, r1
 8001266:	42a2      	cmp	r2, r4
 8001268:	d900      	bls.n	800126c <__aeabi_ddiv+0x230>
 800126a:	e15d      	b.n	8001528 <__aeabi_ddiv+0x4ec>
 800126c:	4641      	mov	r1, r8
 800126e:	1aa4      	subs	r4, r4, r2
 8001270:	043a      	lsls	r2, r7, #16
 8001272:	431a      	orrs	r2, r3
 8001274:	9d04      	ldr	r5, [sp, #16]
 8001276:	0413      	lsls	r3, r2, #16
 8001278:	0c1b      	lsrs	r3, r3, #16
 800127a:	4359      	muls	r1, r3
 800127c:	4647      	mov	r7, r8
 800127e:	436b      	muls	r3, r5
 8001280:	469c      	mov	ip, r3
 8001282:	0c10      	lsrs	r0, r2, #16
 8001284:	4347      	muls	r7, r0
 8001286:	0c0b      	lsrs	r3, r1, #16
 8001288:	44bc      	add	ip, r7
 800128a:	4463      	add	r3, ip
 800128c:	4368      	muls	r0, r5
 800128e:	429f      	cmp	r7, r3
 8001290:	d903      	bls.n	800129a <__aeabi_ddiv+0x25e>
 8001292:	2580      	movs	r5, #128	@ 0x80
 8001294:	026d      	lsls	r5, r5, #9
 8001296:	46ac      	mov	ip, r5
 8001298:	4460      	add	r0, ip
 800129a:	0c1f      	lsrs	r7, r3, #16
 800129c:	0409      	lsls	r1, r1, #16
 800129e:	041b      	lsls	r3, r3, #16
 80012a0:	0c09      	lsrs	r1, r1, #16
 80012a2:	183f      	adds	r7, r7, r0
 80012a4:	185b      	adds	r3, r3, r1
 80012a6:	42bc      	cmp	r4, r7
 80012a8:	d200      	bcs.n	80012ac <__aeabi_ddiv+0x270>
 80012aa:	e102      	b.n	80014b2 <__aeabi_ddiv+0x476>
 80012ac:	d100      	bne.n	80012b0 <__aeabi_ddiv+0x274>
 80012ae:	e0fd      	b.n	80014ac <__aeabi_ddiv+0x470>
 80012b0:	2301      	movs	r3, #1
 80012b2:	431a      	orrs	r2, r3
 80012b4:	4b43      	ldr	r3, [pc, #268]	@ (80013c4 <__aeabi_ddiv+0x388>)
 80012b6:	4453      	add	r3, sl
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	dc00      	bgt.n	80012be <__aeabi_ddiv+0x282>
 80012bc:	e0ae      	b.n	800141c <__aeabi_ddiv+0x3e0>
 80012be:	0751      	lsls	r1, r2, #29
 80012c0:	d000      	beq.n	80012c4 <__aeabi_ddiv+0x288>
 80012c2:	e198      	b.n	80015f6 <__aeabi_ddiv+0x5ba>
 80012c4:	4659      	mov	r1, fp
 80012c6:	01c9      	lsls	r1, r1, #7
 80012c8:	d506      	bpl.n	80012d8 <__aeabi_ddiv+0x29c>
 80012ca:	4659      	mov	r1, fp
 80012cc:	4b3e      	ldr	r3, [pc, #248]	@ (80013c8 <__aeabi_ddiv+0x38c>)
 80012ce:	4019      	ands	r1, r3
 80012d0:	2380      	movs	r3, #128	@ 0x80
 80012d2:	468b      	mov	fp, r1
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	4453      	add	r3, sl
 80012d8:	493c      	ldr	r1, [pc, #240]	@ (80013cc <__aeabi_ddiv+0x390>)
 80012da:	428b      	cmp	r3, r1
 80012dc:	dd00      	ble.n	80012e0 <__aeabi_ddiv+0x2a4>
 80012de:	e71a      	b.n	8001116 <__aeabi_ddiv+0xda>
 80012e0:	4659      	mov	r1, fp
 80012e2:	08d2      	lsrs	r2, r2, #3
 80012e4:	0749      	lsls	r1, r1, #29
 80012e6:	4311      	orrs	r1, r2
 80012e8:	465a      	mov	r2, fp
 80012ea:	055b      	lsls	r3, r3, #21
 80012ec:	0254      	lsls	r4, r2, #9
 80012ee:	4688      	mov	r8, r1
 80012f0:	0b24      	lsrs	r4, r4, #12
 80012f2:	0d5b      	lsrs	r3, r3, #21
 80012f4:	e702      	b.n	80010fc <__aeabi_ddiv+0xc0>
 80012f6:	465a      	mov	r2, fp
 80012f8:	9b00      	ldr	r3, [sp, #0]
 80012fa:	431a      	orrs	r2, r3
 80012fc:	d100      	bne.n	8001300 <__aeabi_ddiv+0x2c4>
 80012fe:	e07e      	b.n	80013fe <__aeabi_ddiv+0x3c2>
 8001300:	465b      	mov	r3, fp
 8001302:	2b00      	cmp	r3, #0
 8001304:	d100      	bne.n	8001308 <__aeabi_ddiv+0x2cc>
 8001306:	e100      	b.n	800150a <__aeabi_ddiv+0x4ce>
 8001308:	4658      	mov	r0, fp
 800130a:	f001 fabb 	bl	8002884 <__clzsi2>
 800130e:	0002      	movs	r2, r0
 8001310:	0003      	movs	r3, r0
 8001312:	3a0b      	subs	r2, #11
 8001314:	271d      	movs	r7, #29
 8001316:	9e00      	ldr	r6, [sp, #0]
 8001318:	1aba      	subs	r2, r7, r2
 800131a:	0019      	movs	r1, r3
 800131c:	4658      	mov	r0, fp
 800131e:	40d6      	lsrs	r6, r2
 8001320:	3908      	subs	r1, #8
 8001322:	4088      	lsls	r0, r1
 8001324:	0032      	movs	r2, r6
 8001326:	4302      	orrs	r2, r0
 8001328:	4693      	mov	fp, r2
 800132a:	9a00      	ldr	r2, [sp, #0]
 800132c:	408a      	lsls	r2, r1
 800132e:	4928      	ldr	r1, [pc, #160]	@ (80013d0 <__aeabi_ddiv+0x394>)
 8001330:	4453      	add	r3, sl
 8001332:	468a      	mov	sl, r1
 8001334:	449a      	add	sl, r3
 8001336:	2300      	movs	r3, #0
 8001338:	e6c8      	b.n	80010cc <__aeabi_ddiv+0x90>
 800133a:	465b      	mov	r3, fp
 800133c:	4303      	orrs	r3, r0
 800133e:	4699      	mov	r9, r3
 8001340:	d056      	beq.n	80013f0 <__aeabi_ddiv+0x3b4>
 8001342:	465b      	mov	r3, fp
 8001344:	2b00      	cmp	r3, #0
 8001346:	d100      	bne.n	800134a <__aeabi_ddiv+0x30e>
 8001348:	e0cd      	b.n	80014e6 <__aeabi_ddiv+0x4aa>
 800134a:	4658      	mov	r0, fp
 800134c:	f001 fa9a 	bl	8002884 <__clzsi2>
 8001350:	230b      	movs	r3, #11
 8001352:	425b      	negs	r3, r3
 8001354:	469c      	mov	ip, r3
 8001356:	0002      	movs	r2, r0
 8001358:	4484      	add	ip, r0
 800135a:	4666      	mov	r6, ip
 800135c:	231d      	movs	r3, #29
 800135e:	1b9b      	subs	r3, r3, r6
 8001360:	0026      	movs	r6, r4
 8001362:	0011      	movs	r1, r2
 8001364:	4658      	mov	r0, fp
 8001366:	40de      	lsrs	r6, r3
 8001368:	3908      	subs	r1, #8
 800136a:	4088      	lsls	r0, r1
 800136c:	0033      	movs	r3, r6
 800136e:	4303      	orrs	r3, r0
 8001370:	4699      	mov	r9, r3
 8001372:	0023      	movs	r3, r4
 8001374:	408b      	lsls	r3, r1
 8001376:	4698      	mov	r8, r3
 8001378:	4b16      	ldr	r3, [pc, #88]	@ (80013d4 <__aeabi_ddiv+0x398>)
 800137a:	2400      	movs	r4, #0
 800137c:	1a9b      	subs	r3, r3, r2
 800137e:	469a      	mov	sl, r3
 8001380:	2300      	movs	r3, #0
 8001382:	9303      	str	r3, [sp, #12]
 8001384:	e682      	b.n	800108c <__aeabi_ddiv+0x50>
 8001386:	465a      	mov	r2, fp
 8001388:	4302      	orrs	r2, r0
 800138a:	4691      	mov	r9, r2
 800138c:	d12a      	bne.n	80013e4 <__aeabi_ddiv+0x3a8>
 800138e:	2200      	movs	r2, #0
 8001390:	469a      	mov	sl, r3
 8001392:	2302      	movs	r3, #2
 8001394:	4690      	mov	r8, r2
 8001396:	2408      	movs	r4, #8
 8001398:	9303      	str	r3, [sp, #12]
 800139a:	e677      	b.n	800108c <__aeabi_ddiv+0x50>
 800139c:	465a      	mov	r2, fp
 800139e:	9b00      	ldr	r3, [sp, #0]
 80013a0:	431a      	orrs	r2, r3
 80013a2:	4b0d      	ldr	r3, [pc, #52]	@ (80013d8 <__aeabi_ddiv+0x39c>)
 80013a4:	469c      	mov	ip, r3
 80013a6:	44e2      	add	sl, ip
 80013a8:	2a00      	cmp	r2, #0
 80013aa:	d117      	bne.n	80013dc <__aeabi_ddiv+0x3a0>
 80013ac:	2302      	movs	r3, #2
 80013ae:	431c      	orrs	r4, r3
 80013b0:	2300      	movs	r3, #0
 80013b2:	469b      	mov	fp, r3
 80013b4:	3302      	adds	r3, #2
 80013b6:	e689      	b.n	80010cc <__aeabi_ddiv+0x90>
 80013b8:	000007ff 	.word	0x000007ff
 80013bc:	fffffc01 	.word	0xfffffc01
 80013c0:	0800cdc0 	.word	0x0800cdc0
 80013c4:	000003ff 	.word	0x000003ff
 80013c8:	feffffff 	.word	0xfeffffff
 80013cc:	000007fe 	.word	0x000007fe
 80013d0:	000003f3 	.word	0x000003f3
 80013d4:	fffffc0d 	.word	0xfffffc0d
 80013d8:	fffff801 	.word	0xfffff801
 80013dc:	2303      	movs	r3, #3
 80013de:	0032      	movs	r2, r6
 80013e0:	431c      	orrs	r4, r3
 80013e2:	e673      	b.n	80010cc <__aeabi_ddiv+0x90>
 80013e4:	469a      	mov	sl, r3
 80013e6:	2303      	movs	r3, #3
 80013e8:	46d9      	mov	r9, fp
 80013ea:	240c      	movs	r4, #12
 80013ec:	9303      	str	r3, [sp, #12]
 80013ee:	e64d      	b.n	800108c <__aeabi_ddiv+0x50>
 80013f0:	2300      	movs	r3, #0
 80013f2:	4698      	mov	r8, r3
 80013f4:	469a      	mov	sl, r3
 80013f6:	3301      	adds	r3, #1
 80013f8:	2404      	movs	r4, #4
 80013fa:	9303      	str	r3, [sp, #12]
 80013fc:	e646      	b.n	800108c <__aeabi_ddiv+0x50>
 80013fe:	2301      	movs	r3, #1
 8001400:	431c      	orrs	r4, r3
 8001402:	2300      	movs	r3, #0
 8001404:	469b      	mov	fp, r3
 8001406:	3301      	adds	r3, #1
 8001408:	e660      	b.n	80010cc <__aeabi_ddiv+0x90>
 800140a:	2300      	movs	r3, #0
 800140c:	2480      	movs	r4, #128	@ 0x80
 800140e:	4698      	mov	r8, r3
 8001410:	2600      	movs	r6, #0
 8001412:	4b92      	ldr	r3, [pc, #584]	@ (800165c <__aeabi_ddiv+0x620>)
 8001414:	0324      	lsls	r4, r4, #12
 8001416:	e671      	b.n	80010fc <__aeabi_ddiv+0xc0>
 8001418:	2201      	movs	r2, #1
 800141a:	4252      	negs	r2, r2
 800141c:	2101      	movs	r1, #1
 800141e:	1ac9      	subs	r1, r1, r3
 8001420:	2938      	cmp	r1, #56	@ 0x38
 8001422:	dd00      	ble.n	8001426 <__aeabi_ddiv+0x3ea>
 8001424:	e666      	b.n	80010f4 <__aeabi_ddiv+0xb8>
 8001426:	291f      	cmp	r1, #31
 8001428:	dc00      	bgt.n	800142c <__aeabi_ddiv+0x3f0>
 800142a:	e0ab      	b.n	8001584 <__aeabi_ddiv+0x548>
 800142c:	201f      	movs	r0, #31
 800142e:	4240      	negs	r0, r0
 8001430:	1ac3      	subs	r3, r0, r3
 8001432:	4658      	mov	r0, fp
 8001434:	40d8      	lsrs	r0, r3
 8001436:	0003      	movs	r3, r0
 8001438:	2920      	cmp	r1, #32
 800143a:	d004      	beq.n	8001446 <__aeabi_ddiv+0x40a>
 800143c:	4658      	mov	r0, fp
 800143e:	4988      	ldr	r1, [pc, #544]	@ (8001660 <__aeabi_ddiv+0x624>)
 8001440:	4451      	add	r1, sl
 8001442:	4088      	lsls	r0, r1
 8001444:	4302      	orrs	r2, r0
 8001446:	1e51      	subs	r1, r2, #1
 8001448:	418a      	sbcs	r2, r1
 800144a:	431a      	orrs	r2, r3
 800144c:	2307      	movs	r3, #7
 800144e:	0019      	movs	r1, r3
 8001450:	2400      	movs	r4, #0
 8001452:	4011      	ands	r1, r2
 8001454:	4213      	tst	r3, r2
 8001456:	d00c      	beq.n	8001472 <__aeabi_ddiv+0x436>
 8001458:	230f      	movs	r3, #15
 800145a:	4013      	ands	r3, r2
 800145c:	2b04      	cmp	r3, #4
 800145e:	d100      	bne.n	8001462 <__aeabi_ddiv+0x426>
 8001460:	e0f9      	b.n	8001656 <__aeabi_ddiv+0x61a>
 8001462:	1d11      	adds	r1, r2, #4
 8001464:	4291      	cmp	r1, r2
 8001466:	419b      	sbcs	r3, r3
 8001468:	000a      	movs	r2, r1
 800146a:	425b      	negs	r3, r3
 800146c:	0759      	lsls	r1, r3, #29
 800146e:	025b      	lsls	r3, r3, #9
 8001470:	0b1c      	lsrs	r4, r3, #12
 8001472:	08d2      	lsrs	r2, r2, #3
 8001474:	430a      	orrs	r2, r1
 8001476:	4690      	mov	r8, r2
 8001478:	2300      	movs	r3, #0
 800147a:	e63f      	b.n	80010fc <__aeabi_ddiv+0xc0>
 800147c:	2480      	movs	r4, #128	@ 0x80
 800147e:	464b      	mov	r3, r9
 8001480:	0324      	lsls	r4, r4, #12
 8001482:	4223      	tst	r3, r4
 8001484:	d009      	beq.n	800149a <__aeabi_ddiv+0x45e>
 8001486:	465b      	mov	r3, fp
 8001488:	4223      	tst	r3, r4
 800148a:	d106      	bne.n	800149a <__aeabi_ddiv+0x45e>
 800148c:	431c      	orrs	r4, r3
 800148e:	0324      	lsls	r4, r4, #12
 8001490:	002e      	movs	r6, r5
 8001492:	4690      	mov	r8, r2
 8001494:	4b71      	ldr	r3, [pc, #452]	@ (800165c <__aeabi_ddiv+0x620>)
 8001496:	0b24      	lsrs	r4, r4, #12
 8001498:	e630      	b.n	80010fc <__aeabi_ddiv+0xc0>
 800149a:	2480      	movs	r4, #128	@ 0x80
 800149c:	464b      	mov	r3, r9
 800149e:	0324      	lsls	r4, r4, #12
 80014a0:	431c      	orrs	r4, r3
 80014a2:	0324      	lsls	r4, r4, #12
 80014a4:	9e02      	ldr	r6, [sp, #8]
 80014a6:	4b6d      	ldr	r3, [pc, #436]	@ (800165c <__aeabi_ddiv+0x620>)
 80014a8:	0b24      	lsrs	r4, r4, #12
 80014aa:	e627      	b.n	80010fc <__aeabi_ddiv+0xc0>
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d100      	bne.n	80014b2 <__aeabi_ddiv+0x476>
 80014b0:	e700      	b.n	80012b4 <__aeabi_ddiv+0x278>
 80014b2:	9800      	ldr	r0, [sp, #0]
 80014b4:	1e51      	subs	r1, r2, #1
 80014b6:	4684      	mov	ip, r0
 80014b8:	4464      	add	r4, ip
 80014ba:	4284      	cmp	r4, r0
 80014bc:	d200      	bcs.n	80014c0 <__aeabi_ddiv+0x484>
 80014be:	e084      	b.n	80015ca <__aeabi_ddiv+0x58e>
 80014c0:	42bc      	cmp	r4, r7
 80014c2:	d200      	bcs.n	80014c6 <__aeabi_ddiv+0x48a>
 80014c4:	e0ae      	b.n	8001624 <__aeabi_ddiv+0x5e8>
 80014c6:	d100      	bne.n	80014ca <__aeabi_ddiv+0x48e>
 80014c8:	e0c1      	b.n	800164e <__aeabi_ddiv+0x612>
 80014ca:	000a      	movs	r2, r1
 80014cc:	e6f0      	b.n	80012b0 <__aeabi_ddiv+0x274>
 80014ce:	4542      	cmp	r2, r8
 80014d0:	d900      	bls.n	80014d4 <__aeabi_ddiv+0x498>
 80014d2:	e62c      	b.n	800112e <__aeabi_ddiv+0xf2>
 80014d4:	464b      	mov	r3, r9
 80014d6:	07dc      	lsls	r4, r3, #31
 80014d8:	0858      	lsrs	r0, r3, #1
 80014da:	4643      	mov	r3, r8
 80014dc:	085b      	lsrs	r3, r3, #1
 80014de:	431c      	orrs	r4, r3
 80014e0:	4643      	mov	r3, r8
 80014e2:	07df      	lsls	r7, r3, #31
 80014e4:	e62a      	b.n	800113c <__aeabi_ddiv+0x100>
 80014e6:	f001 f9cd 	bl	8002884 <__clzsi2>
 80014ea:	2315      	movs	r3, #21
 80014ec:	469c      	mov	ip, r3
 80014ee:	4484      	add	ip, r0
 80014f0:	0002      	movs	r2, r0
 80014f2:	4663      	mov	r3, ip
 80014f4:	3220      	adds	r2, #32
 80014f6:	2b1c      	cmp	r3, #28
 80014f8:	dc00      	bgt.n	80014fc <__aeabi_ddiv+0x4c0>
 80014fa:	e72e      	b.n	800135a <__aeabi_ddiv+0x31e>
 80014fc:	0023      	movs	r3, r4
 80014fe:	3808      	subs	r0, #8
 8001500:	4083      	lsls	r3, r0
 8001502:	4699      	mov	r9, r3
 8001504:	2300      	movs	r3, #0
 8001506:	4698      	mov	r8, r3
 8001508:	e736      	b.n	8001378 <__aeabi_ddiv+0x33c>
 800150a:	f001 f9bb 	bl	8002884 <__clzsi2>
 800150e:	0002      	movs	r2, r0
 8001510:	0003      	movs	r3, r0
 8001512:	3215      	adds	r2, #21
 8001514:	3320      	adds	r3, #32
 8001516:	2a1c      	cmp	r2, #28
 8001518:	dc00      	bgt.n	800151c <__aeabi_ddiv+0x4e0>
 800151a:	e6fb      	b.n	8001314 <__aeabi_ddiv+0x2d8>
 800151c:	9900      	ldr	r1, [sp, #0]
 800151e:	3808      	subs	r0, #8
 8001520:	4081      	lsls	r1, r0
 8001522:	2200      	movs	r2, #0
 8001524:	468b      	mov	fp, r1
 8001526:	e702      	b.n	800132e <__aeabi_ddiv+0x2f2>
 8001528:	9900      	ldr	r1, [sp, #0]
 800152a:	3b01      	subs	r3, #1
 800152c:	468c      	mov	ip, r1
 800152e:	4464      	add	r4, ip
 8001530:	42a1      	cmp	r1, r4
 8001532:	d900      	bls.n	8001536 <__aeabi_ddiv+0x4fa>
 8001534:	e69a      	b.n	800126c <__aeabi_ddiv+0x230>
 8001536:	42a2      	cmp	r2, r4
 8001538:	d800      	bhi.n	800153c <__aeabi_ddiv+0x500>
 800153a:	e697      	b.n	800126c <__aeabi_ddiv+0x230>
 800153c:	1e83      	subs	r3, r0, #2
 800153e:	4464      	add	r4, ip
 8001540:	e694      	b.n	800126c <__aeabi_ddiv+0x230>
 8001542:	46ac      	mov	ip, r5
 8001544:	4461      	add	r1, ip
 8001546:	3f01      	subs	r7, #1
 8001548:	428d      	cmp	r5, r1
 800154a:	d900      	bls.n	800154e <__aeabi_ddiv+0x512>
 800154c:	e680      	b.n	8001250 <__aeabi_ddiv+0x214>
 800154e:	428a      	cmp	r2, r1
 8001550:	d800      	bhi.n	8001554 <__aeabi_ddiv+0x518>
 8001552:	e67d      	b.n	8001250 <__aeabi_ddiv+0x214>
 8001554:	1e87      	subs	r7, r0, #2
 8001556:	4461      	add	r1, ip
 8001558:	e67a      	b.n	8001250 <__aeabi_ddiv+0x214>
 800155a:	4285      	cmp	r5, r0
 800155c:	d000      	beq.n	8001560 <__aeabi_ddiv+0x524>
 800155e:	e65f      	b.n	8001220 <__aeabi_ddiv+0x1e4>
 8001560:	45b9      	cmp	r9, r7
 8001562:	d900      	bls.n	8001566 <__aeabi_ddiv+0x52a>
 8001564:	e65c      	b.n	8001220 <__aeabi_ddiv+0x1e4>
 8001566:	e656      	b.n	8001216 <__aeabi_ddiv+0x1da>
 8001568:	42a2      	cmp	r2, r4
 800156a:	d800      	bhi.n	800156e <__aeabi_ddiv+0x532>
 800156c:	e61a      	b.n	80011a4 <__aeabi_ddiv+0x168>
 800156e:	1e83      	subs	r3, r0, #2
 8001570:	4464      	add	r4, ip
 8001572:	e617      	b.n	80011a4 <__aeabi_ddiv+0x168>
 8001574:	428a      	cmp	r2, r1
 8001576:	d800      	bhi.n	800157a <__aeabi_ddiv+0x53e>
 8001578:	e600      	b.n	800117c <__aeabi_ddiv+0x140>
 800157a:	46ac      	mov	ip, r5
 800157c:	1e83      	subs	r3, r0, #2
 800157e:	4698      	mov	r8, r3
 8001580:	4461      	add	r1, ip
 8001582:	e5fb      	b.n	800117c <__aeabi_ddiv+0x140>
 8001584:	4837      	ldr	r0, [pc, #220]	@ (8001664 <__aeabi_ddiv+0x628>)
 8001586:	0014      	movs	r4, r2
 8001588:	4450      	add	r0, sl
 800158a:	4082      	lsls	r2, r0
 800158c:	465b      	mov	r3, fp
 800158e:	0017      	movs	r7, r2
 8001590:	4083      	lsls	r3, r0
 8001592:	40cc      	lsrs	r4, r1
 8001594:	1e7a      	subs	r2, r7, #1
 8001596:	4197      	sbcs	r7, r2
 8001598:	4323      	orrs	r3, r4
 800159a:	433b      	orrs	r3, r7
 800159c:	001a      	movs	r2, r3
 800159e:	465b      	mov	r3, fp
 80015a0:	40cb      	lsrs	r3, r1
 80015a2:	0751      	lsls	r1, r2, #29
 80015a4:	d009      	beq.n	80015ba <__aeabi_ddiv+0x57e>
 80015a6:	210f      	movs	r1, #15
 80015a8:	4011      	ands	r1, r2
 80015aa:	2904      	cmp	r1, #4
 80015ac:	d005      	beq.n	80015ba <__aeabi_ddiv+0x57e>
 80015ae:	1d11      	adds	r1, r2, #4
 80015b0:	4291      	cmp	r1, r2
 80015b2:	4192      	sbcs	r2, r2
 80015b4:	4252      	negs	r2, r2
 80015b6:	189b      	adds	r3, r3, r2
 80015b8:	000a      	movs	r2, r1
 80015ba:	0219      	lsls	r1, r3, #8
 80015bc:	d400      	bmi.n	80015c0 <__aeabi_ddiv+0x584>
 80015be:	e755      	b.n	800146c <__aeabi_ddiv+0x430>
 80015c0:	2200      	movs	r2, #0
 80015c2:	2301      	movs	r3, #1
 80015c4:	2400      	movs	r4, #0
 80015c6:	4690      	mov	r8, r2
 80015c8:	e598      	b.n	80010fc <__aeabi_ddiv+0xc0>
 80015ca:	000a      	movs	r2, r1
 80015cc:	42bc      	cmp	r4, r7
 80015ce:	d000      	beq.n	80015d2 <__aeabi_ddiv+0x596>
 80015d0:	e66e      	b.n	80012b0 <__aeabi_ddiv+0x274>
 80015d2:	454b      	cmp	r3, r9
 80015d4:	d000      	beq.n	80015d8 <__aeabi_ddiv+0x59c>
 80015d6:	e66b      	b.n	80012b0 <__aeabi_ddiv+0x274>
 80015d8:	e66c      	b.n	80012b4 <__aeabi_ddiv+0x278>
 80015da:	4b23      	ldr	r3, [pc, #140]	@ (8001668 <__aeabi_ddiv+0x62c>)
 80015dc:	4a23      	ldr	r2, [pc, #140]	@ (800166c <__aeabi_ddiv+0x630>)
 80015de:	4453      	add	r3, sl
 80015e0:	4592      	cmp	sl, r2
 80015e2:	da00      	bge.n	80015e6 <__aeabi_ddiv+0x5aa>
 80015e4:	e718      	b.n	8001418 <__aeabi_ddiv+0x3dc>
 80015e6:	2101      	movs	r1, #1
 80015e8:	4249      	negs	r1, r1
 80015ea:	1d0a      	adds	r2, r1, #4
 80015ec:	428a      	cmp	r2, r1
 80015ee:	4189      	sbcs	r1, r1
 80015f0:	4249      	negs	r1, r1
 80015f2:	448b      	add	fp, r1
 80015f4:	e666      	b.n	80012c4 <__aeabi_ddiv+0x288>
 80015f6:	210f      	movs	r1, #15
 80015f8:	4011      	ands	r1, r2
 80015fa:	2904      	cmp	r1, #4
 80015fc:	d100      	bne.n	8001600 <__aeabi_ddiv+0x5c4>
 80015fe:	e661      	b.n	80012c4 <__aeabi_ddiv+0x288>
 8001600:	0011      	movs	r1, r2
 8001602:	e7f2      	b.n	80015ea <__aeabi_ddiv+0x5ae>
 8001604:	42bc      	cmp	r4, r7
 8001606:	d800      	bhi.n	800160a <__aeabi_ddiv+0x5ce>
 8001608:	e60a      	b.n	8001220 <__aeabi_ddiv+0x1e4>
 800160a:	2302      	movs	r3, #2
 800160c:	425b      	negs	r3, r3
 800160e:	469c      	mov	ip, r3
 8001610:	9900      	ldr	r1, [sp, #0]
 8001612:	444f      	add	r7, r9
 8001614:	454f      	cmp	r7, r9
 8001616:	419b      	sbcs	r3, r3
 8001618:	44e3      	add	fp, ip
 800161a:	468c      	mov	ip, r1
 800161c:	425b      	negs	r3, r3
 800161e:	4463      	add	r3, ip
 8001620:	18c0      	adds	r0, r0, r3
 8001622:	e5ff      	b.n	8001224 <__aeabi_ddiv+0x1e8>
 8001624:	4649      	mov	r1, r9
 8001626:	9d00      	ldr	r5, [sp, #0]
 8001628:	0048      	lsls	r0, r1, #1
 800162a:	4548      	cmp	r0, r9
 800162c:	4189      	sbcs	r1, r1
 800162e:	46ac      	mov	ip, r5
 8001630:	4249      	negs	r1, r1
 8001632:	4461      	add	r1, ip
 8001634:	4681      	mov	r9, r0
 8001636:	3a02      	subs	r2, #2
 8001638:	1864      	adds	r4, r4, r1
 800163a:	e7c7      	b.n	80015cc <__aeabi_ddiv+0x590>
 800163c:	2480      	movs	r4, #128	@ 0x80
 800163e:	465b      	mov	r3, fp
 8001640:	0324      	lsls	r4, r4, #12
 8001642:	431c      	orrs	r4, r3
 8001644:	0324      	lsls	r4, r4, #12
 8001646:	4690      	mov	r8, r2
 8001648:	4b04      	ldr	r3, [pc, #16]	@ (800165c <__aeabi_ddiv+0x620>)
 800164a:	0b24      	lsrs	r4, r4, #12
 800164c:	e556      	b.n	80010fc <__aeabi_ddiv+0xc0>
 800164e:	4599      	cmp	r9, r3
 8001650:	d3e8      	bcc.n	8001624 <__aeabi_ddiv+0x5e8>
 8001652:	000a      	movs	r2, r1
 8001654:	e7bd      	b.n	80015d2 <__aeabi_ddiv+0x596>
 8001656:	2300      	movs	r3, #0
 8001658:	e708      	b.n	800146c <__aeabi_ddiv+0x430>
 800165a:	46c0      	nop			@ (mov r8, r8)
 800165c:	000007ff 	.word	0x000007ff
 8001660:	0000043e 	.word	0x0000043e
 8001664:	0000041e 	.word	0x0000041e
 8001668:	000003ff 	.word	0x000003ff
 800166c:	fffffc02 	.word	0xfffffc02

08001670 <__eqdf2>:
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	4657      	mov	r7, sl
 8001674:	46de      	mov	lr, fp
 8001676:	464e      	mov	r6, r9
 8001678:	4645      	mov	r5, r8
 800167a:	b5e0      	push	{r5, r6, r7, lr}
 800167c:	000d      	movs	r5, r1
 800167e:	0004      	movs	r4, r0
 8001680:	0fe8      	lsrs	r0, r5, #31
 8001682:	4683      	mov	fp, r0
 8001684:	0309      	lsls	r1, r1, #12
 8001686:	0fd8      	lsrs	r0, r3, #31
 8001688:	0b09      	lsrs	r1, r1, #12
 800168a:	4682      	mov	sl, r0
 800168c:	4819      	ldr	r0, [pc, #100]	@ (80016f4 <__eqdf2+0x84>)
 800168e:	468c      	mov	ip, r1
 8001690:	031f      	lsls	r7, r3, #12
 8001692:	0069      	lsls	r1, r5, #1
 8001694:	005e      	lsls	r6, r3, #1
 8001696:	0d49      	lsrs	r1, r1, #21
 8001698:	0b3f      	lsrs	r7, r7, #12
 800169a:	0d76      	lsrs	r6, r6, #21
 800169c:	4281      	cmp	r1, r0
 800169e:	d018      	beq.n	80016d2 <__eqdf2+0x62>
 80016a0:	4286      	cmp	r6, r0
 80016a2:	d00f      	beq.n	80016c4 <__eqdf2+0x54>
 80016a4:	2001      	movs	r0, #1
 80016a6:	42b1      	cmp	r1, r6
 80016a8:	d10d      	bne.n	80016c6 <__eqdf2+0x56>
 80016aa:	45bc      	cmp	ip, r7
 80016ac:	d10b      	bne.n	80016c6 <__eqdf2+0x56>
 80016ae:	4294      	cmp	r4, r2
 80016b0:	d109      	bne.n	80016c6 <__eqdf2+0x56>
 80016b2:	45d3      	cmp	fp, sl
 80016b4:	d01c      	beq.n	80016f0 <__eqdf2+0x80>
 80016b6:	2900      	cmp	r1, #0
 80016b8:	d105      	bne.n	80016c6 <__eqdf2+0x56>
 80016ba:	4660      	mov	r0, ip
 80016bc:	4320      	orrs	r0, r4
 80016be:	1e43      	subs	r3, r0, #1
 80016c0:	4198      	sbcs	r0, r3
 80016c2:	e000      	b.n	80016c6 <__eqdf2+0x56>
 80016c4:	2001      	movs	r0, #1
 80016c6:	bcf0      	pop	{r4, r5, r6, r7}
 80016c8:	46bb      	mov	fp, r7
 80016ca:	46b2      	mov	sl, r6
 80016cc:	46a9      	mov	r9, r5
 80016ce:	46a0      	mov	r8, r4
 80016d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016d2:	2001      	movs	r0, #1
 80016d4:	428e      	cmp	r6, r1
 80016d6:	d1f6      	bne.n	80016c6 <__eqdf2+0x56>
 80016d8:	4661      	mov	r1, ip
 80016da:	4339      	orrs	r1, r7
 80016dc:	000f      	movs	r7, r1
 80016de:	4317      	orrs	r7, r2
 80016e0:	4327      	orrs	r7, r4
 80016e2:	d1f0      	bne.n	80016c6 <__eqdf2+0x56>
 80016e4:	465b      	mov	r3, fp
 80016e6:	4652      	mov	r2, sl
 80016e8:	1a98      	subs	r0, r3, r2
 80016ea:	1e43      	subs	r3, r0, #1
 80016ec:	4198      	sbcs	r0, r3
 80016ee:	e7ea      	b.n	80016c6 <__eqdf2+0x56>
 80016f0:	2000      	movs	r0, #0
 80016f2:	e7e8      	b.n	80016c6 <__eqdf2+0x56>
 80016f4:	000007ff 	.word	0x000007ff

080016f8 <__gedf2>:
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	4657      	mov	r7, sl
 80016fc:	464e      	mov	r6, r9
 80016fe:	4645      	mov	r5, r8
 8001700:	46de      	mov	lr, fp
 8001702:	b5e0      	push	{r5, r6, r7, lr}
 8001704:	000d      	movs	r5, r1
 8001706:	030f      	lsls	r7, r1, #12
 8001708:	0b39      	lsrs	r1, r7, #12
 800170a:	b083      	sub	sp, #12
 800170c:	0004      	movs	r4, r0
 800170e:	4680      	mov	r8, r0
 8001710:	9101      	str	r1, [sp, #4]
 8001712:	0058      	lsls	r0, r3, #1
 8001714:	0fe9      	lsrs	r1, r5, #31
 8001716:	4f31      	ldr	r7, [pc, #196]	@ (80017dc <__gedf2+0xe4>)
 8001718:	0d40      	lsrs	r0, r0, #21
 800171a:	468c      	mov	ip, r1
 800171c:	006e      	lsls	r6, r5, #1
 800171e:	0319      	lsls	r1, r3, #12
 8001720:	4682      	mov	sl, r0
 8001722:	4691      	mov	r9, r2
 8001724:	0d76      	lsrs	r6, r6, #21
 8001726:	0b09      	lsrs	r1, r1, #12
 8001728:	0fd8      	lsrs	r0, r3, #31
 800172a:	42be      	cmp	r6, r7
 800172c:	d01f      	beq.n	800176e <__gedf2+0x76>
 800172e:	45ba      	cmp	sl, r7
 8001730:	d00f      	beq.n	8001752 <__gedf2+0x5a>
 8001732:	2e00      	cmp	r6, #0
 8001734:	d12f      	bne.n	8001796 <__gedf2+0x9e>
 8001736:	4655      	mov	r5, sl
 8001738:	9e01      	ldr	r6, [sp, #4]
 800173a:	4334      	orrs	r4, r6
 800173c:	2d00      	cmp	r5, #0
 800173e:	d127      	bne.n	8001790 <__gedf2+0x98>
 8001740:	430a      	orrs	r2, r1
 8001742:	d03a      	beq.n	80017ba <__gedf2+0xc2>
 8001744:	2c00      	cmp	r4, #0
 8001746:	d145      	bne.n	80017d4 <__gedf2+0xdc>
 8001748:	2800      	cmp	r0, #0
 800174a:	d11a      	bne.n	8001782 <__gedf2+0x8a>
 800174c:	2001      	movs	r0, #1
 800174e:	4240      	negs	r0, r0
 8001750:	e017      	b.n	8001782 <__gedf2+0x8a>
 8001752:	4311      	orrs	r1, r2
 8001754:	d13b      	bne.n	80017ce <__gedf2+0xd6>
 8001756:	2e00      	cmp	r6, #0
 8001758:	d102      	bne.n	8001760 <__gedf2+0x68>
 800175a:	9f01      	ldr	r7, [sp, #4]
 800175c:	4327      	orrs	r7, r4
 800175e:	d0f3      	beq.n	8001748 <__gedf2+0x50>
 8001760:	4584      	cmp	ip, r0
 8001762:	d109      	bne.n	8001778 <__gedf2+0x80>
 8001764:	4663      	mov	r3, ip
 8001766:	2b00      	cmp	r3, #0
 8001768:	d0f0      	beq.n	800174c <__gedf2+0x54>
 800176a:	4660      	mov	r0, ip
 800176c:	e009      	b.n	8001782 <__gedf2+0x8a>
 800176e:	9f01      	ldr	r7, [sp, #4]
 8001770:	4327      	orrs	r7, r4
 8001772:	d12c      	bne.n	80017ce <__gedf2+0xd6>
 8001774:	45b2      	cmp	sl, r6
 8001776:	d024      	beq.n	80017c2 <__gedf2+0xca>
 8001778:	4663      	mov	r3, ip
 800177a:	2002      	movs	r0, #2
 800177c:	3b01      	subs	r3, #1
 800177e:	4018      	ands	r0, r3
 8001780:	3801      	subs	r0, #1
 8001782:	b003      	add	sp, #12
 8001784:	bcf0      	pop	{r4, r5, r6, r7}
 8001786:	46bb      	mov	fp, r7
 8001788:	46b2      	mov	sl, r6
 800178a:	46a9      	mov	r9, r5
 800178c:	46a0      	mov	r8, r4
 800178e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001790:	2c00      	cmp	r4, #0
 8001792:	d0d9      	beq.n	8001748 <__gedf2+0x50>
 8001794:	e7e4      	b.n	8001760 <__gedf2+0x68>
 8001796:	4654      	mov	r4, sl
 8001798:	2c00      	cmp	r4, #0
 800179a:	d0ed      	beq.n	8001778 <__gedf2+0x80>
 800179c:	4584      	cmp	ip, r0
 800179e:	d1eb      	bne.n	8001778 <__gedf2+0x80>
 80017a0:	4556      	cmp	r6, sl
 80017a2:	dce9      	bgt.n	8001778 <__gedf2+0x80>
 80017a4:	dbde      	blt.n	8001764 <__gedf2+0x6c>
 80017a6:	9b01      	ldr	r3, [sp, #4]
 80017a8:	428b      	cmp	r3, r1
 80017aa:	d8e5      	bhi.n	8001778 <__gedf2+0x80>
 80017ac:	d1da      	bne.n	8001764 <__gedf2+0x6c>
 80017ae:	45c8      	cmp	r8, r9
 80017b0:	d8e2      	bhi.n	8001778 <__gedf2+0x80>
 80017b2:	2000      	movs	r0, #0
 80017b4:	45c8      	cmp	r8, r9
 80017b6:	d2e4      	bcs.n	8001782 <__gedf2+0x8a>
 80017b8:	e7d4      	b.n	8001764 <__gedf2+0x6c>
 80017ba:	2000      	movs	r0, #0
 80017bc:	2c00      	cmp	r4, #0
 80017be:	d0e0      	beq.n	8001782 <__gedf2+0x8a>
 80017c0:	e7da      	b.n	8001778 <__gedf2+0x80>
 80017c2:	4311      	orrs	r1, r2
 80017c4:	d103      	bne.n	80017ce <__gedf2+0xd6>
 80017c6:	4584      	cmp	ip, r0
 80017c8:	d1d6      	bne.n	8001778 <__gedf2+0x80>
 80017ca:	2000      	movs	r0, #0
 80017cc:	e7d9      	b.n	8001782 <__gedf2+0x8a>
 80017ce:	2002      	movs	r0, #2
 80017d0:	4240      	negs	r0, r0
 80017d2:	e7d6      	b.n	8001782 <__gedf2+0x8a>
 80017d4:	4584      	cmp	ip, r0
 80017d6:	d0e6      	beq.n	80017a6 <__gedf2+0xae>
 80017d8:	e7ce      	b.n	8001778 <__gedf2+0x80>
 80017da:	46c0      	nop			@ (mov r8, r8)
 80017dc:	000007ff 	.word	0x000007ff

080017e0 <__ledf2>:
 80017e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017e2:	4657      	mov	r7, sl
 80017e4:	464e      	mov	r6, r9
 80017e6:	4645      	mov	r5, r8
 80017e8:	46de      	mov	lr, fp
 80017ea:	b5e0      	push	{r5, r6, r7, lr}
 80017ec:	000d      	movs	r5, r1
 80017ee:	030f      	lsls	r7, r1, #12
 80017f0:	0004      	movs	r4, r0
 80017f2:	4680      	mov	r8, r0
 80017f4:	0fe8      	lsrs	r0, r5, #31
 80017f6:	0b39      	lsrs	r1, r7, #12
 80017f8:	4684      	mov	ip, r0
 80017fa:	b083      	sub	sp, #12
 80017fc:	0058      	lsls	r0, r3, #1
 80017fe:	4f30      	ldr	r7, [pc, #192]	@ (80018c0 <__ledf2+0xe0>)
 8001800:	0d40      	lsrs	r0, r0, #21
 8001802:	9101      	str	r1, [sp, #4]
 8001804:	031e      	lsls	r6, r3, #12
 8001806:	0069      	lsls	r1, r5, #1
 8001808:	4682      	mov	sl, r0
 800180a:	4691      	mov	r9, r2
 800180c:	0d49      	lsrs	r1, r1, #21
 800180e:	0b36      	lsrs	r6, r6, #12
 8001810:	0fd8      	lsrs	r0, r3, #31
 8001812:	42b9      	cmp	r1, r7
 8001814:	d020      	beq.n	8001858 <__ledf2+0x78>
 8001816:	45ba      	cmp	sl, r7
 8001818:	d00f      	beq.n	800183a <__ledf2+0x5a>
 800181a:	2900      	cmp	r1, #0
 800181c:	d12b      	bne.n	8001876 <__ledf2+0x96>
 800181e:	9901      	ldr	r1, [sp, #4]
 8001820:	430c      	orrs	r4, r1
 8001822:	4651      	mov	r1, sl
 8001824:	2900      	cmp	r1, #0
 8001826:	d137      	bne.n	8001898 <__ledf2+0xb8>
 8001828:	4332      	orrs	r2, r6
 800182a:	d038      	beq.n	800189e <__ledf2+0xbe>
 800182c:	2c00      	cmp	r4, #0
 800182e:	d144      	bne.n	80018ba <__ledf2+0xda>
 8001830:	2800      	cmp	r0, #0
 8001832:	d119      	bne.n	8001868 <__ledf2+0x88>
 8001834:	2001      	movs	r0, #1
 8001836:	4240      	negs	r0, r0
 8001838:	e016      	b.n	8001868 <__ledf2+0x88>
 800183a:	4316      	orrs	r6, r2
 800183c:	d113      	bne.n	8001866 <__ledf2+0x86>
 800183e:	2900      	cmp	r1, #0
 8001840:	d102      	bne.n	8001848 <__ledf2+0x68>
 8001842:	9f01      	ldr	r7, [sp, #4]
 8001844:	4327      	orrs	r7, r4
 8001846:	d0f3      	beq.n	8001830 <__ledf2+0x50>
 8001848:	4584      	cmp	ip, r0
 800184a:	d020      	beq.n	800188e <__ledf2+0xae>
 800184c:	4663      	mov	r3, ip
 800184e:	2002      	movs	r0, #2
 8001850:	3b01      	subs	r3, #1
 8001852:	4018      	ands	r0, r3
 8001854:	3801      	subs	r0, #1
 8001856:	e007      	b.n	8001868 <__ledf2+0x88>
 8001858:	9f01      	ldr	r7, [sp, #4]
 800185a:	4327      	orrs	r7, r4
 800185c:	d103      	bne.n	8001866 <__ledf2+0x86>
 800185e:	458a      	cmp	sl, r1
 8001860:	d1f4      	bne.n	800184c <__ledf2+0x6c>
 8001862:	4316      	orrs	r6, r2
 8001864:	d01f      	beq.n	80018a6 <__ledf2+0xc6>
 8001866:	2002      	movs	r0, #2
 8001868:	b003      	add	sp, #12
 800186a:	bcf0      	pop	{r4, r5, r6, r7}
 800186c:	46bb      	mov	fp, r7
 800186e:	46b2      	mov	sl, r6
 8001870:	46a9      	mov	r9, r5
 8001872:	46a0      	mov	r8, r4
 8001874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001876:	4654      	mov	r4, sl
 8001878:	2c00      	cmp	r4, #0
 800187a:	d0e7      	beq.n	800184c <__ledf2+0x6c>
 800187c:	4584      	cmp	ip, r0
 800187e:	d1e5      	bne.n	800184c <__ledf2+0x6c>
 8001880:	4551      	cmp	r1, sl
 8001882:	dce3      	bgt.n	800184c <__ledf2+0x6c>
 8001884:	db03      	blt.n	800188e <__ledf2+0xae>
 8001886:	9b01      	ldr	r3, [sp, #4]
 8001888:	42b3      	cmp	r3, r6
 800188a:	d8df      	bhi.n	800184c <__ledf2+0x6c>
 800188c:	d00f      	beq.n	80018ae <__ledf2+0xce>
 800188e:	4663      	mov	r3, ip
 8001890:	2b00      	cmp	r3, #0
 8001892:	d0cf      	beq.n	8001834 <__ledf2+0x54>
 8001894:	4660      	mov	r0, ip
 8001896:	e7e7      	b.n	8001868 <__ledf2+0x88>
 8001898:	2c00      	cmp	r4, #0
 800189a:	d0c9      	beq.n	8001830 <__ledf2+0x50>
 800189c:	e7d4      	b.n	8001848 <__ledf2+0x68>
 800189e:	2000      	movs	r0, #0
 80018a0:	2c00      	cmp	r4, #0
 80018a2:	d0e1      	beq.n	8001868 <__ledf2+0x88>
 80018a4:	e7d2      	b.n	800184c <__ledf2+0x6c>
 80018a6:	4584      	cmp	ip, r0
 80018a8:	d1d0      	bne.n	800184c <__ledf2+0x6c>
 80018aa:	2000      	movs	r0, #0
 80018ac:	e7dc      	b.n	8001868 <__ledf2+0x88>
 80018ae:	45c8      	cmp	r8, r9
 80018b0:	d8cc      	bhi.n	800184c <__ledf2+0x6c>
 80018b2:	2000      	movs	r0, #0
 80018b4:	45c8      	cmp	r8, r9
 80018b6:	d2d7      	bcs.n	8001868 <__ledf2+0x88>
 80018b8:	e7e9      	b.n	800188e <__ledf2+0xae>
 80018ba:	4584      	cmp	ip, r0
 80018bc:	d0e3      	beq.n	8001886 <__ledf2+0xa6>
 80018be:	e7c5      	b.n	800184c <__ledf2+0x6c>
 80018c0:	000007ff 	.word	0x000007ff

080018c4 <__aeabi_dmul>:
 80018c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018c6:	4657      	mov	r7, sl
 80018c8:	46de      	mov	lr, fp
 80018ca:	464e      	mov	r6, r9
 80018cc:	4645      	mov	r5, r8
 80018ce:	b5e0      	push	{r5, r6, r7, lr}
 80018d0:	001f      	movs	r7, r3
 80018d2:	030b      	lsls	r3, r1, #12
 80018d4:	0b1b      	lsrs	r3, r3, #12
 80018d6:	0016      	movs	r6, r2
 80018d8:	469a      	mov	sl, r3
 80018da:	0fca      	lsrs	r2, r1, #31
 80018dc:	004b      	lsls	r3, r1, #1
 80018de:	0004      	movs	r4, r0
 80018e0:	4693      	mov	fp, r2
 80018e2:	b087      	sub	sp, #28
 80018e4:	0d5b      	lsrs	r3, r3, #21
 80018e6:	d100      	bne.n	80018ea <__aeabi_dmul+0x26>
 80018e8:	e0d5      	b.n	8001a96 <__aeabi_dmul+0x1d2>
 80018ea:	4abb      	ldr	r2, [pc, #748]	@ (8001bd8 <__aeabi_dmul+0x314>)
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d100      	bne.n	80018f2 <__aeabi_dmul+0x2e>
 80018f0:	e0f8      	b.n	8001ae4 <__aeabi_dmul+0x220>
 80018f2:	4651      	mov	r1, sl
 80018f4:	0f42      	lsrs	r2, r0, #29
 80018f6:	00c9      	lsls	r1, r1, #3
 80018f8:	430a      	orrs	r2, r1
 80018fa:	2180      	movs	r1, #128	@ 0x80
 80018fc:	0409      	lsls	r1, r1, #16
 80018fe:	4311      	orrs	r1, r2
 8001900:	00c2      	lsls	r2, r0, #3
 8001902:	4691      	mov	r9, r2
 8001904:	4ab5      	ldr	r2, [pc, #724]	@ (8001bdc <__aeabi_dmul+0x318>)
 8001906:	468a      	mov	sl, r1
 8001908:	189d      	adds	r5, r3, r2
 800190a:	2300      	movs	r3, #0
 800190c:	4698      	mov	r8, r3
 800190e:	9302      	str	r3, [sp, #8]
 8001910:	033c      	lsls	r4, r7, #12
 8001912:	007b      	lsls	r3, r7, #1
 8001914:	0ffa      	lsrs	r2, r7, #31
 8001916:	0030      	movs	r0, r6
 8001918:	0b24      	lsrs	r4, r4, #12
 800191a:	0d5b      	lsrs	r3, r3, #21
 800191c:	9200      	str	r2, [sp, #0]
 800191e:	d100      	bne.n	8001922 <__aeabi_dmul+0x5e>
 8001920:	e096      	b.n	8001a50 <__aeabi_dmul+0x18c>
 8001922:	4aad      	ldr	r2, [pc, #692]	@ (8001bd8 <__aeabi_dmul+0x314>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d031      	beq.n	800198c <__aeabi_dmul+0xc8>
 8001928:	0f72      	lsrs	r2, r6, #29
 800192a:	00e4      	lsls	r4, r4, #3
 800192c:	4322      	orrs	r2, r4
 800192e:	2480      	movs	r4, #128	@ 0x80
 8001930:	0424      	lsls	r4, r4, #16
 8001932:	4314      	orrs	r4, r2
 8001934:	4aa9      	ldr	r2, [pc, #676]	@ (8001bdc <__aeabi_dmul+0x318>)
 8001936:	00f0      	lsls	r0, r6, #3
 8001938:	4694      	mov	ip, r2
 800193a:	4463      	add	r3, ip
 800193c:	195b      	adds	r3, r3, r5
 800193e:	1c5a      	adds	r2, r3, #1
 8001940:	9201      	str	r2, [sp, #4]
 8001942:	4642      	mov	r2, r8
 8001944:	2600      	movs	r6, #0
 8001946:	2a0a      	cmp	r2, #10
 8001948:	dc42      	bgt.n	80019d0 <__aeabi_dmul+0x10c>
 800194a:	465a      	mov	r2, fp
 800194c:	9900      	ldr	r1, [sp, #0]
 800194e:	404a      	eors	r2, r1
 8001950:	4693      	mov	fp, r2
 8001952:	4642      	mov	r2, r8
 8001954:	2a02      	cmp	r2, #2
 8001956:	dc32      	bgt.n	80019be <__aeabi_dmul+0xfa>
 8001958:	3a01      	subs	r2, #1
 800195a:	2a01      	cmp	r2, #1
 800195c:	d900      	bls.n	8001960 <__aeabi_dmul+0x9c>
 800195e:	e149      	b.n	8001bf4 <__aeabi_dmul+0x330>
 8001960:	2e02      	cmp	r6, #2
 8001962:	d100      	bne.n	8001966 <__aeabi_dmul+0xa2>
 8001964:	e0ca      	b.n	8001afc <__aeabi_dmul+0x238>
 8001966:	2e01      	cmp	r6, #1
 8001968:	d13d      	bne.n	80019e6 <__aeabi_dmul+0x122>
 800196a:	2300      	movs	r3, #0
 800196c:	2400      	movs	r4, #0
 800196e:	2200      	movs	r2, #0
 8001970:	0010      	movs	r0, r2
 8001972:	465a      	mov	r2, fp
 8001974:	051b      	lsls	r3, r3, #20
 8001976:	4323      	orrs	r3, r4
 8001978:	07d2      	lsls	r2, r2, #31
 800197a:	4313      	orrs	r3, r2
 800197c:	0019      	movs	r1, r3
 800197e:	b007      	add	sp, #28
 8001980:	bcf0      	pop	{r4, r5, r6, r7}
 8001982:	46bb      	mov	fp, r7
 8001984:	46b2      	mov	sl, r6
 8001986:	46a9      	mov	r9, r5
 8001988:	46a0      	mov	r8, r4
 800198a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800198c:	4b92      	ldr	r3, [pc, #584]	@ (8001bd8 <__aeabi_dmul+0x314>)
 800198e:	4326      	orrs	r6, r4
 8001990:	18eb      	adds	r3, r5, r3
 8001992:	2e00      	cmp	r6, #0
 8001994:	d100      	bne.n	8001998 <__aeabi_dmul+0xd4>
 8001996:	e0bb      	b.n	8001b10 <__aeabi_dmul+0x24c>
 8001998:	2203      	movs	r2, #3
 800199a:	4641      	mov	r1, r8
 800199c:	4311      	orrs	r1, r2
 800199e:	465a      	mov	r2, fp
 80019a0:	4688      	mov	r8, r1
 80019a2:	9900      	ldr	r1, [sp, #0]
 80019a4:	404a      	eors	r2, r1
 80019a6:	2180      	movs	r1, #128	@ 0x80
 80019a8:	0109      	lsls	r1, r1, #4
 80019aa:	468c      	mov	ip, r1
 80019ac:	0029      	movs	r1, r5
 80019ae:	4461      	add	r1, ip
 80019b0:	9101      	str	r1, [sp, #4]
 80019b2:	4641      	mov	r1, r8
 80019b4:	290a      	cmp	r1, #10
 80019b6:	dd00      	ble.n	80019ba <__aeabi_dmul+0xf6>
 80019b8:	e233      	b.n	8001e22 <__aeabi_dmul+0x55e>
 80019ba:	4693      	mov	fp, r2
 80019bc:	2603      	movs	r6, #3
 80019be:	4642      	mov	r2, r8
 80019c0:	2701      	movs	r7, #1
 80019c2:	4097      	lsls	r7, r2
 80019c4:	21a6      	movs	r1, #166	@ 0xa6
 80019c6:	003a      	movs	r2, r7
 80019c8:	00c9      	lsls	r1, r1, #3
 80019ca:	400a      	ands	r2, r1
 80019cc:	420f      	tst	r7, r1
 80019ce:	d031      	beq.n	8001a34 <__aeabi_dmul+0x170>
 80019d0:	9e02      	ldr	r6, [sp, #8]
 80019d2:	2e02      	cmp	r6, #2
 80019d4:	d100      	bne.n	80019d8 <__aeabi_dmul+0x114>
 80019d6:	e235      	b.n	8001e44 <__aeabi_dmul+0x580>
 80019d8:	2e03      	cmp	r6, #3
 80019da:	d100      	bne.n	80019de <__aeabi_dmul+0x11a>
 80019dc:	e1d2      	b.n	8001d84 <__aeabi_dmul+0x4c0>
 80019de:	4654      	mov	r4, sl
 80019e0:	4648      	mov	r0, r9
 80019e2:	2e01      	cmp	r6, #1
 80019e4:	d0c1      	beq.n	800196a <__aeabi_dmul+0xa6>
 80019e6:	9a01      	ldr	r2, [sp, #4]
 80019e8:	4b7d      	ldr	r3, [pc, #500]	@ (8001be0 <__aeabi_dmul+0x31c>)
 80019ea:	4694      	mov	ip, r2
 80019ec:	4463      	add	r3, ip
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	dc00      	bgt.n	80019f4 <__aeabi_dmul+0x130>
 80019f2:	e0c0      	b.n	8001b76 <__aeabi_dmul+0x2b2>
 80019f4:	0742      	lsls	r2, r0, #29
 80019f6:	d009      	beq.n	8001a0c <__aeabi_dmul+0x148>
 80019f8:	220f      	movs	r2, #15
 80019fa:	4002      	ands	r2, r0
 80019fc:	2a04      	cmp	r2, #4
 80019fe:	d005      	beq.n	8001a0c <__aeabi_dmul+0x148>
 8001a00:	1d02      	adds	r2, r0, #4
 8001a02:	4282      	cmp	r2, r0
 8001a04:	4180      	sbcs	r0, r0
 8001a06:	4240      	negs	r0, r0
 8001a08:	1824      	adds	r4, r4, r0
 8001a0a:	0010      	movs	r0, r2
 8001a0c:	01e2      	lsls	r2, r4, #7
 8001a0e:	d506      	bpl.n	8001a1e <__aeabi_dmul+0x15a>
 8001a10:	4b74      	ldr	r3, [pc, #464]	@ (8001be4 <__aeabi_dmul+0x320>)
 8001a12:	9a01      	ldr	r2, [sp, #4]
 8001a14:	401c      	ands	r4, r3
 8001a16:	2380      	movs	r3, #128	@ 0x80
 8001a18:	4694      	mov	ip, r2
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	4463      	add	r3, ip
 8001a1e:	4a72      	ldr	r2, [pc, #456]	@ (8001be8 <__aeabi_dmul+0x324>)
 8001a20:	4293      	cmp	r3, r2
 8001a22:	dc6b      	bgt.n	8001afc <__aeabi_dmul+0x238>
 8001a24:	0762      	lsls	r2, r4, #29
 8001a26:	08c0      	lsrs	r0, r0, #3
 8001a28:	0264      	lsls	r4, r4, #9
 8001a2a:	055b      	lsls	r3, r3, #21
 8001a2c:	4302      	orrs	r2, r0
 8001a2e:	0b24      	lsrs	r4, r4, #12
 8001a30:	0d5b      	lsrs	r3, r3, #21
 8001a32:	e79d      	b.n	8001970 <__aeabi_dmul+0xac>
 8001a34:	2190      	movs	r1, #144	@ 0x90
 8001a36:	0089      	lsls	r1, r1, #2
 8001a38:	420f      	tst	r7, r1
 8001a3a:	d163      	bne.n	8001b04 <__aeabi_dmul+0x240>
 8001a3c:	2288      	movs	r2, #136	@ 0x88
 8001a3e:	423a      	tst	r2, r7
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dmul+0x180>
 8001a42:	e0d7      	b.n	8001bf4 <__aeabi_dmul+0x330>
 8001a44:	9b00      	ldr	r3, [sp, #0]
 8001a46:	46a2      	mov	sl, r4
 8001a48:	469b      	mov	fp, r3
 8001a4a:	4681      	mov	r9, r0
 8001a4c:	9602      	str	r6, [sp, #8]
 8001a4e:	e7bf      	b.n	80019d0 <__aeabi_dmul+0x10c>
 8001a50:	0023      	movs	r3, r4
 8001a52:	4333      	orrs	r3, r6
 8001a54:	d100      	bne.n	8001a58 <__aeabi_dmul+0x194>
 8001a56:	e07f      	b.n	8001b58 <__aeabi_dmul+0x294>
 8001a58:	2c00      	cmp	r4, #0
 8001a5a:	d100      	bne.n	8001a5e <__aeabi_dmul+0x19a>
 8001a5c:	e1ad      	b.n	8001dba <__aeabi_dmul+0x4f6>
 8001a5e:	0020      	movs	r0, r4
 8001a60:	f000 ff10 	bl	8002884 <__clzsi2>
 8001a64:	0002      	movs	r2, r0
 8001a66:	0003      	movs	r3, r0
 8001a68:	3a0b      	subs	r2, #11
 8001a6a:	201d      	movs	r0, #29
 8001a6c:	0019      	movs	r1, r3
 8001a6e:	1a82      	subs	r2, r0, r2
 8001a70:	0030      	movs	r0, r6
 8001a72:	3908      	subs	r1, #8
 8001a74:	40d0      	lsrs	r0, r2
 8001a76:	408c      	lsls	r4, r1
 8001a78:	4304      	orrs	r4, r0
 8001a7a:	0030      	movs	r0, r6
 8001a7c:	4088      	lsls	r0, r1
 8001a7e:	4a5b      	ldr	r2, [pc, #364]	@ (8001bec <__aeabi_dmul+0x328>)
 8001a80:	1aeb      	subs	r3, r5, r3
 8001a82:	4694      	mov	ip, r2
 8001a84:	4463      	add	r3, ip
 8001a86:	1c5a      	adds	r2, r3, #1
 8001a88:	9201      	str	r2, [sp, #4]
 8001a8a:	4642      	mov	r2, r8
 8001a8c:	2600      	movs	r6, #0
 8001a8e:	2a0a      	cmp	r2, #10
 8001a90:	dc00      	bgt.n	8001a94 <__aeabi_dmul+0x1d0>
 8001a92:	e75a      	b.n	800194a <__aeabi_dmul+0x86>
 8001a94:	e79c      	b.n	80019d0 <__aeabi_dmul+0x10c>
 8001a96:	4653      	mov	r3, sl
 8001a98:	4303      	orrs	r3, r0
 8001a9a:	4699      	mov	r9, r3
 8001a9c:	d054      	beq.n	8001b48 <__aeabi_dmul+0x284>
 8001a9e:	4653      	mov	r3, sl
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_dmul+0x1e2>
 8001aa4:	e177      	b.n	8001d96 <__aeabi_dmul+0x4d2>
 8001aa6:	4650      	mov	r0, sl
 8001aa8:	f000 feec 	bl	8002884 <__clzsi2>
 8001aac:	230b      	movs	r3, #11
 8001aae:	425b      	negs	r3, r3
 8001ab0:	469c      	mov	ip, r3
 8001ab2:	0002      	movs	r2, r0
 8001ab4:	4484      	add	ip, r0
 8001ab6:	0011      	movs	r1, r2
 8001ab8:	4650      	mov	r0, sl
 8001aba:	3908      	subs	r1, #8
 8001abc:	4088      	lsls	r0, r1
 8001abe:	231d      	movs	r3, #29
 8001ac0:	4680      	mov	r8, r0
 8001ac2:	4660      	mov	r0, ip
 8001ac4:	1a1b      	subs	r3, r3, r0
 8001ac6:	0020      	movs	r0, r4
 8001ac8:	40d8      	lsrs	r0, r3
 8001aca:	0003      	movs	r3, r0
 8001acc:	4640      	mov	r0, r8
 8001ace:	4303      	orrs	r3, r0
 8001ad0:	469a      	mov	sl, r3
 8001ad2:	0023      	movs	r3, r4
 8001ad4:	408b      	lsls	r3, r1
 8001ad6:	4699      	mov	r9, r3
 8001ad8:	2300      	movs	r3, #0
 8001ada:	4d44      	ldr	r5, [pc, #272]	@ (8001bec <__aeabi_dmul+0x328>)
 8001adc:	4698      	mov	r8, r3
 8001ade:	1aad      	subs	r5, r5, r2
 8001ae0:	9302      	str	r3, [sp, #8]
 8001ae2:	e715      	b.n	8001910 <__aeabi_dmul+0x4c>
 8001ae4:	4652      	mov	r2, sl
 8001ae6:	4302      	orrs	r2, r0
 8001ae8:	4691      	mov	r9, r2
 8001aea:	d126      	bne.n	8001b3a <__aeabi_dmul+0x276>
 8001aec:	2200      	movs	r2, #0
 8001aee:	001d      	movs	r5, r3
 8001af0:	2302      	movs	r3, #2
 8001af2:	4692      	mov	sl, r2
 8001af4:	3208      	adds	r2, #8
 8001af6:	4690      	mov	r8, r2
 8001af8:	9302      	str	r3, [sp, #8]
 8001afa:	e709      	b.n	8001910 <__aeabi_dmul+0x4c>
 8001afc:	2400      	movs	r4, #0
 8001afe:	2200      	movs	r2, #0
 8001b00:	4b35      	ldr	r3, [pc, #212]	@ (8001bd8 <__aeabi_dmul+0x314>)
 8001b02:	e735      	b.n	8001970 <__aeabi_dmul+0xac>
 8001b04:	2300      	movs	r3, #0
 8001b06:	2480      	movs	r4, #128	@ 0x80
 8001b08:	469b      	mov	fp, r3
 8001b0a:	0324      	lsls	r4, r4, #12
 8001b0c:	4b32      	ldr	r3, [pc, #200]	@ (8001bd8 <__aeabi_dmul+0x314>)
 8001b0e:	e72f      	b.n	8001970 <__aeabi_dmul+0xac>
 8001b10:	2202      	movs	r2, #2
 8001b12:	4641      	mov	r1, r8
 8001b14:	4311      	orrs	r1, r2
 8001b16:	2280      	movs	r2, #128	@ 0x80
 8001b18:	0112      	lsls	r2, r2, #4
 8001b1a:	4694      	mov	ip, r2
 8001b1c:	002a      	movs	r2, r5
 8001b1e:	4462      	add	r2, ip
 8001b20:	4688      	mov	r8, r1
 8001b22:	9201      	str	r2, [sp, #4]
 8001b24:	290a      	cmp	r1, #10
 8001b26:	dd00      	ble.n	8001b2a <__aeabi_dmul+0x266>
 8001b28:	e752      	b.n	80019d0 <__aeabi_dmul+0x10c>
 8001b2a:	465a      	mov	r2, fp
 8001b2c:	2000      	movs	r0, #0
 8001b2e:	9900      	ldr	r1, [sp, #0]
 8001b30:	0004      	movs	r4, r0
 8001b32:	404a      	eors	r2, r1
 8001b34:	4693      	mov	fp, r2
 8001b36:	2602      	movs	r6, #2
 8001b38:	e70b      	b.n	8001952 <__aeabi_dmul+0x8e>
 8001b3a:	220c      	movs	r2, #12
 8001b3c:	001d      	movs	r5, r3
 8001b3e:	2303      	movs	r3, #3
 8001b40:	4681      	mov	r9, r0
 8001b42:	4690      	mov	r8, r2
 8001b44:	9302      	str	r3, [sp, #8]
 8001b46:	e6e3      	b.n	8001910 <__aeabi_dmul+0x4c>
 8001b48:	2300      	movs	r3, #0
 8001b4a:	469a      	mov	sl, r3
 8001b4c:	3304      	adds	r3, #4
 8001b4e:	4698      	mov	r8, r3
 8001b50:	3b03      	subs	r3, #3
 8001b52:	2500      	movs	r5, #0
 8001b54:	9302      	str	r3, [sp, #8]
 8001b56:	e6db      	b.n	8001910 <__aeabi_dmul+0x4c>
 8001b58:	4642      	mov	r2, r8
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	431a      	orrs	r2, r3
 8001b5e:	002b      	movs	r3, r5
 8001b60:	4690      	mov	r8, r2
 8001b62:	1c5a      	adds	r2, r3, #1
 8001b64:	9201      	str	r2, [sp, #4]
 8001b66:	4642      	mov	r2, r8
 8001b68:	2400      	movs	r4, #0
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	2601      	movs	r6, #1
 8001b6e:	2a0a      	cmp	r2, #10
 8001b70:	dc00      	bgt.n	8001b74 <__aeabi_dmul+0x2b0>
 8001b72:	e6ea      	b.n	800194a <__aeabi_dmul+0x86>
 8001b74:	e72c      	b.n	80019d0 <__aeabi_dmul+0x10c>
 8001b76:	2201      	movs	r2, #1
 8001b78:	1ad2      	subs	r2, r2, r3
 8001b7a:	2a38      	cmp	r2, #56	@ 0x38
 8001b7c:	dd00      	ble.n	8001b80 <__aeabi_dmul+0x2bc>
 8001b7e:	e6f4      	b.n	800196a <__aeabi_dmul+0xa6>
 8001b80:	2a1f      	cmp	r2, #31
 8001b82:	dc00      	bgt.n	8001b86 <__aeabi_dmul+0x2c2>
 8001b84:	e12a      	b.n	8001ddc <__aeabi_dmul+0x518>
 8001b86:	211f      	movs	r1, #31
 8001b88:	4249      	negs	r1, r1
 8001b8a:	1acb      	subs	r3, r1, r3
 8001b8c:	0021      	movs	r1, r4
 8001b8e:	40d9      	lsrs	r1, r3
 8001b90:	000b      	movs	r3, r1
 8001b92:	2a20      	cmp	r2, #32
 8001b94:	d005      	beq.n	8001ba2 <__aeabi_dmul+0x2de>
 8001b96:	4a16      	ldr	r2, [pc, #88]	@ (8001bf0 <__aeabi_dmul+0x32c>)
 8001b98:	9d01      	ldr	r5, [sp, #4]
 8001b9a:	4694      	mov	ip, r2
 8001b9c:	4465      	add	r5, ip
 8001b9e:	40ac      	lsls	r4, r5
 8001ba0:	4320      	orrs	r0, r4
 8001ba2:	1e42      	subs	r2, r0, #1
 8001ba4:	4190      	sbcs	r0, r2
 8001ba6:	4318      	orrs	r0, r3
 8001ba8:	2307      	movs	r3, #7
 8001baa:	0019      	movs	r1, r3
 8001bac:	2400      	movs	r4, #0
 8001bae:	4001      	ands	r1, r0
 8001bb0:	4203      	tst	r3, r0
 8001bb2:	d00c      	beq.n	8001bce <__aeabi_dmul+0x30a>
 8001bb4:	230f      	movs	r3, #15
 8001bb6:	4003      	ands	r3, r0
 8001bb8:	2b04      	cmp	r3, #4
 8001bba:	d100      	bne.n	8001bbe <__aeabi_dmul+0x2fa>
 8001bbc:	e140      	b.n	8001e40 <__aeabi_dmul+0x57c>
 8001bbe:	1d03      	adds	r3, r0, #4
 8001bc0:	4283      	cmp	r3, r0
 8001bc2:	41a4      	sbcs	r4, r4
 8001bc4:	0018      	movs	r0, r3
 8001bc6:	4264      	negs	r4, r4
 8001bc8:	0761      	lsls	r1, r4, #29
 8001bca:	0264      	lsls	r4, r4, #9
 8001bcc:	0b24      	lsrs	r4, r4, #12
 8001bce:	08c2      	lsrs	r2, r0, #3
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	430a      	orrs	r2, r1
 8001bd4:	e6cc      	b.n	8001970 <__aeabi_dmul+0xac>
 8001bd6:	46c0      	nop			@ (mov r8, r8)
 8001bd8:	000007ff 	.word	0x000007ff
 8001bdc:	fffffc01 	.word	0xfffffc01
 8001be0:	000003ff 	.word	0x000003ff
 8001be4:	feffffff 	.word	0xfeffffff
 8001be8:	000007fe 	.word	0x000007fe
 8001bec:	fffffc0d 	.word	0xfffffc0d
 8001bf0:	0000043e 	.word	0x0000043e
 8001bf4:	4649      	mov	r1, r9
 8001bf6:	464a      	mov	r2, r9
 8001bf8:	0409      	lsls	r1, r1, #16
 8001bfa:	0c09      	lsrs	r1, r1, #16
 8001bfc:	000d      	movs	r5, r1
 8001bfe:	0c16      	lsrs	r6, r2, #16
 8001c00:	0c02      	lsrs	r2, r0, #16
 8001c02:	0400      	lsls	r0, r0, #16
 8001c04:	0c00      	lsrs	r0, r0, #16
 8001c06:	4345      	muls	r5, r0
 8001c08:	46ac      	mov	ip, r5
 8001c0a:	0005      	movs	r5, r0
 8001c0c:	4375      	muls	r5, r6
 8001c0e:	46a8      	mov	r8, r5
 8001c10:	0015      	movs	r5, r2
 8001c12:	000f      	movs	r7, r1
 8001c14:	4375      	muls	r5, r6
 8001c16:	9200      	str	r2, [sp, #0]
 8001c18:	9502      	str	r5, [sp, #8]
 8001c1a:	002a      	movs	r2, r5
 8001c1c:	9d00      	ldr	r5, [sp, #0]
 8001c1e:	436f      	muls	r7, r5
 8001c20:	4665      	mov	r5, ip
 8001c22:	0c2d      	lsrs	r5, r5, #16
 8001c24:	46a9      	mov	r9, r5
 8001c26:	4447      	add	r7, r8
 8001c28:	444f      	add	r7, r9
 8001c2a:	45b8      	cmp	r8, r7
 8001c2c:	d905      	bls.n	8001c3a <__aeabi_dmul+0x376>
 8001c2e:	0015      	movs	r5, r2
 8001c30:	2280      	movs	r2, #128	@ 0x80
 8001c32:	0252      	lsls	r2, r2, #9
 8001c34:	4690      	mov	r8, r2
 8001c36:	4445      	add	r5, r8
 8001c38:	9502      	str	r5, [sp, #8]
 8001c3a:	0c3d      	lsrs	r5, r7, #16
 8001c3c:	9503      	str	r5, [sp, #12]
 8001c3e:	4665      	mov	r5, ip
 8001c40:	042d      	lsls	r5, r5, #16
 8001c42:	043f      	lsls	r7, r7, #16
 8001c44:	0c2d      	lsrs	r5, r5, #16
 8001c46:	46ac      	mov	ip, r5
 8001c48:	003d      	movs	r5, r7
 8001c4a:	4465      	add	r5, ip
 8001c4c:	9504      	str	r5, [sp, #16]
 8001c4e:	0c25      	lsrs	r5, r4, #16
 8001c50:	0424      	lsls	r4, r4, #16
 8001c52:	0c24      	lsrs	r4, r4, #16
 8001c54:	46ac      	mov	ip, r5
 8001c56:	0025      	movs	r5, r4
 8001c58:	4375      	muls	r5, r6
 8001c5a:	46a8      	mov	r8, r5
 8001c5c:	4665      	mov	r5, ip
 8001c5e:	000f      	movs	r7, r1
 8001c60:	4369      	muls	r1, r5
 8001c62:	4441      	add	r1, r8
 8001c64:	4689      	mov	r9, r1
 8001c66:	4367      	muls	r7, r4
 8001c68:	0c39      	lsrs	r1, r7, #16
 8001c6a:	4449      	add	r1, r9
 8001c6c:	436e      	muls	r6, r5
 8001c6e:	4588      	cmp	r8, r1
 8001c70:	d903      	bls.n	8001c7a <__aeabi_dmul+0x3b6>
 8001c72:	2280      	movs	r2, #128	@ 0x80
 8001c74:	0252      	lsls	r2, r2, #9
 8001c76:	4690      	mov	r8, r2
 8001c78:	4446      	add	r6, r8
 8001c7a:	0c0d      	lsrs	r5, r1, #16
 8001c7c:	46a8      	mov	r8, r5
 8001c7e:	0035      	movs	r5, r6
 8001c80:	4445      	add	r5, r8
 8001c82:	9505      	str	r5, [sp, #20]
 8001c84:	9d03      	ldr	r5, [sp, #12]
 8001c86:	043f      	lsls	r7, r7, #16
 8001c88:	46a8      	mov	r8, r5
 8001c8a:	0c3f      	lsrs	r7, r7, #16
 8001c8c:	0409      	lsls	r1, r1, #16
 8001c8e:	19c9      	adds	r1, r1, r7
 8001c90:	4488      	add	r8, r1
 8001c92:	4645      	mov	r5, r8
 8001c94:	9503      	str	r5, [sp, #12]
 8001c96:	4655      	mov	r5, sl
 8001c98:	042e      	lsls	r6, r5, #16
 8001c9a:	0c36      	lsrs	r6, r6, #16
 8001c9c:	0c2f      	lsrs	r7, r5, #16
 8001c9e:	0035      	movs	r5, r6
 8001ca0:	4345      	muls	r5, r0
 8001ca2:	4378      	muls	r0, r7
 8001ca4:	4681      	mov	r9, r0
 8001ca6:	0038      	movs	r0, r7
 8001ca8:	46a8      	mov	r8, r5
 8001caa:	0c2d      	lsrs	r5, r5, #16
 8001cac:	46aa      	mov	sl, r5
 8001cae:	9a00      	ldr	r2, [sp, #0]
 8001cb0:	4350      	muls	r0, r2
 8001cb2:	4372      	muls	r2, r6
 8001cb4:	444a      	add	r2, r9
 8001cb6:	4452      	add	r2, sl
 8001cb8:	4591      	cmp	r9, r2
 8001cba:	d903      	bls.n	8001cc4 <__aeabi_dmul+0x400>
 8001cbc:	2580      	movs	r5, #128	@ 0x80
 8001cbe:	026d      	lsls	r5, r5, #9
 8001cc0:	46a9      	mov	r9, r5
 8001cc2:	4448      	add	r0, r9
 8001cc4:	0c15      	lsrs	r5, r2, #16
 8001cc6:	46a9      	mov	r9, r5
 8001cc8:	4645      	mov	r5, r8
 8001cca:	042d      	lsls	r5, r5, #16
 8001ccc:	0c2d      	lsrs	r5, r5, #16
 8001cce:	46a8      	mov	r8, r5
 8001cd0:	4665      	mov	r5, ip
 8001cd2:	437d      	muls	r5, r7
 8001cd4:	0412      	lsls	r2, r2, #16
 8001cd6:	4448      	add	r0, r9
 8001cd8:	4490      	add	r8, r2
 8001cda:	46a9      	mov	r9, r5
 8001cdc:	0032      	movs	r2, r6
 8001cde:	4665      	mov	r5, ip
 8001ce0:	4362      	muls	r2, r4
 8001ce2:	436e      	muls	r6, r5
 8001ce4:	437c      	muls	r4, r7
 8001ce6:	0c17      	lsrs	r7, r2, #16
 8001ce8:	1936      	adds	r6, r6, r4
 8001cea:	19bf      	adds	r7, r7, r6
 8001cec:	42bc      	cmp	r4, r7
 8001cee:	d903      	bls.n	8001cf8 <__aeabi_dmul+0x434>
 8001cf0:	2480      	movs	r4, #128	@ 0x80
 8001cf2:	0264      	lsls	r4, r4, #9
 8001cf4:	46a4      	mov	ip, r4
 8001cf6:	44e1      	add	r9, ip
 8001cf8:	9c02      	ldr	r4, [sp, #8]
 8001cfa:	9e03      	ldr	r6, [sp, #12]
 8001cfc:	46a4      	mov	ip, r4
 8001cfe:	9d05      	ldr	r5, [sp, #20]
 8001d00:	4466      	add	r6, ip
 8001d02:	428e      	cmp	r6, r1
 8001d04:	4189      	sbcs	r1, r1
 8001d06:	46ac      	mov	ip, r5
 8001d08:	0412      	lsls	r2, r2, #16
 8001d0a:	043c      	lsls	r4, r7, #16
 8001d0c:	0c12      	lsrs	r2, r2, #16
 8001d0e:	18a2      	adds	r2, r4, r2
 8001d10:	4462      	add	r2, ip
 8001d12:	4249      	negs	r1, r1
 8001d14:	1854      	adds	r4, r2, r1
 8001d16:	4446      	add	r6, r8
 8001d18:	46a4      	mov	ip, r4
 8001d1a:	4546      	cmp	r6, r8
 8001d1c:	41a4      	sbcs	r4, r4
 8001d1e:	4682      	mov	sl, r0
 8001d20:	4264      	negs	r4, r4
 8001d22:	46a0      	mov	r8, r4
 8001d24:	42aa      	cmp	r2, r5
 8001d26:	4192      	sbcs	r2, r2
 8001d28:	458c      	cmp	ip, r1
 8001d2a:	4189      	sbcs	r1, r1
 8001d2c:	44e2      	add	sl, ip
 8001d2e:	44d0      	add	r8, sl
 8001d30:	4249      	negs	r1, r1
 8001d32:	4252      	negs	r2, r2
 8001d34:	430a      	orrs	r2, r1
 8001d36:	45a0      	cmp	r8, r4
 8001d38:	41a4      	sbcs	r4, r4
 8001d3a:	4582      	cmp	sl, r0
 8001d3c:	4189      	sbcs	r1, r1
 8001d3e:	4264      	negs	r4, r4
 8001d40:	4249      	negs	r1, r1
 8001d42:	430c      	orrs	r4, r1
 8001d44:	4641      	mov	r1, r8
 8001d46:	0c3f      	lsrs	r7, r7, #16
 8001d48:	19d2      	adds	r2, r2, r7
 8001d4a:	1912      	adds	r2, r2, r4
 8001d4c:	0dcc      	lsrs	r4, r1, #23
 8001d4e:	9904      	ldr	r1, [sp, #16]
 8001d50:	0270      	lsls	r0, r6, #9
 8001d52:	4308      	orrs	r0, r1
 8001d54:	1e41      	subs	r1, r0, #1
 8001d56:	4188      	sbcs	r0, r1
 8001d58:	4641      	mov	r1, r8
 8001d5a:	444a      	add	r2, r9
 8001d5c:	0df6      	lsrs	r6, r6, #23
 8001d5e:	0252      	lsls	r2, r2, #9
 8001d60:	4330      	orrs	r0, r6
 8001d62:	0249      	lsls	r1, r1, #9
 8001d64:	4314      	orrs	r4, r2
 8001d66:	4308      	orrs	r0, r1
 8001d68:	01d2      	lsls	r2, r2, #7
 8001d6a:	d535      	bpl.n	8001dd8 <__aeabi_dmul+0x514>
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	0843      	lsrs	r3, r0, #1
 8001d70:	4002      	ands	r2, r0
 8001d72:	4313      	orrs	r3, r2
 8001d74:	07e0      	lsls	r0, r4, #31
 8001d76:	4318      	orrs	r0, r3
 8001d78:	0864      	lsrs	r4, r4, #1
 8001d7a:	e634      	b.n	80019e6 <__aeabi_dmul+0x122>
 8001d7c:	9b00      	ldr	r3, [sp, #0]
 8001d7e:	46a2      	mov	sl, r4
 8001d80:	469b      	mov	fp, r3
 8001d82:	4681      	mov	r9, r0
 8001d84:	2480      	movs	r4, #128	@ 0x80
 8001d86:	4653      	mov	r3, sl
 8001d88:	0324      	lsls	r4, r4, #12
 8001d8a:	431c      	orrs	r4, r3
 8001d8c:	0324      	lsls	r4, r4, #12
 8001d8e:	464a      	mov	r2, r9
 8001d90:	4b2e      	ldr	r3, [pc, #184]	@ (8001e4c <__aeabi_dmul+0x588>)
 8001d92:	0b24      	lsrs	r4, r4, #12
 8001d94:	e5ec      	b.n	8001970 <__aeabi_dmul+0xac>
 8001d96:	f000 fd75 	bl	8002884 <__clzsi2>
 8001d9a:	2315      	movs	r3, #21
 8001d9c:	469c      	mov	ip, r3
 8001d9e:	4484      	add	ip, r0
 8001da0:	0002      	movs	r2, r0
 8001da2:	4663      	mov	r3, ip
 8001da4:	3220      	adds	r2, #32
 8001da6:	2b1c      	cmp	r3, #28
 8001da8:	dc00      	bgt.n	8001dac <__aeabi_dmul+0x4e8>
 8001daa:	e684      	b.n	8001ab6 <__aeabi_dmul+0x1f2>
 8001dac:	2300      	movs	r3, #0
 8001dae:	4699      	mov	r9, r3
 8001db0:	0023      	movs	r3, r4
 8001db2:	3808      	subs	r0, #8
 8001db4:	4083      	lsls	r3, r0
 8001db6:	469a      	mov	sl, r3
 8001db8:	e68e      	b.n	8001ad8 <__aeabi_dmul+0x214>
 8001dba:	f000 fd63 	bl	8002884 <__clzsi2>
 8001dbe:	0002      	movs	r2, r0
 8001dc0:	0003      	movs	r3, r0
 8001dc2:	3215      	adds	r2, #21
 8001dc4:	3320      	adds	r3, #32
 8001dc6:	2a1c      	cmp	r2, #28
 8001dc8:	dc00      	bgt.n	8001dcc <__aeabi_dmul+0x508>
 8001dca:	e64e      	b.n	8001a6a <__aeabi_dmul+0x1a6>
 8001dcc:	0002      	movs	r2, r0
 8001dce:	0034      	movs	r4, r6
 8001dd0:	3a08      	subs	r2, #8
 8001dd2:	2000      	movs	r0, #0
 8001dd4:	4094      	lsls	r4, r2
 8001dd6:	e652      	b.n	8001a7e <__aeabi_dmul+0x1ba>
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	e604      	b.n	80019e6 <__aeabi_dmul+0x122>
 8001ddc:	4b1c      	ldr	r3, [pc, #112]	@ (8001e50 <__aeabi_dmul+0x58c>)
 8001dde:	0021      	movs	r1, r4
 8001de0:	469c      	mov	ip, r3
 8001de2:	0003      	movs	r3, r0
 8001de4:	9d01      	ldr	r5, [sp, #4]
 8001de6:	40d3      	lsrs	r3, r2
 8001de8:	4465      	add	r5, ip
 8001dea:	40a9      	lsls	r1, r5
 8001dec:	4319      	orrs	r1, r3
 8001dee:	0003      	movs	r3, r0
 8001df0:	40ab      	lsls	r3, r5
 8001df2:	1e58      	subs	r0, r3, #1
 8001df4:	4183      	sbcs	r3, r0
 8001df6:	4319      	orrs	r1, r3
 8001df8:	0008      	movs	r0, r1
 8001dfa:	40d4      	lsrs	r4, r2
 8001dfc:	074b      	lsls	r3, r1, #29
 8001dfe:	d009      	beq.n	8001e14 <__aeabi_dmul+0x550>
 8001e00:	230f      	movs	r3, #15
 8001e02:	400b      	ands	r3, r1
 8001e04:	2b04      	cmp	r3, #4
 8001e06:	d005      	beq.n	8001e14 <__aeabi_dmul+0x550>
 8001e08:	1d0b      	adds	r3, r1, #4
 8001e0a:	428b      	cmp	r3, r1
 8001e0c:	4180      	sbcs	r0, r0
 8001e0e:	4240      	negs	r0, r0
 8001e10:	1824      	adds	r4, r4, r0
 8001e12:	0018      	movs	r0, r3
 8001e14:	0223      	lsls	r3, r4, #8
 8001e16:	d400      	bmi.n	8001e1a <__aeabi_dmul+0x556>
 8001e18:	e6d6      	b.n	8001bc8 <__aeabi_dmul+0x304>
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	2400      	movs	r4, #0
 8001e1e:	2200      	movs	r2, #0
 8001e20:	e5a6      	b.n	8001970 <__aeabi_dmul+0xac>
 8001e22:	290f      	cmp	r1, #15
 8001e24:	d1aa      	bne.n	8001d7c <__aeabi_dmul+0x4b8>
 8001e26:	2380      	movs	r3, #128	@ 0x80
 8001e28:	4652      	mov	r2, sl
 8001e2a:	031b      	lsls	r3, r3, #12
 8001e2c:	421a      	tst	r2, r3
 8001e2e:	d0a9      	beq.n	8001d84 <__aeabi_dmul+0x4c0>
 8001e30:	421c      	tst	r4, r3
 8001e32:	d1a7      	bne.n	8001d84 <__aeabi_dmul+0x4c0>
 8001e34:	431c      	orrs	r4, r3
 8001e36:	9b00      	ldr	r3, [sp, #0]
 8001e38:	0002      	movs	r2, r0
 8001e3a:	469b      	mov	fp, r3
 8001e3c:	4b03      	ldr	r3, [pc, #12]	@ (8001e4c <__aeabi_dmul+0x588>)
 8001e3e:	e597      	b.n	8001970 <__aeabi_dmul+0xac>
 8001e40:	2400      	movs	r4, #0
 8001e42:	e6c1      	b.n	8001bc8 <__aeabi_dmul+0x304>
 8001e44:	2400      	movs	r4, #0
 8001e46:	4b01      	ldr	r3, [pc, #4]	@ (8001e4c <__aeabi_dmul+0x588>)
 8001e48:	0022      	movs	r2, r4
 8001e4a:	e591      	b.n	8001970 <__aeabi_dmul+0xac>
 8001e4c:	000007ff 	.word	0x000007ff
 8001e50:	0000041e 	.word	0x0000041e

08001e54 <__aeabi_dsub>:
 8001e54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e56:	464e      	mov	r6, r9
 8001e58:	4645      	mov	r5, r8
 8001e5a:	46de      	mov	lr, fp
 8001e5c:	4657      	mov	r7, sl
 8001e5e:	b5e0      	push	{r5, r6, r7, lr}
 8001e60:	b085      	sub	sp, #20
 8001e62:	9000      	str	r0, [sp, #0]
 8001e64:	9101      	str	r1, [sp, #4]
 8001e66:	030c      	lsls	r4, r1, #12
 8001e68:	004f      	lsls	r7, r1, #1
 8001e6a:	0fce      	lsrs	r6, r1, #31
 8001e6c:	0a61      	lsrs	r1, r4, #9
 8001e6e:	9c00      	ldr	r4, [sp, #0]
 8001e70:	46b0      	mov	r8, r6
 8001e72:	0f64      	lsrs	r4, r4, #29
 8001e74:	430c      	orrs	r4, r1
 8001e76:	9900      	ldr	r1, [sp, #0]
 8001e78:	0d7f      	lsrs	r7, r7, #21
 8001e7a:	00c8      	lsls	r0, r1, #3
 8001e7c:	0011      	movs	r1, r2
 8001e7e:	001a      	movs	r2, r3
 8001e80:	031b      	lsls	r3, r3, #12
 8001e82:	469c      	mov	ip, r3
 8001e84:	9100      	str	r1, [sp, #0]
 8001e86:	9201      	str	r2, [sp, #4]
 8001e88:	0051      	lsls	r1, r2, #1
 8001e8a:	0d4b      	lsrs	r3, r1, #21
 8001e8c:	4699      	mov	r9, r3
 8001e8e:	9b01      	ldr	r3, [sp, #4]
 8001e90:	9d00      	ldr	r5, [sp, #0]
 8001e92:	0fd9      	lsrs	r1, r3, #31
 8001e94:	4663      	mov	r3, ip
 8001e96:	0f6a      	lsrs	r2, r5, #29
 8001e98:	0a5b      	lsrs	r3, r3, #9
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	00ea      	lsls	r2, r5, #3
 8001e9e:	4694      	mov	ip, r2
 8001ea0:	4693      	mov	fp, r2
 8001ea2:	4ac1      	ldr	r2, [pc, #772]	@ (80021a8 <__aeabi_dsub+0x354>)
 8001ea4:	9003      	str	r0, [sp, #12]
 8001ea6:	9302      	str	r3, [sp, #8]
 8001ea8:	4591      	cmp	r9, r2
 8001eaa:	d100      	bne.n	8001eae <__aeabi_dsub+0x5a>
 8001eac:	e0cd      	b.n	800204a <__aeabi_dsub+0x1f6>
 8001eae:	2501      	movs	r5, #1
 8001eb0:	4069      	eors	r1, r5
 8001eb2:	464d      	mov	r5, r9
 8001eb4:	1b7d      	subs	r5, r7, r5
 8001eb6:	46aa      	mov	sl, r5
 8001eb8:	428e      	cmp	r6, r1
 8001eba:	d100      	bne.n	8001ebe <__aeabi_dsub+0x6a>
 8001ebc:	e080      	b.n	8001fc0 <__aeabi_dsub+0x16c>
 8001ebe:	2d00      	cmp	r5, #0
 8001ec0:	dc00      	bgt.n	8001ec4 <__aeabi_dsub+0x70>
 8001ec2:	e335      	b.n	8002530 <__aeabi_dsub+0x6dc>
 8001ec4:	4649      	mov	r1, r9
 8001ec6:	2900      	cmp	r1, #0
 8001ec8:	d100      	bne.n	8001ecc <__aeabi_dsub+0x78>
 8001eca:	e0df      	b.n	800208c <__aeabi_dsub+0x238>
 8001ecc:	4297      	cmp	r7, r2
 8001ece:	d100      	bne.n	8001ed2 <__aeabi_dsub+0x7e>
 8001ed0:	e194      	b.n	80021fc <__aeabi_dsub+0x3a8>
 8001ed2:	4652      	mov	r2, sl
 8001ed4:	2501      	movs	r5, #1
 8001ed6:	2a38      	cmp	r2, #56	@ 0x38
 8001ed8:	dc19      	bgt.n	8001f0e <__aeabi_dsub+0xba>
 8001eda:	2280      	movs	r2, #128	@ 0x80
 8001edc:	9b02      	ldr	r3, [sp, #8]
 8001ede:	0412      	lsls	r2, r2, #16
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	9302      	str	r3, [sp, #8]
 8001ee4:	4652      	mov	r2, sl
 8001ee6:	2a1f      	cmp	r2, #31
 8001ee8:	dd00      	ble.n	8001eec <__aeabi_dsub+0x98>
 8001eea:	e1e3      	b.n	80022b4 <__aeabi_dsub+0x460>
 8001eec:	4653      	mov	r3, sl
 8001eee:	2220      	movs	r2, #32
 8001ef0:	4661      	mov	r1, ip
 8001ef2:	9d02      	ldr	r5, [sp, #8]
 8001ef4:	1ad2      	subs	r2, r2, r3
 8001ef6:	4095      	lsls	r5, r2
 8001ef8:	40d9      	lsrs	r1, r3
 8001efa:	430d      	orrs	r5, r1
 8001efc:	4661      	mov	r1, ip
 8001efe:	4091      	lsls	r1, r2
 8001f00:	000a      	movs	r2, r1
 8001f02:	1e51      	subs	r1, r2, #1
 8001f04:	418a      	sbcs	r2, r1
 8001f06:	4315      	orrs	r5, r2
 8001f08:	9a02      	ldr	r2, [sp, #8]
 8001f0a:	40da      	lsrs	r2, r3
 8001f0c:	1aa4      	subs	r4, r4, r2
 8001f0e:	1b45      	subs	r5, r0, r5
 8001f10:	42a8      	cmp	r0, r5
 8001f12:	4180      	sbcs	r0, r0
 8001f14:	4240      	negs	r0, r0
 8001f16:	1a24      	subs	r4, r4, r0
 8001f18:	0223      	lsls	r3, r4, #8
 8001f1a:	d400      	bmi.n	8001f1e <__aeabi_dsub+0xca>
 8001f1c:	e13d      	b.n	800219a <__aeabi_dsub+0x346>
 8001f1e:	0264      	lsls	r4, r4, #9
 8001f20:	0a64      	lsrs	r4, r4, #9
 8001f22:	2c00      	cmp	r4, #0
 8001f24:	d100      	bne.n	8001f28 <__aeabi_dsub+0xd4>
 8001f26:	e147      	b.n	80021b8 <__aeabi_dsub+0x364>
 8001f28:	0020      	movs	r0, r4
 8001f2a:	f000 fcab 	bl	8002884 <__clzsi2>
 8001f2e:	0003      	movs	r3, r0
 8001f30:	3b08      	subs	r3, #8
 8001f32:	2120      	movs	r1, #32
 8001f34:	0028      	movs	r0, r5
 8001f36:	1aca      	subs	r2, r1, r3
 8001f38:	40d0      	lsrs	r0, r2
 8001f3a:	409c      	lsls	r4, r3
 8001f3c:	0002      	movs	r2, r0
 8001f3e:	409d      	lsls	r5, r3
 8001f40:	4322      	orrs	r2, r4
 8001f42:	429f      	cmp	r7, r3
 8001f44:	dd00      	ble.n	8001f48 <__aeabi_dsub+0xf4>
 8001f46:	e177      	b.n	8002238 <__aeabi_dsub+0x3e4>
 8001f48:	1bd8      	subs	r0, r3, r7
 8001f4a:	3001      	adds	r0, #1
 8001f4c:	1a09      	subs	r1, r1, r0
 8001f4e:	002c      	movs	r4, r5
 8001f50:	408d      	lsls	r5, r1
 8001f52:	40c4      	lsrs	r4, r0
 8001f54:	1e6b      	subs	r3, r5, #1
 8001f56:	419d      	sbcs	r5, r3
 8001f58:	0013      	movs	r3, r2
 8001f5a:	40c2      	lsrs	r2, r0
 8001f5c:	408b      	lsls	r3, r1
 8001f5e:	4325      	orrs	r5, r4
 8001f60:	2700      	movs	r7, #0
 8001f62:	0014      	movs	r4, r2
 8001f64:	431d      	orrs	r5, r3
 8001f66:	076b      	lsls	r3, r5, #29
 8001f68:	d009      	beq.n	8001f7e <__aeabi_dsub+0x12a>
 8001f6a:	230f      	movs	r3, #15
 8001f6c:	402b      	ands	r3, r5
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d005      	beq.n	8001f7e <__aeabi_dsub+0x12a>
 8001f72:	1d2b      	adds	r3, r5, #4
 8001f74:	42ab      	cmp	r3, r5
 8001f76:	41ad      	sbcs	r5, r5
 8001f78:	426d      	negs	r5, r5
 8001f7a:	1964      	adds	r4, r4, r5
 8001f7c:	001d      	movs	r5, r3
 8001f7e:	0223      	lsls	r3, r4, #8
 8001f80:	d400      	bmi.n	8001f84 <__aeabi_dsub+0x130>
 8001f82:	e140      	b.n	8002206 <__aeabi_dsub+0x3b2>
 8001f84:	4a88      	ldr	r2, [pc, #544]	@ (80021a8 <__aeabi_dsub+0x354>)
 8001f86:	3701      	adds	r7, #1
 8001f88:	4297      	cmp	r7, r2
 8001f8a:	d100      	bne.n	8001f8e <__aeabi_dsub+0x13a>
 8001f8c:	e101      	b.n	8002192 <__aeabi_dsub+0x33e>
 8001f8e:	2601      	movs	r6, #1
 8001f90:	4643      	mov	r3, r8
 8001f92:	4986      	ldr	r1, [pc, #536]	@ (80021ac <__aeabi_dsub+0x358>)
 8001f94:	08ed      	lsrs	r5, r5, #3
 8001f96:	4021      	ands	r1, r4
 8001f98:	074a      	lsls	r2, r1, #29
 8001f9a:	432a      	orrs	r2, r5
 8001f9c:	057c      	lsls	r4, r7, #21
 8001f9e:	024d      	lsls	r5, r1, #9
 8001fa0:	0b2d      	lsrs	r5, r5, #12
 8001fa2:	0d64      	lsrs	r4, r4, #21
 8001fa4:	401e      	ands	r6, r3
 8001fa6:	0524      	lsls	r4, r4, #20
 8001fa8:	432c      	orrs	r4, r5
 8001faa:	07f6      	lsls	r6, r6, #31
 8001fac:	4334      	orrs	r4, r6
 8001fae:	0010      	movs	r0, r2
 8001fb0:	0021      	movs	r1, r4
 8001fb2:	b005      	add	sp, #20
 8001fb4:	bcf0      	pop	{r4, r5, r6, r7}
 8001fb6:	46bb      	mov	fp, r7
 8001fb8:	46b2      	mov	sl, r6
 8001fba:	46a9      	mov	r9, r5
 8001fbc:	46a0      	mov	r8, r4
 8001fbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fc0:	2d00      	cmp	r5, #0
 8001fc2:	dc00      	bgt.n	8001fc6 <__aeabi_dsub+0x172>
 8001fc4:	e2d0      	b.n	8002568 <__aeabi_dsub+0x714>
 8001fc6:	4649      	mov	r1, r9
 8001fc8:	2900      	cmp	r1, #0
 8001fca:	d000      	beq.n	8001fce <__aeabi_dsub+0x17a>
 8001fcc:	e0d4      	b.n	8002178 <__aeabi_dsub+0x324>
 8001fce:	4661      	mov	r1, ip
 8001fd0:	9b02      	ldr	r3, [sp, #8]
 8001fd2:	4319      	orrs	r1, r3
 8001fd4:	d100      	bne.n	8001fd8 <__aeabi_dsub+0x184>
 8001fd6:	e12b      	b.n	8002230 <__aeabi_dsub+0x3dc>
 8001fd8:	1e69      	subs	r1, r5, #1
 8001fda:	2d01      	cmp	r5, #1
 8001fdc:	d100      	bne.n	8001fe0 <__aeabi_dsub+0x18c>
 8001fde:	e1d9      	b.n	8002394 <__aeabi_dsub+0x540>
 8001fe0:	4295      	cmp	r5, r2
 8001fe2:	d100      	bne.n	8001fe6 <__aeabi_dsub+0x192>
 8001fe4:	e10a      	b.n	80021fc <__aeabi_dsub+0x3a8>
 8001fe6:	2501      	movs	r5, #1
 8001fe8:	2938      	cmp	r1, #56	@ 0x38
 8001fea:	dc17      	bgt.n	800201c <__aeabi_dsub+0x1c8>
 8001fec:	468a      	mov	sl, r1
 8001fee:	4653      	mov	r3, sl
 8001ff0:	2b1f      	cmp	r3, #31
 8001ff2:	dd00      	ble.n	8001ff6 <__aeabi_dsub+0x1a2>
 8001ff4:	e1e7      	b.n	80023c6 <__aeabi_dsub+0x572>
 8001ff6:	2220      	movs	r2, #32
 8001ff8:	1ad2      	subs	r2, r2, r3
 8001ffa:	9b02      	ldr	r3, [sp, #8]
 8001ffc:	4661      	mov	r1, ip
 8001ffe:	4093      	lsls	r3, r2
 8002000:	001d      	movs	r5, r3
 8002002:	4653      	mov	r3, sl
 8002004:	40d9      	lsrs	r1, r3
 8002006:	4663      	mov	r3, ip
 8002008:	4093      	lsls	r3, r2
 800200a:	001a      	movs	r2, r3
 800200c:	430d      	orrs	r5, r1
 800200e:	1e51      	subs	r1, r2, #1
 8002010:	418a      	sbcs	r2, r1
 8002012:	4653      	mov	r3, sl
 8002014:	4315      	orrs	r5, r2
 8002016:	9a02      	ldr	r2, [sp, #8]
 8002018:	40da      	lsrs	r2, r3
 800201a:	18a4      	adds	r4, r4, r2
 800201c:	182d      	adds	r5, r5, r0
 800201e:	4285      	cmp	r5, r0
 8002020:	4180      	sbcs	r0, r0
 8002022:	4240      	negs	r0, r0
 8002024:	1824      	adds	r4, r4, r0
 8002026:	0223      	lsls	r3, r4, #8
 8002028:	d400      	bmi.n	800202c <__aeabi_dsub+0x1d8>
 800202a:	e0b6      	b.n	800219a <__aeabi_dsub+0x346>
 800202c:	4b5e      	ldr	r3, [pc, #376]	@ (80021a8 <__aeabi_dsub+0x354>)
 800202e:	3701      	adds	r7, #1
 8002030:	429f      	cmp	r7, r3
 8002032:	d100      	bne.n	8002036 <__aeabi_dsub+0x1e2>
 8002034:	e0ad      	b.n	8002192 <__aeabi_dsub+0x33e>
 8002036:	2101      	movs	r1, #1
 8002038:	4b5c      	ldr	r3, [pc, #368]	@ (80021ac <__aeabi_dsub+0x358>)
 800203a:	086a      	lsrs	r2, r5, #1
 800203c:	401c      	ands	r4, r3
 800203e:	4029      	ands	r1, r5
 8002040:	430a      	orrs	r2, r1
 8002042:	07e5      	lsls	r5, r4, #31
 8002044:	4315      	orrs	r5, r2
 8002046:	0864      	lsrs	r4, r4, #1
 8002048:	e78d      	b.n	8001f66 <__aeabi_dsub+0x112>
 800204a:	4a59      	ldr	r2, [pc, #356]	@ (80021b0 <__aeabi_dsub+0x35c>)
 800204c:	9b02      	ldr	r3, [sp, #8]
 800204e:	4692      	mov	sl, r2
 8002050:	4662      	mov	r2, ip
 8002052:	44ba      	add	sl, r7
 8002054:	431a      	orrs	r2, r3
 8002056:	d02c      	beq.n	80020b2 <__aeabi_dsub+0x25e>
 8002058:	428e      	cmp	r6, r1
 800205a:	d02e      	beq.n	80020ba <__aeabi_dsub+0x266>
 800205c:	4652      	mov	r2, sl
 800205e:	2a00      	cmp	r2, #0
 8002060:	d060      	beq.n	8002124 <__aeabi_dsub+0x2d0>
 8002062:	2f00      	cmp	r7, #0
 8002064:	d100      	bne.n	8002068 <__aeabi_dsub+0x214>
 8002066:	e0db      	b.n	8002220 <__aeabi_dsub+0x3cc>
 8002068:	4663      	mov	r3, ip
 800206a:	000e      	movs	r6, r1
 800206c:	9c02      	ldr	r4, [sp, #8]
 800206e:	08d8      	lsrs	r0, r3, #3
 8002070:	0762      	lsls	r2, r4, #29
 8002072:	4302      	orrs	r2, r0
 8002074:	08e4      	lsrs	r4, r4, #3
 8002076:	0013      	movs	r3, r2
 8002078:	4323      	orrs	r3, r4
 800207a:	d100      	bne.n	800207e <__aeabi_dsub+0x22a>
 800207c:	e254      	b.n	8002528 <__aeabi_dsub+0x6d4>
 800207e:	2580      	movs	r5, #128	@ 0x80
 8002080:	032d      	lsls	r5, r5, #12
 8002082:	4325      	orrs	r5, r4
 8002084:	032d      	lsls	r5, r5, #12
 8002086:	4c48      	ldr	r4, [pc, #288]	@ (80021a8 <__aeabi_dsub+0x354>)
 8002088:	0b2d      	lsrs	r5, r5, #12
 800208a:	e78c      	b.n	8001fa6 <__aeabi_dsub+0x152>
 800208c:	4661      	mov	r1, ip
 800208e:	9b02      	ldr	r3, [sp, #8]
 8002090:	4319      	orrs	r1, r3
 8002092:	d100      	bne.n	8002096 <__aeabi_dsub+0x242>
 8002094:	e0cc      	b.n	8002230 <__aeabi_dsub+0x3dc>
 8002096:	0029      	movs	r1, r5
 8002098:	3901      	subs	r1, #1
 800209a:	2d01      	cmp	r5, #1
 800209c:	d100      	bne.n	80020a0 <__aeabi_dsub+0x24c>
 800209e:	e188      	b.n	80023b2 <__aeabi_dsub+0x55e>
 80020a0:	4295      	cmp	r5, r2
 80020a2:	d100      	bne.n	80020a6 <__aeabi_dsub+0x252>
 80020a4:	e0aa      	b.n	80021fc <__aeabi_dsub+0x3a8>
 80020a6:	2501      	movs	r5, #1
 80020a8:	2938      	cmp	r1, #56	@ 0x38
 80020aa:	dd00      	ble.n	80020ae <__aeabi_dsub+0x25a>
 80020ac:	e72f      	b.n	8001f0e <__aeabi_dsub+0xba>
 80020ae:	468a      	mov	sl, r1
 80020b0:	e718      	b.n	8001ee4 <__aeabi_dsub+0x90>
 80020b2:	2201      	movs	r2, #1
 80020b4:	4051      	eors	r1, r2
 80020b6:	428e      	cmp	r6, r1
 80020b8:	d1d0      	bne.n	800205c <__aeabi_dsub+0x208>
 80020ba:	4653      	mov	r3, sl
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d100      	bne.n	80020c2 <__aeabi_dsub+0x26e>
 80020c0:	e0be      	b.n	8002240 <__aeabi_dsub+0x3ec>
 80020c2:	2f00      	cmp	r7, #0
 80020c4:	d000      	beq.n	80020c8 <__aeabi_dsub+0x274>
 80020c6:	e138      	b.n	800233a <__aeabi_dsub+0x4e6>
 80020c8:	46ca      	mov	sl, r9
 80020ca:	0022      	movs	r2, r4
 80020cc:	4302      	orrs	r2, r0
 80020ce:	d100      	bne.n	80020d2 <__aeabi_dsub+0x27e>
 80020d0:	e1e2      	b.n	8002498 <__aeabi_dsub+0x644>
 80020d2:	4653      	mov	r3, sl
 80020d4:	1e59      	subs	r1, r3, #1
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d100      	bne.n	80020dc <__aeabi_dsub+0x288>
 80020da:	e20d      	b.n	80024f8 <__aeabi_dsub+0x6a4>
 80020dc:	4a32      	ldr	r2, [pc, #200]	@ (80021a8 <__aeabi_dsub+0x354>)
 80020de:	4592      	cmp	sl, r2
 80020e0:	d100      	bne.n	80020e4 <__aeabi_dsub+0x290>
 80020e2:	e1d2      	b.n	800248a <__aeabi_dsub+0x636>
 80020e4:	2701      	movs	r7, #1
 80020e6:	2938      	cmp	r1, #56	@ 0x38
 80020e8:	dc13      	bgt.n	8002112 <__aeabi_dsub+0x2be>
 80020ea:	291f      	cmp	r1, #31
 80020ec:	dd00      	ble.n	80020f0 <__aeabi_dsub+0x29c>
 80020ee:	e1ee      	b.n	80024ce <__aeabi_dsub+0x67a>
 80020f0:	2220      	movs	r2, #32
 80020f2:	9b02      	ldr	r3, [sp, #8]
 80020f4:	1a52      	subs	r2, r2, r1
 80020f6:	0025      	movs	r5, r4
 80020f8:	0007      	movs	r7, r0
 80020fa:	469a      	mov	sl, r3
 80020fc:	40cc      	lsrs	r4, r1
 80020fe:	4090      	lsls	r0, r2
 8002100:	4095      	lsls	r5, r2
 8002102:	40cf      	lsrs	r7, r1
 8002104:	44a2      	add	sl, r4
 8002106:	1e42      	subs	r2, r0, #1
 8002108:	4190      	sbcs	r0, r2
 800210a:	4653      	mov	r3, sl
 800210c:	432f      	orrs	r7, r5
 800210e:	4307      	orrs	r7, r0
 8002110:	9302      	str	r3, [sp, #8]
 8002112:	003d      	movs	r5, r7
 8002114:	4465      	add	r5, ip
 8002116:	4565      	cmp	r5, ip
 8002118:	4192      	sbcs	r2, r2
 800211a:	9b02      	ldr	r3, [sp, #8]
 800211c:	4252      	negs	r2, r2
 800211e:	464f      	mov	r7, r9
 8002120:	18d4      	adds	r4, r2, r3
 8002122:	e780      	b.n	8002026 <__aeabi_dsub+0x1d2>
 8002124:	4a23      	ldr	r2, [pc, #140]	@ (80021b4 <__aeabi_dsub+0x360>)
 8002126:	1c7d      	adds	r5, r7, #1
 8002128:	4215      	tst	r5, r2
 800212a:	d000      	beq.n	800212e <__aeabi_dsub+0x2da>
 800212c:	e0aa      	b.n	8002284 <__aeabi_dsub+0x430>
 800212e:	4662      	mov	r2, ip
 8002130:	0025      	movs	r5, r4
 8002132:	9b02      	ldr	r3, [sp, #8]
 8002134:	4305      	orrs	r5, r0
 8002136:	431a      	orrs	r2, r3
 8002138:	2f00      	cmp	r7, #0
 800213a:	d000      	beq.n	800213e <__aeabi_dsub+0x2ea>
 800213c:	e0f5      	b.n	800232a <__aeabi_dsub+0x4d6>
 800213e:	2d00      	cmp	r5, #0
 8002140:	d100      	bne.n	8002144 <__aeabi_dsub+0x2f0>
 8002142:	e16b      	b.n	800241c <__aeabi_dsub+0x5c8>
 8002144:	2a00      	cmp	r2, #0
 8002146:	d100      	bne.n	800214a <__aeabi_dsub+0x2f6>
 8002148:	e152      	b.n	80023f0 <__aeabi_dsub+0x59c>
 800214a:	4663      	mov	r3, ip
 800214c:	1ac5      	subs	r5, r0, r3
 800214e:	9b02      	ldr	r3, [sp, #8]
 8002150:	1ae2      	subs	r2, r4, r3
 8002152:	42a8      	cmp	r0, r5
 8002154:	419b      	sbcs	r3, r3
 8002156:	425b      	negs	r3, r3
 8002158:	1ad3      	subs	r3, r2, r3
 800215a:	021a      	lsls	r2, r3, #8
 800215c:	d400      	bmi.n	8002160 <__aeabi_dsub+0x30c>
 800215e:	e1d5      	b.n	800250c <__aeabi_dsub+0x6b8>
 8002160:	4663      	mov	r3, ip
 8002162:	1a1d      	subs	r5, r3, r0
 8002164:	45ac      	cmp	ip, r5
 8002166:	4192      	sbcs	r2, r2
 8002168:	2601      	movs	r6, #1
 800216a:	9b02      	ldr	r3, [sp, #8]
 800216c:	4252      	negs	r2, r2
 800216e:	1b1c      	subs	r4, r3, r4
 8002170:	4688      	mov	r8, r1
 8002172:	1aa4      	subs	r4, r4, r2
 8002174:	400e      	ands	r6, r1
 8002176:	e6f6      	b.n	8001f66 <__aeabi_dsub+0x112>
 8002178:	4297      	cmp	r7, r2
 800217a:	d03f      	beq.n	80021fc <__aeabi_dsub+0x3a8>
 800217c:	4652      	mov	r2, sl
 800217e:	2501      	movs	r5, #1
 8002180:	2a38      	cmp	r2, #56	@ 0x38
 8002182:	dd00      	ble.n	8002186 <__aeabi_dsub+0x332>
 8002184:	e74a      	b.n	800201c <__aeabi_dsub+0x1c8>
 8002186:	2280      	movs	r2, #128	@ 0x80
 8002188:	9b02      	ldr	r3, [sp, #8]
 800218a:	0412      	lsls	r2, r2, #16
 800218c:	4313      	orrs	r3, r2
 800218e:	9302      	str	r3, [sp, #8]
 8002190:	e72d      	b.n	8001fee <__aeabi_dsub+0x19a>
 8002192:	003c      	movs	r4, r7
 8002194:	2500      	movs	r5, #0
 8002196:	2200      	movs	r2, #0
 8002198:	e705      	b.n	8001fa6 <__aeabi_dsub+0x152>
 800219a:	2307      	movs	r3, #7
 800219c:	402b      	ands	r3, r5
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d000      	beq.n	80021a4 <__aeabi_dsub+0x350>
 80021a2:	e6e2      	b.n	8001f6a <__aeabi_dsub+0x116>
 80021a4:	e06b      	b.n	800227e <__aeabi_dsub+0x42a>
 80021a6:	46c0      	nop			@ (mov r8, r8)
 80021a8:	000007ff 	.word	0x000007ff
 80021ac:	ff7fffff 	.word	0xff7fffff
 80021b0:	fffff801 	.word	0xfffff801
 80021b4:	000007fe 	.word	0x000007fe
 80021b8:	0028      	movs	r0, r5
 80021ba:	f000 fb63 	bl	8002884 <__clzsi2>
 80021be:	0003      	movs	r3, r0
 80021c0:	3318      	adds	r3, #24
 80021c2:	2b1f      	cmp	r3, #31
 80021c4:	dc00      	bgt.n	80021c8 <__aeabi_dsub+0x374>
 80021c6:	e6b4      	b.n	8001f32 <__aeabi_dsub+0xde>
 80021c8:	002a      	movs	r2, r5
 80021ca:	3808      	subs	r0, #8
 80021cc:	4082      	lsls	r2, r0
 80021ce:	429f      	cmp	r7, r3
 80021d0:	dd00      	ble.n	80021d4 <__aeabi_dsub+0x380>
 80021d2:	e0b9      	b.n	8002348 <__aeabi_dsub+0x4f4>
 80021d4:	1bdb      	subs	r3, r3, r7
 80021d6:	1c58      	adds	r0, r3, #1
 80021d8:	281f      	cmp	r0, #31
 80021da:	dc00      	bgt.n	80021de <__aeabi_dsub+0x38a>
 80021dc:	e1a0      	b.n	8002520 <__aeabi_dsub+0x6cc>
 80021de:	0015      	movs	r5, r2
 80021e0:	3b1f      	subs	r3, #31
 80021e2:	40dd      	lsrs	r5, r3
 80021e4:	2820      	cmp	r0, #32
 80021e6:	d005      	beq.n	80021f4 <__aeabi_dsub+0x3a0>
 80021e8:	2340      	movs	r3, #64	@ 0x40
 80021ea:	1a1b      	subs	r3, r3, r0
 80021ec:	409a      	lsls	r2, r3
 80021ee:	1e53      	subs	r3, r2, #1
 80021f0:	419a      	sbcs	r2, r3
 80021f2:	4315      	orrs	r5, r2
 80021f4:	2307      	movs	r3, #7
 80021f6:	2700      	movs	r7, #0
 80021f8:	402b      	ands	r3, r5
 80021fa:	e7d0      	b.n	800219e <__aeabi_dsub+0x34a>
 80021fc:	08c0      	lsrs	r0, r0, #3
 80021fe:	0762      	lsls	r2, r4, #29
 8002200:	4302      	orrs	r2, r0
 8002202:	08e4      	lsrs	r4, r4, #3
 8002204:	e737      	b.n	8002076 <__aeabi_dsub+0x222>
 8002206:	08ea      	lsrs	r2, r5, #3
 8002208:	0763      	lsls	r3, r4, #29
 800220a:	431a      	orrs	r2, r3
 800220c:	4bd3      	ldr	r3, [pc, #844]	@ (800255c <__aeabi_dsub+0x708>)
 800220e:	08e4      	lsrs	r4, r4, #3
 8002210:	429f      	cmp	r7, r3
 8002212:	d100      	bne.n	8002216 <__aeabi_dsub+0x3c2>
 8002214:	e72f      	b.n	8002076 <__aeabi_dsub+0x222>
 8002216:	0324      	lsls	r4, r4, #12
 8002218:	0b25      	lsrs	r5, r4, #12
 800221a:	057c      	lsls	r4, r7, #21
 800221c:	0d64      	lsrs	r4, r4, #21
 800221e:	e6c2      	b.n	8001fa6 <__aeabi_dsub+0x152>
 8002220:	46ca      	mov	sl, r9
 8002222:	0022      	movs	r2, r4
 8002224:	4302      	orrs	r2, r0
 8002226:	d158      	bne.n	80022da <__aeabi_dsub+0x486>
 8002228:	4663      	mov	r3, ip
 800222a:	000e      	movs	r6, r1
 800222c:	9c02      	ldr	r4, [sp, #8]
 800222e:	9303      	str	r3, [sp, #12]
 8002230:	9b03      	ldr	r3, [sp, #12]
 8002232:	4657      	mov	r7, sl
 8002234:	08da      	lsrs	r2, r3, #3
 8002236:	e7e7      	b.n	8002208 <__aeabi_dsub+0x3b4>
 8002238:	4cc9      	ldr	r4, [pc, #804]	@ (8002560 <__aeabi_dsub+0x70c>)
 800223a:	1aff      	subs	r7, r7, r3
 800223c:	4014      	ands	r4, r2
 800223e:	e692      	b.n	8001f66 <__aeabi_dsub+0x112>
 8002240:	4dc8      	ldr	r5, [pc, #800]	@ (8002564 <__aeabi_dsub+0x710>)
 8002242:	1c7a      	adds	r2, r7, #1
 8002244:	422a      	tst	r2, r5
 8002246:	d000      	beq.n	800224a <__aeabi_dsub+0x3f6>
 8002248:	e084      	b.n	8002354 <__aeabi_dsub+0x500>
 800224a:	0022      	movs	r2, r4
 800224c:	4302      	orrs	r2, r0
 800224e:	2f00      	cmp	r7, #0
 8002250:	d000      	beq.n	8002254 <__aeabi_dsub+0x400>
 8002252:	e0ef      	b.n	8002434 <__aeabi_dsub+0x5e0>
 8002254:	2a00      	cmp	r2, #0
 8002256:	d100      	bne.n	800225a <__aeabi_dsub+0x406>
 8002258:	e0e5      	b.n	8002426 <__aeabi_dsub+0x5d2>
 800225a:	4662      	mov	r2, ip
 800225c:	9902      	ldr	r1, [sp, #8]
 800225e:	430a      	orrs	r2, r1
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x410>
 8002262:	e0c5      	b.n	80023f0 <__aeabi_dsub+0x59c>
 8002264:	4663      	mov	r3, ip
 8002266:	18c5      	adds	r5, r0, r3
 8002268:	468c      	mov	ip, r1
 800226a:	4285      	cmp	r5, r0
 800226c:	4180      	sbcs	r0, r0
 800226e:	4464      	add	r4, ip
 8002270:	4240      	negs	r0, r0
 8002272:	1824      	adds	r4, r4, r0
 8002274:	0223      	lsls	r3, r4, #8
 8002276:	d502      	bpl.n	800227e <__aeabi_dsub+0x42a>
 8002278:	4bb9      	ldr	r3, [pc, #740]	@ (8002560 <__aeabi_dsub+0x70c>)
 800227a:	3701      	adds	r7, #1
 800227c:	401c      	ands	r4, r3
 800227e:	46ba      	mov	sl, r7
 8002280:	9503      	str	r5, [sp, #12]
 8002282:	e7d5      	b.n	8002230 <__aeabi_dsub+0x3dc>
 8002284:	4662      	mov	r2, ip
 8002286:	1a85      	subs	r5, r0, r2
 8002288:	42a8      	cmp	r0, r5
 800228a:	4192      	sbcs	r2, r2
 800228c:	4252      	negs	r2, r2
 800228e:	4691      	mov	r9, r2
 8002290:	9b02      	ldr	r3, [sp, #8]
 8002292:	1ae3      	subs	r3, r4, r3
 8002294:	001a      	movs	r2, r3
 8002296:	464b      	mov	r3, r9
 8002298:	1ad2      	subs	r2, r2, r3
 800229a:	0013      	movs	r3, r2
 800229c:	4691      	mov	r9, r2
 800229e:	021a      	lsls	r2, r3, #8
 80022a0:	d46c      	bmi.n	800237c <__aeabi_dsub+0x528>
 80022a2:	464a      	mov	r2, r9
 80022a4:	464c      	mov	r4, r9
 80022a6:	432a      	orrs	r2, r5
 80022a8:	d000      	beq.n	80022ac <__aeabi_dsub+0x458>
 80022aa:	e63a      	b.n	8001f22 <__aeabi_dsub+0xce>
 80022ac:	2600      	movs	r6, #0
 80022ae:	2400      	movs	r4, #0
 80022b0:	2500      	movs	r5, #0
 80022b2:	e678      	b.n	8001fa6 <__aeabi_dsub+0x152>
 80022b4:	9902      	ldr	r1, [sp, #8]
 80022b6:	4653      	mov	r3, sl
 80022b8:	000d      	movs	r5, r1
 80022ba:	3a20      	subs	r2, #32
 80022bc:	40d5      	lsrs	r5, r2
 80022be:	2b20      	cmp	r3, #32
 80022c0:	d006      	beq.n	80022d0 <__aeabi_dsub+0x47c>
 80022c2:	2240      	movs	r2, #64	@ 0x40
 80022c4:	1ad2      	subs	r2, r2, r3
 80022c6:	000b      	movs	r3, r1
 80022c8:	4093      	lsls	r3, r2
 80022ca:	4662      	mov	r2, ip
 80022cc:	431a      	orrs	r2, r3
 80022ce:	4693      	mov	fp, r2
 80022d0:	465b      	mov	r3, fp
 80022d2:	1e5a      	subs	r2, r3, #1
 80022d4:	4193      	sbcs	r3, r2
 80022d6:	431d      	orrs	r5, r3
 80022d8:	e619      	b.n	8001f0e <__aeabi_dsub+0xba>
 80022da:	4653      	mov	r3, sl
 80022dc:	1e5a      	subs	r2, r3, #1
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d100      	bne.n	80022e4 <__aeabi_dsub+0x490>
 80022e2:	e0c6      	b.n	8002472 <__aeabi_dsub+0x61e>
 80022e4:	4e9d      	ldr	r6, [pc, #628]	@ (800255c <__aeabi_dsub+0x708>)
 80022e6:	45b2      	cmp	sl, r6
 80022e8:	d100      	bne.n	80022ec <__aeabi_dsub+0x498>
 80022ea:	e6bd      	b.n	8002068 <__aeabi_dsub+0x214>
 80022ec:	4688      	mov	r8, r1
 80022ee:	000e      	movs	r6, r1
 80022f0:	2501      	movs	r5, #1
 80022f2:	2a38      	cmp	r2, #56	@ 0x38
 80022f4:	dc10      	bgt.n	8002318 <__aeabi_dsub+0x4c4>
 80022f6:	2a1f      	cmp	r2, #31
 80022f8:	dc7f      	bgt.n	80023fa <__aeabi_dsub+0x5a6>
 80022fa:	2120      	movs	r1, #32
 80022fc:	0025      	movs	r5, r4
 80022fe:	1a89      	subs	r1, r1, r2
 8002300:	0007      	movs	r7, r0
 8002302:	4088      	lsls	r0, r1
 8002304:	408d      	lsls	r5, r1
 8002306:	40d7      	lsrs	r7, r2
 8002308:	40d4      	lsrs	r4, r2
 800230a:	1e41      	subs	r1, r0, #1
 800230c:	4188      	sbcs	r0, r1
 800230e:	9b02      	ldr	r3, [sp, #8]
 8002310:	433d      	orrs	r5, r7
 8002312:	1b1b      	subs	r3, r3, r4
 8002314:	4305      	orrs	r5, r0
 8002316:	9302      	str	r3, [sp, #8]
 8002318:	4662      	mov	r2, ip
 800231a:	1b55      	subs	r5, r2, r5
 800231c:	45ac      	cmp	ip, r5
 800231e:	4192      	sbcs	r2, r2
 8002320:	9b02      	ldr	r3, [sp, #8]
 8002322:	4252      	negs	r2, r2
 8002324:	464f      	mov	r7, r9
 8002326:	1a9c      	subs	r4, r3, r2
 8002328:	e5f6      	b.n	8001f18 <__aeabi_dsub+0xc4>
 800232a:	2d00      	cmp	r5, #0
 800232c:	d000      	beq.n	8002330 <__aeabi_dsub+0x4dc>
 800232e:	e0b7      	b.n	80024a0 <__aeabi_dsub+0x64c>
 8002330:	2a00      	cmp	r2, #0
 8002332:	d100      	bne.n	8002336 <__aeabi_dsub+0x4e2>
 8002334:	e0f0      	b.n	8002518 <__aeabi_dsub+0x6c4>
 8002336:	2601      	movs	r6, #1
 8002338:	400e      	ands	r6, r1
 800233a:	4663      	mov	r3, ip
 800233c:	9802      	ldr	r0, [sp, #8]
 800233e:	08d9      	lsrs	r1, r3, #3
 8002340:	0742      	lsls	r2, r0, #29
 8002342:	430a      	orrs	r2, r1
 8002344:	08c4      	lsrs	r4, r0, #3
 8002346:	e696      	b.n	8002076 <__aeabi_dsub+0x222>
 8002348:	4c85      	ldr	r4, [pc, #532]	@ (8002560 <__aeabi_dsub+0x70c>)
 800234a:	1aff      	subs	r7, r7, r3
 800234c:	4014      	ands	r4, r2
 800234e:	0762      	lsls	r2, r4, #29
 8002350:	08e4      	lsrs	r4, r4, #3
 8002352:	e760      	b.n	8002216 <__aeabi_dsub+0x3c2>
 8002354:	4981      	ldr	r1, [pc, #516]	@ (800255c <__aeabi_dsub+0x708>)
 8002356:	428a      	cmp	r2, r1
 8002358:	d100      	bne.n	800235c <__aeabi_dsub+0x508>
 800235a:	e0c9      	b.n	80024f0 <__aeabi_dsub+0x69c>
 800235c:	4663      	mov	r3, ip
 800235e:	18c1      	adds	r1, r0, r3
 8002360:	4281      	cmp	r1, r0
 8002362:	4180      	sbcs	r0, r0
 8002364:	9b02      	ldr	r3, [sp, #8]
 8002366:	4240      	negs	r0, r0
 8002368:	18e3      	adds	r3, r4, r3
 800236a:	181b      	adds	r3, r3, r0
 800236c:	07dd      	lsls	r5, r3, #31
 800236e:	085c      	lsrs	r4, r3, #1
 8002370:	2307      	movs	r3, #7
 8002372:	0849      	lsrs	r1, r1, #1
 8002374:	430d      	orrs	r5, r1
 8002376:	0017      	movs	r7, r2
 8002378:	402b      	ands	r3, r5
 800237a:	e710      	b.n	800219e <__aeabi_dsub+0x34a>
 800237c:	4663      	mov	r3, ip
 800237e:	1a1d      	subs	r5, r3, r0
 8002380:	45ac      	cmp	ip, r5
 8002382:	4192      	sbcs	r2, r2
 8002384:	2601      	movs	r6, #1
 8002386:	9b02      	ldr	r3, [sp, #8]
 8002388:	4252      	negs	r2, r2
 800238a:	1b1c      	subs	r4, r3, r4
 800238c:	4688      	mov	r8, r1
 800238e:	1aa4      	subs	r4, r4, r2
 8002390:	400e      	ands	r6, r1
 8002392:	e5c6      	b.n	8001f22 <__aeabi_dsub+0xce>
 8002394:	4663      	mov	r3, ip
 8002396:	18c5      	adds	r5, r0, r3
 8002398:	9b02      	ldr	r3, [sp, #8]
 800239a:	4285      	cmp	r5, r0
 800239c:	4180      	sbcs	r0, r0
 800239e:	469c      	mov	ip, r3
 80023a0:	4240      	negs	r0, r0
 80023a2:	4464      	add	r4, ip
 80023a4:	1824      	adds	r4, r4, r0
 80023a6:	2701      	movs	r7, #1
 80023a8:	0223      	lsls	r3, r4, #8
 80023aa:	d400      	bmi.n	80023ae <__aeabi_dsub+0x55a>
 80023ac:	e6f5      	b.n	800219a <__aeabi_dsub+0x346>
 80023ae:	2702      	movs	r7, #2
 80023b0:	e641      	b.n	8002036 <__aeabi_dsub+0x1e2>
 80023b2:	4663      	mov	r3, ip
 80023b4:	1ac5      	subs	r5, r0, r3
 80023b6:	42a8      	cmp	r0, r5
 80023b8:	4180      	sbcs	r0, r0
 80023ba:	9b02      	ldr	r3, [sp, #8]
 80023bc:	4240      	negs	r0, r0
 80023be:	1ae4      	subs	r4, r4, r3
 80023c0:	2701      	movs	r7, #1
 80023c2:	1a24      	subs	r4, r4, r0
 80023c4:	e5a8      	b.n	8001f18 <__aeabi_dsub+0xc4>
 80023c6:	9d02      	ldr	r5, [sp, #8]
 80023c8:	4652      	mov	r2, sl
 80023ca:	002b      	movs	r3, r5
 80023cc:	3a20      	subs	r2, #32
 80023ce:	40d3      	lsrs	r3, r2
 80023d0:	0019      	movs	r1, r3
 80023d2:	4653      	mov	r3, sl
 80023d4:	2b20      	cmp	r3, #32
 80023d6:	d006      	beq.n	80023e6 <__aeabi_dsub+0x592>
 80023d8:	2240      	movs	r2, #64	@ 0x40
 80023da:	1ad2      	subs	r2, r2, r3
 80023dc:	002b      	movs	r3, r5
 80023de:	4093      	lsls	r3, r2
 80023e0:	4662      	mov	r2, ip
 80023e2:	431a      	orrs	r2, r3
 80023e4:	4693      	mov	fp, r2
 80023e6:	465d      	mov	r5, fp
 80023e8:	1e6b      	subs	r3, r5, #1
 80023ea:	419d      	sbcs	r5, r3
 80023ec:	430d      	orrs	r5, r1
 80023ee:	e615      	b.n	800201c <__aeabi_dsub+0x1c8>
 80023f0:	0762      	lsls	r2, r4, #29
 80023f2:	08c0      	lsrs	r0, r0, #3
 80023f4:	4302      	orrs	r2, r0
 80023f6:	08e4      	lsrs	r4, r4, #3
 80023f8:	e70d      	b.n	8002216 <__aeabi_dsub+0x3c2>
 80023fa:	0011      	movs	r1, r2
 80023fc:	0027      	movs	r7, r4
 80023fe:	3920      	subs	r1, #32
 8002400:	40cf      	lsrs	r7, r1
 8002402:	2a20      	cmp	r2, #32
 8002404:	d005      	beq.n	8002412 <__aeabi_dsub+0x5be>
 8002406:	2140      	movs	r1, #64	@ 0x40
 8002408:	1a8a      	subs	r2, r1, r2
 800240a:	4094      	lsls	r4, r2
 800240c:	0025      	movs	r5, r4
 800240e:	4305      	orrs	r5, r0
 8002410:	9503      	str	r5, [sp, #12]
 8002412:	9d03      	ldr	r5, [sp, #12]
 8002414:	1e6a      	subs	r2, r5, #1
 8002416:	4195      	sbcs	r5, r2
 8002418:	433d      	orrs	r5, r7
 800241a:	e77d      	b.n	8002318 <__aeabi_dsub+0x4c4>
 800241c:	2a00      	cmp	r2, #0
 800241e:	d100      	bne.n	8002422 <__aeabi_dsub+0x5ce>
 8002420:	e744      	b.n	80022ac <__aeabi_dsub+0x458>
 8002422:	2601      	movs	r6, #1
 8002424:	400e      	ands	r6, r1
 8002426:	4663      	mov	r3, ip
 8002428:	08d9      	lsrs	r1, r3, #3
 800242a:	9b02      	ldr	r3, [sp, #8]
 800242c:	075a      	lsls	r2, r3, #29
 800242e:	430a      	orrs	r2, r1
 8002430:	08dc      	lsrs	r4, r3, #3
 8002432:	e6f0      	b.n	8002216 <__aeabi_dsub+0x3c2>
 8002434:	2a00      	cmp	r2, #0
 8002436:	d028      	beq.n	800248a <__aeabi_dsub+0x636>
 8002438:	4662      	mov	r2, ip
 800243a:	9f02      	ldr	r7, [sp, #8]
 800243c:	08c0      	lsrs	r0, r0, #3
 800243e:	433a      	orrs	r2, r7
 8002440:	d100      	bne.n	8002444 <__aeabi_dsub+0x5f0>
 8002442:	e6dc      	b.n	80021fe <__aeabi_dsub+0x3aa>
 8002444:	0762      	lsls	r2, r4, #29
 8002446:	4310      	orrs	r0, r2
 8002448:	2280      	movs	r2, #128	@ 0x80
 800244a:	08e4      	lsrs	r4, r4, #3
 800244c:	0312      	lsls	r2, r2, #12
 800244e:	4214      	tst	r4, r2
 8002450:	d009      	beq.n	8002466 <__aeabi_dsub+0x612>
 8002452:	08fd      	lsrs	r5, r7, #3
 8002454:	4215      	tst	r5, r2
 8002456:	d106      	bne.n	8002466 <__aeabi_dsub+0x612>
 8002458:	4663      	mov	r3, ip
 800245a:	2601      	movs	r6, #1
 800245c:	002c      	movs	r4, r5
 800245e:	08d8      	lsrs	r0, r3, #3
 8002460:	077b      	lsls	r3, r7, #29
 8002462:	4318      	orrs	r0, r3
 8002464:	400e      	ands	r6, r1
 8002466:	0f42      	lsrs	r2, r0, #29
 8002468:	00c0      	lsls	r0, r0, #3
 800246a:	08c0      	lsrs	r0, r0, #3
 800246c:	0752      	lsls	r2, r2, #29
 800246e:	4302      	orrs	r2, r0
 8002470:	e601      	b.n	8002076 <__aeabi_dsub+0x222>
 8002472:	4663      	mov	r3, ip
 8002474:	1a1d      	subs	r5, r3, r0
 8002476:	45ac      	cmp	ip, r5
 8002478:	4192      	sbcs	r2, r2
 800247a:	9b02      	ldr	r3, [sp, #8]
 800247c:	4252      	negs	r2, r2
 800247e:	1b1c      	subs	r4, r3, r4
 8002480:	000e      	movs	r6, r1
 8002482:	4688      	mov	r8, r1
 8002484:	2701      	movs	r7, #1
 8002486:	1aa4      	subs	r4, r4, r2
 8002488:	e546      	b.n	8001f18 <__aeabi_dsub+0xc4>
 800248a:	4663      	mov	r3, ip
 800248c:	08d9      	lsrs	r1, r3, #3
 800248e:	9b02      	ldr	r3, [sp, #8]
 8002490:	075a      	lsls	r2, r3, #29
 8002492:	430a      	orrs	r2, r1
 8002494:	08dc      	lsrs	r4, r3, #3
 8002496:	e5ee      	b.n	8002076 <__aeabi_dsub+0x222>
 8002498:	4663      	mov	r3, ip
 800249a:	9c02      	ldr	r4, [sp, #8]
 800249c:	9303      	str	r3, [sp, #12]
 800249e:	e6c7      	b.n	8002230 <__aeabi_dsub+0x3dc>
 80024a0:	08c0      	lsrs	r0, r0, #3
 80024a2:	2a00      	cmp	r2, #0
 80024a4:	d100      	bne.n	80024a8 <__aeabi_dsub+0x654>
 80024a6:	e6aa      	b.n	80021fe <__aeabi_dsub+0x3aa>
 80024a8:	0762      	lsls	r2, r4, #29
 80024aa:	4310      	orrs	r0, r2
 80024ac:	2280      	movs	r2, #128	@ 0x80
 80024ae:	08e4      	lsrs	r4, r4, #3
 80024b0:	0312      	lsls	r2, r2, #12
 80024b2:	4214      	tst	r4, r2
 80024b4:	d0d7      	beq.n	8002466 <__aeabi_dsub+0x612>
 80024b6:	9f02      	ldr	r7, [sp, #8]
 80024b8:	08fd      	lsrs	r5, r7, #3
 80024ba:	4215      	tst	r5, r2
 80024bc:	d1d3      	bne.n	8002466 <__aeabi_dsub+0x612>
 80024be:	4663      	mov	r3, ip
 80024c0:	2601      	movs	r6, #1
 80024c2:	08d8      	lsrs	r0, r3, #3
 80024c4:	077b      	lsls	r3, r7, #29
 80024c6:	002c      	movs	r4, r5
 80024c8:	4318      	orrs	r0, r3
 80024ca:	400e      	ands	r6, r1
 80024cc:	e7cb      	b.n	8002466 <__aeabi_dsub+0x612>
 80024ce:	000a      	movs	r2, r1
 80024d0:	0027      	movs	r7, r4
 80024d2:	3a20      	subs	r2, #32
 80024d4:	40d7      	lsrs	r7, r2
 80024d6:	2920      	cmp	r1, #32
 80024d8:	d005      	beq.n	80024e6 <__aeabi_dsub+0x692>
 80024da:	2240      	movs	r2, #64	@ 0x40
 80024dc:	1a52      	subs	r2, r2, r1
 80024de:	4094      	lsls	r4, r2
 80024e0:	0025      	movs	r5, r4
 80024e2:	4305      	orrs	r5, r0
 80024e4:	9503      	str	r5, [sp, #12]
 80024e6:	9d03      	ldr	r5, [sp, #12]
 80024e8:	1e6a      	subs	r2, r5, #1
 80024ea:	4195      	sbcs	r5, r2
 80024ec:	432f      	orrs	r7, r5
 80024ee:	e610      	b.n	8002112 <__aeabi_dsub+0x2be>
 80024f0:	0014      	movs	r4, r2
 80024f2:	2500      	movs	r5, #0
 80024f4:	2200      	movs	r2, #0
 80024f6:	e556      	b.n	8001fa6 <__aeabi_dsub+0x152>
 80024f8:	9b02      	ldr	r3, [sp, #8]
 80024fa:	4460      	add	r0, ip
 80024fc:	4699      	mov	r9, r3
 80024fe:	4560      	cmp	r0, ip
 8002500:	4192      	sbcs	r2, r2
 8002502:	444c      	add	r4, r9
 8002504:	4252      	negs	r2, r2
 8002506:	0005      	movs	r5, r0
 8002508:	18a4      	adds	r4, r4, r2
 800250a:	e74c      	b.n	80023a6 <__aeabi_dsub+0x552>
 800250c:	001a      	movs	r2, r3
 800250e:	001c      	movs	r4, r3
 8002510:	432a      	orrs	r2, r5
 8002512:	d000      	beq.n	8002516 <__aeabi_dsub+0x6c2>
 8002514:	e6b3      	b.n	800227e <__aeabi_dsub+0x42a>
 8002516:	e6c9      	b.n	80022ac <__aeabi_dsub+0x458>
 8002518:	2480      	movs	r4, #128	@ 0x80
 800251a:	2600      	movs	r6, #0
 800251c:	0324      	lsls	r4, r4, #12
 800251e:	e5ae      	b.n	800207e <__aeabi_dsub+0x22a>
 8002520:	2120      	movs	r1, #32
 8002522:	2500      	movs	r5, #0
 8002524:	1a09      	subs	r1, r1, r0
 8002526:	e517      	b.n	8001f58 <__aeabi_dsub+0x104>
 8002528:	2200      	movs	r2, #0
 800252a:	2500      	movs	r5, #0
 800252c:	4c0b      	ldr	r4, [pc, #44]	@ (800255c <__aeabi_dsub+0x708>)
 800252e:	e53a      	b.n	8001fa6 <__aeabi_dsub+0x152>
 8002530:	2d00      	cmp	r5, #0
 8002532:	d100      	bne.n	8002536 <__aeabi_dsub+0x6e2>
 8002534:	e5f6      	b.n	8002124 <__aeabi_dsub+0x2d0>
 8002536:	464b      	mov	r3, r9
 8002538:	1bda      	subs	r2, r3, r7
 800253a:	4692      	mov	sl, r2
 800253c:	2f00      	cmp	r7, #0
 800253e:	d100      	bne.n	8002542 <__aeabi_dsub+0x6ee>
 8002540:	e66f      	b.n	8002222 <__aeabi_dsub+0x3ce>
 8002542:	2a38      	cmp	r2, #56	@ 0x38
 8002544:	dc05      	bgt.n	8002552 <__aeabi_dsub+0x6fe>
 8002546:	2680      	movs	r6, #128	@ 0x80
 8002548:	0436      	lsls	r6, r6, #16
 800254a:	4334      	orrs	r4, r6
 800254c:	4688      	mov	r8, r1
 800254e:	000e      	movs	r6, r1
 8002550:	e6d1      	b.n	80022f6 <__aeabi_dsub+0x4a2>
 8002552:	4688      	mov	r8, r1
 8002554:	000e      	movs	r6, r1
 8002556:	2501      	movs	r5, #1
 8002558:	e6de      	b.n	8002318 <__aeabi_dsub+0x4c4>
 800255a:	46c0      	nop			@ (mov r8, r8)
 800255c:	000007ff 	.word	0x000007ff
 8002560:	ff7fffff 	.word	0xff7fffff
 8002564:	000007fe 	.word	0x000007fe
 8002568:	2d00      	cmp	r5, #0
 800256a:	d100      	bne.n	800256e <__aeabi_dsub+0x71a>
 800256c:	e668      	b.n	8002240 <__aeabi_dsub+0x3ec>
 800256e:	464b      	mov	r3, r9
 8002570:	1bd9      	subs	r1, r3, r7
 8002572:	2f00      	cmp	r7, #0
 8002574:	d101      	bne.n	800257a <__aeabi_dsub+0x726>
 8002576:	468a      	mov	sl, r1
 8002578:	e5a7      	b.n	80020ca <__aeabi_dsub+0x276>
 800257a:	2701      	movs	r7, #1
 800257c:	2938      	cmp	r1, #56	@ 0x38
 800257e:	dd00      	ble.n	8002582 <__aeabi_dsub+0x72e>
 8002580:	e5c7      	b.n	8002112 <__aeabi_dsub+0x2be>
 8002582:	2280      	movs	r2, #128	@ 0x80
 8002584:	0412      	lsls	r2, r2, #16
 8002586:	4314      	orrs	r4, r2
 8002588:	e5af      	b.n	80020ea <__aeabi_dsub+0x296>
 800258a:	46c0      	nop			@ (mov r8, r8)

0800258c <__aeabi_dcmpun>:
 800258c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800258e:	46c6      	mov	lr, r8
 8002590:	031e      	lsls	r6, r3, #12
 8002592:	0b36      	lsrs	r6, r6, #12
 8002594:	46b0      	mov	r8, r6
 8002596:	4e0d      	ldr	r6, [pc, #52]	@ (80025cc <__aeabi_dcmpun+0x40>)
 8002598:	030c      	lsls	r4, r1, #12
 800259a:	004d      	lsls	r5, r1, #1
 800259c:	005f      	lsls	r7, r3, #1
 800259e:	b500      	push	{lr}
 80025a0:	0b24      	lsrs	r4, r4, #12
 80025a2:	0d6d      	lsrs	r5, r5, #21
 80025a4:	0d7f      	lsrs	r7, r7, #21
 80025a6:	42b5      	cmp	r5, r6
 80025a8:	d00b      	beq.n	80025c2 <__aeabi_dcmpun+0x36>
 80025aa:	4908      	ldr	r1, [pc, #32]	@ (80025cc <__aeabi_dcmpun+0x40>)
 80025ac:	2000      	movs	r0, #0
 80025ae:	428f      	cmp	r7, r1
 80025b0:	d104      	bne.n	80025bc <__aeabi_dcmpun+0x30>
 80025b2:	4646      	mov	r6, r8
 80025b4:	4316      	orrs	r6, r2
 80025b6:	0030      	movs	r0, r6
 80025b8:	1e43      	subs	r3, r0, #1
 80025ba:	4198      	sbcs	r0, r3
 80025bc:	bc80      	pop	{r7}
 80025be:	46b8      	mov	r8, r7
 80025c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025c2:	4304      	orrs	r4, r0
 80025c4:	2001      	movs	r0, #1
 80025c6:	2c00      	cmp	r4, #0
 80025c8:	d1f8      	bne.n	80025bc <__aeabi_dcmpun+0x30>
 80025ca:	e7ee      	b.n	80025aa <__aeabi_dcmpun+0x1e>
 80025cc:	000007ff 	.word	0x000007ff

080025d0 <__aeabi_d2iz>:
 80025d0:	000b      	movs	r3, r1
 80025d2:	0002      	movs	r2, r0
 80025d4:	b570      	push	{r4, r5, r6, lr}
 80025d6:	4d16      	ldr	r5, [pc, #88]	@ (8002630 <__aeabi_d2iz+0x60>)
 80025d8:	030c      	lsls	r4, r1, #12
 80025da:	b082      	sub	sp, #8
 80025dc:	0049      	lsls	r1, r1, #1
 80025de:	2000      	movs	r0, #0
 80025e0:	9200      	str	r2, [sp, #0]
 80025e2:	9301      	str	r3, [sp, #4]
 80025e4:	0b24      	lsrs	r4, r4, #12
 80025e6:	0d49      	lsrs	r1, r1, #21
 80025e8:	0fde      	lsrs	r6, r3, #31
 80025ea:	42a9      	cmp	r1, r5
 80025ec:	dd04      	ble.n	80025f8 <__aeabi_d2iz+0x28>
 80025ee:	4811      	ldr	r0, [pc, #68]	@ (8002634 <__aeabi_d2iz+0x64>)
 80025f0:	4281      	cmp	r1, r0
 80025f2:	dd03      	ble.n	80025fc <__aeabi_d2iz+0x2c>
 80025f4:	4b10      	ldr	r3, [pc, #64]	@ (8002638 <__aeabi_d2iz+0x68>)
 80025f6:	18f0      	adds	r0, r6, r3
 80025f8:	b002      	add	sp, #8
 80025fa:	bd70      	pop	{r4, r5, r6, pc}
 80025fc:	2080      	movs	r0, #128	@ 0x80
 80025fe:	0340      	lsls	r0, r0, #13
 8002600:	4320      	orrs	r0, r4
 8002602:	4c0e      	ldr	r4, [pc, #56]	@ (800263c <__aeabi_d2iz+0x6c>)
 8002604:	1a64      	subs	r4, r4, r1
 8002606:	2c1f      	cmp	r4, #31
 8002608:	dd08      	ble.n	800261c <__aeabi_d2iz+0x4c>
 800260a:	4b0d      	ldr	r3, [pc, #52]	@ (8002640 <__aeabi_d2iz+0x70>)
 800260c:	1a5b      	subs	r3, r3, r1
 800260e:	40d8      	lsrs	r0, r3
 8002610:	0003      	movs	r3, r0
 8002612:	4258      	negs	r0, r3
 8002614:	2e00      	cmp	r6, #0
 8002616:	d1ef      	bne.n	80025f8 <__aeabi_d2iz+0x28>
 8002618:	0018      	movs	r0, r3
 800261a:	e7ed      	b.n	80025f8 <__aeabi_d2iz+0x28>
 800261c:	4b09      	ldr	r3, [pc, #36]	@ (8002644 <__aeabi_d2iz+0x74>)
 800261e:	9a00      	ldr	r2, [sp, #0]
 8002620:	469c      	mov	ip, r3
 8002622:	0003      	movs	r3, r0
 8002624:	4461      	add	r1, ip
 8002626:	408b      	lsls	r3, r1
 8002628:	40e2      	lsrs	r2, r4
 800262a:	4313      	orrs	r3, r2
 800262c:	e7f1      	b.n	8002612 <__aeabi_d2iz+0x42>
 800262e:	46c0      	nop			@ (mov r8, r8)
 8002630:	000003fe 	.word	0x000003fe
 8002634:	0000041d 	.word	0x0000041d
 8002638:	7fffffff 	.word	0x7fffffff
 800263c:	00000433 	.word	0x00000433
 8002640:	00000413 	.word	0x00000413
 8002644:	fffffbed 	.word	0xfffffbed

08002648 <__aeabi_i2d>:
 8002648:	b570      	push	{r4, r5, r6, lr}
 800264a:	2800      	cmp	r0, #0
 800264c:	d016      	beq.n	800267c <__aeabi_i2d+0x34>
 800264e:	17c3      	asrs	r3, r0, #31
 8002650:	18c5      	adds	r5, r0, r3
 8002652:	405d      	eors	r5, r3
 8002654:	0fc4      	lsrs	r4, r0, #31
 8002656:	0028      	movs	r0, r5
 8002658:	f000 f914 	bl	8002884 <__clzsi2>
 800265c:	4b10      	ldr	r3, [pc, #64]	@ (80026a0 <__aeabi_i2d+0x58>)
 800265e:	1a1b      	subs	r3, r3, r0
 8002660:	055b      	lsls	r3, r3, #21
 8002662:	0d5b      	lsrs	r3, r3, #21
 8002664:	280a      	cmp	r0, #10
 8002666:	dc14      	bgt.n	8002692 <__aeabi_i2d+0x4a>
 8002668:	0002      	movs	r2, r0
 800266a:	002e      	movs	r6, r5
 800266c:	3215      	adds	r2, #21
 800266e:	4096      	lsls	r6, r2
 8002670:	220b      	movs	r2, #11
 8002672:	1a12      	subs	r2, r2, r0
 8002674:	40d5      	lsrs	r5, r2
 8002676:	032d      	lsls	r5, r5, #12
 8002678:	0b2d      	lsrs	r5, r5, #12
 800267a:	e003      	b.n	8002684 <__aeabi_i2d+0x3c>
 800267c:	2400      	movs	r4, #0
 800267e:	2300      	movs	r3, #0
 8002680:	2500      	movs	r5, #0
 8002682:	2600      	movs	r6, #0
 8002684:	051b      	lsls	r3, r3, #20
 8002686:	432b      	orrs	r3, r5
 8002688:	07e4      	lsls	r4, r4, #31
 800268a:	4323      	orrs	r3, r4
 800268c:	0030      	movs	r0, r6
 800268e:	0019      	movs	r1, r3
 8002690:	bd70      	pop	{r4, r5, r6, pc}
 8002692:	380b      	subs	r0, #11
 8002694:	4085      	lsls	r5, r0
 8002696:	032d      	lsls	r5, r5, #12
 8002698:	2600      	movs	r6, #0
 800269a:	0b2d      	lsrs	r5, r5, #12
 800269c:	e7f2      	b.n	8002684 <__aeabi_i2d+0x3c>
 800269e:	46c0      	nop			@ (mov r8, r8)
 80026a0:	0000041e 	.word	0x0000041e

080026a4 <__aeabi_ui2d>:
 80026a4:	b510      	push	{r4, lr}
 80026a6:	1e04      	subs	r4, r0, #0
 80026a8:	d010      	beq.n	80026cc <__aeabi_ui2d+0x28>
 80026aa:	f000 f8eb 	bl	8002884 <__clzsi2>
 80026ae:	4b0e      	ldr	r3, [pc, #56]	@ (80026e8 <__aeabi_ui2d+0x44>)
 80026b0:	1a1b      	subs	r3, r3, r0
 80026b2:	055b      	lsls	r3, r3, #21
 80026b4:	0d5b      	lsrs	r3, r3, #21
 80026b6:	280a      	cmp	r0, #10
 80026b8:	dc0f      	bgt.n	80026da <__aeabi_ui2d+0x36>
 80026ba:	220b      	movs	r2, #11
 80026bc:	0021      	movs	r1, r4
 80026be:	1a12      	subs	r2, r2, r0
 80026c0:	40d1      	lsrs	r1, r2
 80026c2:	3015      	adds	r0, #21
 80026c4:	030a      	lsls	r2, r1, #12
 80026c6:	4084      	lsls	r4, r0
 80026c8:	0b12      	lsrs	r2, r2, #12
 80026ca:	e001      	b.n	80026d0 <__aeabi_ui2d+0x2c>
 80026cc:	2300      	movs	r3, #0
 80026ce:	2200      	movs	r2, #0
 80026d0:	051b      	lsls	r3, r3, #20
 80026d2:	4313      	orrs	r3, r2
 80026d4:	0020      	movs	r0, r4
 80026d6:	0019      	movs	r1, r3
 80026d8:	bd10      	pop	{r4, pc}
 80026da:	0022      	movs	r2, r4
 80026dc:	380b      	subs	r0, #11
 80026de:	4082      	lsls	r2, r0
 80026e0:	0312      	lsls	r2, r2, #12
 80026e2:	2400      	movs	r4, #0
 80026e4:	0b12      	lsrs	r2, r2, #12
 80026e6:	e7f3      	b.n	80026d0 <__aeabi_ui2d+0x2c>
 80026e8:	0000041e 	.word	0x0000041e

080026ec <__aeabi_f2d>:
 80026ec:	b570      	push	{r4, r5, r6, lr}
 80026ee:	0242      	lsls	r2, r0, #9
 80026f0:	0043      	lsls	r3, r0, #1
 80026f2:	0fc4      	lsrs	r4, r0, #31
 80026f4:	20fe      	movs	r0, #254	@ 0xfe
 80026f6:	0e1b      	lsrs	r3, r3, #24
 80026f8:	1c59      	adds	r1, r3, #1
 80026fa:	0a55      	lsrs	r5, r2, #9
 80026fc:	4208      	tst	r0, r1
 80026fe:	d00c      	beq.n	800271a <__aeabi_f2d+0x2e>
 8002700:	21e0      	movs	r1, #224	@ 0xe0
 8002702:	0089      	lsls	r1, r1, #2
 8002704:	468c      	mov	ip, r1
 8002706:	076d      	lsls	r5, r5, #29
 8002708:	0b12      	lsrs	r2, r2, #12
 800270a:	4463      	add	r3, ip
 800270c:	051b      	lsls	r3, r3, #20
 800270e:	4313      	orrs	r3, r2
 8002710:	07e4      	lsls	r4, r4, #31
 8002712:	4323      	orrs	r3, r4
 8002714:	0028      	movs	r0, r5
 8002716:	0019      	movs	r1, r3
 8002718:	bd70      	pop	{r4, r5, r6, pc}
 800271a:	2b00      	cmp	r3, #0
 800271c:	d114      	bne.n	8002748 <__aeabi_f2d+0x5c>
 800271e:	2d00      	cmp	r5, #0
 8002720:	d01b      	beq.n	800275a <__aeabi_f2d+0x6e>
 8002722:	0028      	movs	r0, r5
 8002724:	f000 f8ae 	bl	8002884 <__clzsi2>
 8002728:	280a      	cmp	r0, #10
 800272a:	dc1c      	bgt.n	8002766 <__aeabi_f2d+0x7a>
 800272c:	230b      	movs	r3, #11
 800272e:	002a      	movs	r2, r5
 8002730:	1a1b      	subs	r3, r3, r0
 8002732:	40da      	lsrs	r2, r3
 8002734:	0003      	movs	r3, r0
 8002736:	3315      	adds	r3, #21
 8002738:	409d      	lsls	r5, r3
 800273a:	4b0e      	ldr	r3, [pc, #56]	@ (8002774 <__aeabi_f2d+0x88>)
 800273c:	0312      	lsls	r2, r2, #12
 800273e:	1a1b      	subs	r3, r3, r0
 8002740:	055b      	lsls	r3, r3, #21
 8002742:	0b12      	lsrs	r2, r2, #12
 8002744:	0d5b      	lsrs	r3, r3, #21
 8002746:	e7e1      	b.n	800270c <__aeabi_f2d+0x20>
 8002748:	2d00      	cmp	r5, #0
 800274a:	d009      	beq.n	8002760 <__aeabi_f2d+0x74>
 800274c:	0b13      	lsrs	r3, r2, #12
 800274e:	2280      	movs	r2, #128	@ 0x80
 8002750:	0312      	lsls	r2, r2, #12
 8002752:	431a      	orrs	r2, r3
 8002754:	076d      	lsls	r5, r5, #29
 8002756:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <__aeabi_f2d+0x8c>)
 8002758:	e7d8      	b.n	800270c <__aeabi_f2d+0x20>
 800275a:	2300      	movs	r3, #0
 800275c:	2200      	movs	r2, #0
 800275e:	e7d5      	b.n	800270c <__aeabi_f2d+0x20>
 8002760:	2200      	movs	r2, #0
 8002762:	4b05      	ldr	r3, [pc, #20]	@ (8002778 <__aeabi_f2d+0x8c>)
 8002764:	e7d2      	b.n	800270c <__aeabi_f2d+0x20>
 8002766:	0003      	movs	r3, r0
 8002768:	002a      	movs	r2, r5
 800276a:	3b0b      	subs	r3, #11
 800276c:	409a      	lsls	r2, r3
 800276e:	2500      	movs	r5, #0
 8002770:	e7e3      	b.n	800273a <__aeabi_f2d+0x4e>
 8002772:	46c0      	nop			@ (mov r8, r8)
 8002774:	00000389 	.word	0x00000389
 8002778:	000007ff 	.word	0x000007ff

0800277c <__aeabi_d2f>:
 800277c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800277e:	004b      	lsls	r3, r1, #1
 8002780:	030f      	lsls	r7, r1, #12
 8002782:	0d5b      	lsrs	r3, r3, #21
 8002784:	4c3b      	ldr	r4, [pc, #236]	@ (8002874 <__aeabi_d2f+0xf8>)
 8002786:	0f45      	lsrs	r5, r0, #29
 8002788:	b083      	sub	sp, #12
 800278a:	0a7f      	lsrs	r7, r7, #9
 800278c:	1c5e      	adds	r6, r3, #1
 800278e:	432f      	orrs	r7, r5
 8002790:	9000      	str	r0, [sp, #0]
 8002792:	9101      	str	r1, [sp, #4]
 8002794:	0fca      	lsrs	r2, r1, #31
 8002796:	00c5      	lsls	r5, r0, #3
 8002798:	4226      	tst	r6, r4
 800279a:	d00b      	beq.n	80027b4 <__aeabi_d2f+0x38>
 800279c:	4936      	ldr	r1, [pc, #216]	@ (8002878 <__aeabi_d2f+0xfc>)
 800279e:	185c      	adds	r4, r3, r1
 80027a0:	2cfe      	cmp	r4, #254	@ 0xfe
 80027a2:	dd13      	ble.n	80027cc <__aeabi_d2f+0x50>
 80027a4:	20ff      	movs	r0, #255	@ 0xff
 80027a6:	2300      	movs	r3, #0
 80027a8:	05c0      	lsls	r0, r0, #23
 80027aa:	4318      	orrs	r0, r3
 80027ac:	07d2      	lsls	r2, r2, #31
 80027ae:	4310      	orrs	r0, r2
 80027b0:	b003      	add	sp, #12
 80027b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d102      	bne.n	80027be <__aeabi_d2f+0x42>
 80027b8:	2000      	movs	r0, #0
 80027ba:	2300      	movs	r3, #0
 80027bc:	e7f4      	b.n	80027a8 <__aeabi_d2f+0x2c>
 80027be:	433d      	orrs	r5, r7
 80027c0:	d0f0      	beq.n	80027a4 <__aeabi_d2f+0x28>
 80027c2:	2380      	movs	r3, #128	@ 0x80
 80027c4:	03db      	lsls	r3, r3, #15
 80027c6:	20ff      	movs	r0, #255	@ 0xff
 80027c8:	433b      	orrs	r3, r7
 80027ca:	e7ed      	b.n	80027a8 <__aeabi_d2f+0x2c>
 80027cc:	2c00      	cmp	r4, #0
 80027ce:	dd14      	ble.n	80027fa <__aeabi_d2f+0x7e>
 80027d0:	9b00      	ldr	r3, [sp, #0]
 80027d2:	00ff      	lsls	r7, r7, #3
 80027d4:	019b      	lsls	r3, r3, #6
 80027d6:	1e58      	subs	r0, r3, #1
 80027d8:	4183      	sbcs	r3, r0
 80027da:	0f69      	lsrs	r1, r5, #29
 80027dc:	433b      	orrs	r3, r7
 80027de:	430b      	orrs	r3, r1
 80027e0:	0759      	lsls	r1, r3, #29
 80027e2:	d041      	beq.n	8002868 <__aeabi_d2f+0xec>
 80027e4:	210f      	movs	r1, #15
 80027e6:	4019      	ands	r1, r3
 80027e8:	2904      	cmp	r1, #4
 80027ea:	d028      	beq.n	800283e <__aeabi_d2f+0xc2>
 80027ec:	3304      	adds	r3, #4
 80027ee:	0159      	lsls	r1, r3, #5
 80027f0:	d525      	bpl.n	800283e <__aeabi_d2f+0xc2>
 80027f2:	3401      	adds	r4, #1
 80027f4:	2300      	movs	r3, #0
 80027f6:	b2e0      	uxtb	r0, r4
 80027f8:	e7d6      	b.n	80027a8 <__aeabi_d2f+0x2c>
 80027fa:	0021      	movs	r1, r4
 80027fc:	3117      	adds	r1, #23
 80027fe:	dbdb      	blt.n	80027b8 <__aeabi_d2f+0x3c>
 8002800:	2180      	movs	r1, #128	@ 0x80
 8002802:	201e      	movs	r0, #30
 8002804:	0409      	lsls	r1, r1, #16
 8002806:	4339      	orrs	r1, r7
 8002808:	1b00      	subs	r0, r0, r4
 800280a:	281f      	cmp	r0, #31
 800280c:	dd1b      	ble.n	8002846 <__aeabi_d2f+0xca>
 800280e:	2602      	movs	r6, #2
 8002810:	4276      	negs	r6, r6
 8002812:	1b34      	subs	r4, r6, r4
 8002814:	000e      	movs	r6, r1
 8002816:	40e6      	lsrs	r6, r4
 8002818:	0034      	movs	r4, r6
 800281a:	2820      	cmp	r0, #32
 800281c:	d004      	beq.n	8002828 <__aeabi_d2f+0xac>
 800281e:	4817      	ldr	r0, [pc, #92]	@ (800287c <__aeabi_d2f+0x100>)
 8002820:	4684      	mov	ip, r0
 8002822:	4463      	add	r3, ip
 8002824:	4099      	lsls	r1, r3
 8002826:	430d      	orrs	r5, r1
 8002828:	002b      	movs	r3, r5
 800282a:	1e59      	subs	r1, r3, #1
 800282c:	418b      	sbcs	r3, r1
 800282e:	4323      	orrs	r3, r4
 8002830:	0759      	lsls	r1, r3, #29
 8002832:	d015      	beq.n	8002860 <__aeabi_d2f+0xe4>
 8002834:	210f      	movs	r1, #15
 8002836:	2400      	movs	r4, #0
 8002838:	4019      	ands	r1, r3
 800283a:	2904      	cmp	r1, #4
 800283c:	d117      	bne.n	800286e <__aeabi_d2f+0xf2>
 800283e:	019b      	lsls	r3, r3, #6
 8002840:	0a5b      	lsrs	r3, r3, #9
 8002842:	b2e0      	uxtb	r0, r4
 8002844:	e7b0      	b.n	80027a8 <__aeabi_d2f+0x2c>
 8002846:	4c0e      	ldr	r4, [pc, #56]	@ (8002880 <__aeabi_d2f+0x104>)
 8002848:	191c      	adds	r4, r3, r4
 800284a:	002b      	movs	r3, r5
 800284c:	40a5      	lsls	r5, r4
 800284e:	40c3      	lsrs	r3, r0
 8002850:	40a1      	lsls	r1, r4
 8002852:	1e68      	subs	r0, r5, #1
 8002854:	4185      	sbcs	r5, r0
 8002856:	4329      	orrs	r1, r5
 8002858:	430b      	orrs	r3, r1
 800285a:	2400      	movs	r4, #0
 800285c:	0759      	lsls	r1, r3, #29
 800285e:	d1c1      	bne.n	80027e4 <__aeabi_d2f+0x68>
 8002860:	019b      	lsls	r3, r3, #6
 8002862:	2000      	movs	r0, #0
 8002864:	0a5b      	lsrs	r3, r3, #9
 8002866:	e79f      	b.n	80027a8 <__aeabi_d2f+0x2c>
 8002868:	08db      	lsrs	r3, r3, #3
 800286a:	b2e0      	uxtb	r0, r4
 800286c:	e79c      	b.n	80027a8 <__aeabi_d2f+0x2c>
 800286e:	3304      	adds	r3, #4
 8002870:	e7e5      	b.n	800283e <__aeabi_d2f+0xc2>
 8002872:	46c0      	nop			@ (mov r8, r8)
 8002874:	000007fe 	.word	0x000007fe
 8002878:	fffffc80 	.word	0xfffffc80
 800287c:	fffffca2 	.word	0xfffffca2
 8002880:	fffffc82 	.word	0xfffffc82

08002884 <__clzsi2>:
 8002884:	211c      	movs	r1, #28
 8002886:	2301      	movs	r3, #1
 8002888:	041b      	lsls	r3, r3, #16
 800288a:	4298      	cmp	r0, r3
 800288c:	d301      	bcc.n	8002892 <__clzsi2+0xe>
 800288e:	0c00      	lsrs	r0, r0, #16
 8002890:	3910      	subs	r1, #16
 8002892:	0a1b      	lsrs	r3, r3, #8
 8002894:	4298      	cmp	r0, r3
 8002896:	d301      	bcc.n	800289c <__clzsi2+0x18>
 8002898:	0a00      	lsrs	r0, r0, #8
 800289a:	3908      	subs	r1, #8
 800289c:	091b      	lsrs	r3, r3, #4
 800289e:	4298      	cmp	r0, r3
 80028a0:	d301      	bcc.n	80028a6 <__clzsi2+0x22>
 80028a2:	0900      	lsrs	r0, r0, #4
 80028a4:	3904      	subs	r1, #4
 80028a6:	a202      	add	r2, pc, #8	@ (adr r2, 80028b0 <__clzsi2+0x2c>)
 80028a8:	5c10      	ldrb	r0, [r2, r0]
 80028aa:	1840      	adds	r0, r0, r1
 80028ac:	4770      	bx	lr
 80028ae:	46c0      	nop			@ (mov r8, r8)
 80028b0:	02020304 	.word	0x02020304
 80028b4:	01010101 	.word	0x01010101
	...

080028c0 <__clzdi2>:
 80028c0:	b510      	push	{r4, lr}
 80028c2:	2900      	cmp	r1, #0
 80028c4:	d103      	bne.n	80028ce <__clzdi2+0xe>
 80028c6:	f7ff ffdd 	bl	8002884 <__clzsi2>
 80028ca:	3020      	adds	r0, #32
 80028cc:	e002      	b.n	80028d4 <__clzdi2+0x14>
 80028ce:	0008      	movs	r0, r1
 80028d0:	f7ff ffd8 	bl	8002884 <__clzsi2>
 80028d4:	bd10      	pop	{r4, pc}
 80028d6:	46c0      	nop			@ (mov r8, r8)

080028d8 <BQ769x2_InitState>:
		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };

/*initialze BQ state struct*/
void BQ769x2_InitState(BQState *s, void *i2c_hdl, uint8_t i2c_adr, uint8_t crc_mode, void *tim_hdl,
		uint16_t ACTIVE_CELLS, GPIO_TypeDef * RST_SHUT_PORT, uint8_t RST_SHUT_PIN, GPIO_TypeDef * CFETOFF_PORT,
		uint8_t CFETOFF_PIN, GPIO_TypeDef * DFETOFF_PORT, uint8_t DFETOFF_PIN) {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	60f8      	str	r0, [r7, #12]
 80028e0:	60b9      	str	r1, [r7, #8]
 80028e2:	0019      	movs	r1, r3
 80028e4:	1dfb      	adds	r3, r7, #7
 80028e6:	701a      	strb	r2, [r3, #0]
 80028e8:	1dbb      	adds	r3, r7, #6
 80028ea:	1c0a      	adds	r2, r1, #0
 80028ec:	701a      	strb	r2, [r3, #0]
	s->i2c_hdl = i2c_hdl;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	605a      	str	r2, [r3, #4]
	s->i2c_adr = i2c_adr;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	1dfa      	adds	r2, r7, #7
 80028f8:	7812      	ldrb	r2, [r2, #0]
 80028fa:	721a      	strb	r2, [r3, #8]
	s->i2c_crc = crc_mode;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	1dba      	adds	r2, r7, #6
 8002900:	7812      	ldrb	r2, [r2, #0]
 8002902:	725a      	strb	r2, [r3, #9]
	s->tim_hdl = tim_hdl;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	69ba      	ldr	r2, [r7, #24]
 8002908:	60da      	str	r2, [r3, #12]
	s->ActiveCells = ACTIVE_CELLS,
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	221c      	movs	r2, #28
 800290e:	18ba      	adds	r2, r7, r2
 8002910:	8812      	ldrh	r2, [r2, #0]
 8002912:	801a      	strh	r2, [r3, #0]
	s->RST_SHUT_PORT = RST_SHUT_PORT;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	6a3a      	ldr	r2, [r7, #32]
 8002918:	611a      	str	r2, [r3, #16]
	s->RST_SHUT_PIN = RST_SHUT_PIN;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2224      	movs	r2, #36	@ 0x24
 800291e:	18ba      	adds	r2, r7, r2
 8002920:	7812      	ldrb	r2, [r2, #0]
 8002922:	751a      	strb	r2, [r3, #20]
	s->CFETOFF_PORT = CFETOFF_PORT;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002928:	619a      	str	r2, [r3, #24]
	s->CFETOFF_PIN = CFETOFF_PIN;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	222c      	movs	r2, #44	@ 0x2c
 800292e:	18ba      	adds	r2, r7, r2
 8002930:	7812      	ldrb	r2, [r2, #0]
 8002932:	771a      	strb	r2, [r3, #28]
	s->DFETOFF_PORT = DFETOFF_PORT;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002938:	621a      	str	r2, [r3, #32]
	s->DFETOFF_PIN = DFETOFF_PIN;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2234      	movs	r2, #52	@ 0x34
 800293e:	18ba      	adds	r2, r7, r2
 8002940:	2124      	movs	r1, #36	@ 0x24
 8002942:	7812      	ldrb	r2, [r2, #0]
 8002944:	545a      	strb	r2, [r3, r1]
}
 8002946:	46c0      	nop			@ (mov r8, r8)
 8002948:	46bd      	mov	sp, r7
 800294a:	b004      	add	sp, #16
 800294c:	bd80      	pop	{r7, pc}

0800294e <Checksum>:

/*Calculates the checksum when writing to a RAM register. The checksum is the inverse of the sum of the bytes.*/
unsigned char Checksum(unsigned char *ptr, unsigned char len)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
 8002956:	000a      	movs	r2, r1
 8002958:	1cfb      	adds	r3, r7, #3
 800295a:	701a      	strb	r2, [r3, #0]
	unsigned char i;
	unsigned char checksum = 0;
 800295c:	230e      	movs	r3, #14
 800295e:	18fb      	adds	r3, r7, r3
 8002960:	2200      	movs	r2, #0
 8002962:	701a      	strb	r2, [r3, #0]

	for (i = 0; i < len; i++)
 8002964:	230f      	movs	r3, #15
 8002966:	18fb      	adds	r3, r7, r3
 8002968:	2200      	movs	r2, #0
 800296a:	701a      	strb	r2, [r3, #0]
 800296c:	e010      	b.n	8002990 <Checksum+0x42>
		checksum += ptr[i];
 800296e:	200f      	movs	r0, #15
 8002970:	183b      	adds	r3, r7, r0
 8002972:	781b      	ldrb	r3, [r3, #0]
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	18d3      	adds	r3, r2, r3
 8002978:	7819      	ldrb	r1, [r3, #0]
 800297a:	220e      	movs	r2, #14
 800297c:	18bb      	adds	r3, r7, r2
 800297e:	18ba      	adds	r2, r7, r2
 8002980:	7812      	ldrb	r2, [r2, #0]
 8002982:	188a      	adds	r2, r1, r2
 8002984:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < len; i++)
 8002986:	183b      	adds	r3, r7, r0
 8002988:	781a      	ldrb	r2, [r3, #0]
 800298a:	183b      	adds	r3, r7, r0
 800298c:	3201      	adds	r2, #1
 800298e:	701a      	strb	r2, [r3, #0]
 8002990:	230f      	movs	r3, #15
 8002992:	18fa      	adds	r2, r7, r3
 8002994:	1cfb      	adds	r3, r7, #3
 8002996:	7812      	ldrb	r2, [r2, #0]
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	429a      	cmp	r2, r3
 800299c:	d3e7      	bcc.n	800296e <Checksum+0x20>

	checksum = 0xff & ~checksum;
 800299e:	210e      	movs	r1, #14
 80029a0:	187b      	adds	r3, r7, r1
 80029a2:	187a      	adds	r2, r7, r1
 80029a4:	7812      	ldrb	r2, [r2, #0]
 80029a6:	43d2      	mvns	r2, r2
 80029a8:	701a      	strb	r2, [r3, #0]

	return (checksum);
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	781b      	ldrb	r3, [r3, #0]
}
 80029ae:	0018      	movs	r0, r3
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b004      	add	sp, #16
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <CRC8>:

/*Calculates CRC8 for passed bytes. Used in i2c read and write functions*/
unsigned char CRC8(unsigned char *ptr, unsigned char len)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b084      	sub	sp, #16
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
 80029be:	000a      	movs	r2, r1
 80029c0:	1cfb      	adds	r3, r7, #3
 80029c2:	701a      	strb	r2, [r3, #0]
	unsigned char i;
	unsigned char crc = 0;
 80029c4:	230e      	movs	r3, #14
 80029c6:	18fb      	adds	r3, r7, r3
 80029c8:	2200      	movs	r2, #0
 80029ca:	701a      	strb	r2, [r3, #0]
	while (len-- != 0) {
 80029cc:	e03e      	b.n	8002a4c <CRC8+0x96>
		for (i = 0x80; i != 0; i /= 2) {
 80029ce:	230f      	movs	r3, #15
 80029d0:	18fb      	adds	r3, r7, r3
 80029d2:	2280      	movs	r2, #128	@ 0x80
 80029d4:	701a      	strb	r2, [r3, #0]
 80029d6:	e031      	b.n	8002a3c <CRC8+0x86>
			if ((crc & 0x80) != 0) {
 80029d8:	210e      	movs	r1, #14
 80029da:	187b      	adds	r3, r7, r1
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	b25b      	sxtb	r3, r3
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	da0d      	bge.n	8002a00 <CRC8+0x4a>
				crc *= 2;
 80029e4:	187a      	adds	r2, r7, r1
 80029e6:	187b      	adds	r3, r7, r1
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	18db      	adds	r3, r3, r3
 80029ec:	7013      	strb	r3, [r2, #0]
				crc ^= 0x107;
 80029ee:	187b      	adds	r3, r7, r1
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	b25b      	sxtb	r3, r3
 80029f4:	2207      	movs	r2, #7
 80029f6:	4053      	eors	r3, r2
 80029f8:	b25a      	sxtb	r2, r3
 80029fa:	187b      	adds	r3, r7, r1
 80029fc:	701a      	strb	r2, [r3, #0]
 80029fe:	e005      	b.n	8002a0c <CRC8+0x56>
			} else
				crc *= 2;
 8002a00:	230e      	movs	r3, #14
 8002a02:	18fa      	adds	r2, r7, r3
 8002a04:	18fb      	adds	r3, r7, r3
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	18db      	adds	r3, r3, r3
 8002a0a:	7013      	strb	r3, [r2, #0]

			if ((*ptr & i) != 0)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	781b      	ldrb	r3, [r3, #0]
 8002a10:	220f      	movs	r2, #15
 8002a12:	18ba      	adds	r2, r7, r2
 8002a14:	7812      	ldrb	r2, [r2, #0]
 8002a16:	4013      	ands	r3, r2
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d008      	beq.n	8002a30 <CRC8+0x7a>
				crc ^= 0x107;
 8002a1e:	210e      	movs	r1, #14
 8002a20:	187b      	adds	r3, r7, r1
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	b25b      	sxtb	r3, r3
 8002a26:	2207      	movs	r2, #7
 8002a28:	4053      	eors	r3, r2
 8002a2a:	b25a      	sxtb	r2, r3
 8002a2c:	187b      	adds	r3, r7, r1
 8002a2e:	701a      	strb	r2, [r3, #0]
		for (i = 0x80; i != 0; i /= 2) {
 8002a30:	220f      	movs	r2, #15
 8002a32:	18bb      	adds	r3, r7, r2
 8002a34:	18ba      	adds	r2, r7, r2
 8002a36:	7812      	ldrb	r2, [r2, #0]
 8002a38:	0852      	lsrs	r2, r2, #1
 8002a3a:	701a      	strb	r2, [r3, #0]
 8002a3c:	230f      	movs	r3, #15
 8002a3e:	18fb      	adds	r3, r7, r3
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1c8      	bne.n	80029d8 <CRC8+0x22>
		}
		ptr++;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	3301      	adds	r3, #1
 8002a4a:	607b      	str	r3, [r7, #4]
	while (len-- != 0) {
 8002a4c:	1cfb      	adds	r3, r7, #3
 8002a4e:	781b      	ldrb	r3, [r3, #0]
 8002a50:	1cfa      	adds	r2, r7, #3
 8002a52:	1e59      	subs	r1, r3, #1
 8002a54:	7011      	strb	r1, [r2, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1b9      	bne.n	80029ce <CRC8+0x18>
	}
	return (crc);
 8002a5a:	230e      	movs	r3, #14
 8002a5c:	18fb      	adds	r3, r7, r3
 8002a5e:	781b      	ldrb	r3, [r3, #0]
}
 8002a60:	0018      	movs	r0, r3
 8002a62:	46bd      	mov	sp, r7
 8002a64:	b004      	add	sp, #16
 8002a66:	bd80      	pop	{r7, pc}

08002a68 <I2C_WriteReg>:

/* BQ Specific I2C Functions -----------------------------------------------*/
void I2C_WriteReg(BQState *s, uint8_t reg_addr, uint8_t *reg_data,
		uint8_t count) {
 8002a68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a6a:	b097      	sub	sp, #92	@ 0x5c
 8002a6c:	af04      	add	r7, sp, #16
 8002a6e:	60f8      	str	r0, [r7, #12]
 8002a70:	0008      	movs	r0, r1
 8002a72:	607a      	str	r2, [r7, #4]
 8002a74:	0019      	movs	r1, r3
 8002a76:	260b      	movs	r6, #11
 8002a78:	19bb      	adds	r3, r7, r6
 8002a7a:	1c02      	adds	r2, r0, #0
 8002a7c:	701a      	strb	r2, [r3, #0]
 8002a7e:	230a      	movs	r3, #10
 8002a80:	18fb      	adds	r3, r7, r3
 8002a82:	1c0a      	adds	r2, r1, #0
 8002a84:	701a      	strb	r2, [r3, #0]
	uint8_t TX_Buffer[MAX_BUFFER_SIZE] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 8002a86:	251c      	movs	r5, #28
 8002a88:	1979      	adds	r1, r7, r5
 8002a8a:	4a4e      	ldr	r2, [pc, #312]	@ (8002bc4 <I2C_WriteReg+0x15c>)
 8002a8c:	000b      	movs	r3, r1
 8002a8e:	ca11      	ldmia	r2!, {r0, r4}
 8002a90:	c311      	stmia	r3!, {r0, r4}
 8002a92:	8810      	ldrh	r0, [r2, #0]
 8002a94:	8018      	strh	r0, [r3, #0]
 8002a96:	7892      	ldrb	r2, [r2, #2]
 8002a98:	709a      	strb	r2, [r3, #2]
 8002a9a:	230b      	movs	r3, #11
 8002a9c:	18cb      	adds	r3, r1, r3
 8002a9e:	2215      	movs	r2, #21
 8002aa0:	2100      	movs	r1, #0
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	f008 f992 	bl	800adcc <memset>
			0x00, 0x00, 0x00, 0x00 };
	if (s->i2c_crc)
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	7a5b      	ldrb	r3, [r3, #9]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d06d      	beq.n	8002b8c <I2C_WriteReg+0x124>
	{
		uint8_t crc_count = 0;
 8002ab0:	213f      	movs	r1, #63	@ 0x3f
 8002ab2:	187b      	adds	r3, r7, r1
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	701a      	strb	r2, [r3, #0]
		crc_count = count * 2;
 8002ab8:	187a      	adds	r2, r7, r1
 8002aba:	230a      	movs	r3, #10
 8002abc:	18fb      	adds	r3, r7, r3
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	18db      	adds	r3, r3, r3
 8002ac2:	7013      	strb	r3, [r2, #0]
		uint8_t crc1stByteBuffer[3] = { 0x10, reg_addr, reg_data[0] };
 8002ac4:	2118      	movs	r1, #24
 8002ac6:	187b      	adds	r3, r7, r1
 8002ac8:	2210      	movs	r2, #16
 8002aca:	701a      	strb	r2, [r3, #0]
 8002acc:	187b      	adds	r3, r7, r1
 8002ace:	19ba      	adds	r2, r7, r6
 8002ad0:	7812      	ldrb	r2, [r2, #0]
 8002ad2:	705a      	strb	r2, [r3, #1]
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	781a      	ldrb	r2, [r3, #0]
 8002ad8:	187b      	adds	r3, r7, r1
 8002ada:	709a      	strb	r2, [r3, #2]
		unsigned int j;
		unsigned int i;
		uint8_t temp_crc_buffer[3];

		TX_Buffer[0] = reg_data[0];
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	781a      	ldrb	r2, [r3, #0]
 8002ae0:	197b      	adds	r3, r7, r5
 8002ae2:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = CRC8(crc1stByteBuffer, 3);
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	2103      	movs	r1, #3
 8002ae8:	0018      	movs	r0, r3
 8002aea:	f7ff ff64 	bl	80029b6 <CRC8>
 8002aee:	0003      	movs	r3, r0
 8002af0:	001a      	movs	r2, r3
 8002af2:	197b      	adds	r3, r7, r5
 8002af4:	705a      	strb	r2, [r3, #1]

		j = 2;
 8002af6:	2302      	movs	r3, #2
 8002af8:	647b      	str	r3, [r7, #68]	@ 0x44
		for (i = 1; i < count; i++) {
 8002afa:	2301      	movs	r3, #1
 8002afc:	643b      	str	r3, [r7, #64]	@ 0x40
 8002afe:	e025      	b.n	8002b4c <I2C_WriteReg+0xe4>
			TX_Buffer[j] = reg_data[i];
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b04:	18d3      	adds	r3, r2, r3
 8002b06:	7819      	ldrb	r1, [r3, #0]
 8002b08:	241c      	movs	r4, #28
 8002b0a:	193a      	adds	r2, r7, r4
 8002b0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b0e:	18d3      	adds	r3, r2, r3
 8002b10:	1c0a      	adds	r2, r1, #0
 8002b12:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 8002b14:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b16:	3301      	adds	r3, #1
 8002b18:	647b      	str	r3, [r7, #68]	@ 0x44
			temp_crc_buffer[0] = reg_data[i];
 8002b1a:	687a      	ldr	r2, [r7, #4]
 8002b1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b1e:	18d3      	adds	r3, r2, r3
 8002b20:	781a      	ldrb	r2, [r3, #0]
 8002b22:	2114      	movs	r1, #20
 8002b24:	187b      	adds	r3, r7, r1
 8002b26:	701a      	strb	r2, [r3, #0]
			TX_Buffer[j] = CRC8(temp_crc_buffer, 1);
 8002b28:	187b      	adds	r3, r7, r1
 8002b2a:	2101      	movs	r1, #1
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f7ff ff42 	bl	80029b6 <CRC8>
 8002b32:	0003      	movs	r3, r0
 8002b34:	0019      	movs	r1, r3
 8002b36:	193a      	adds	r2, r7, r4
 8002b38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b3a:	18d3      	adds	r3, r2, r3
 8002b3c:	1c0a      	adds	r2, r1, #0
 8002b3e:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 8002b40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b42:	3301      	adds	r3, #1
 8002b44:	647b      	str	r3, [r7, #68]	@ 0x44
		for (i = 1; i < count; i++) {
 8002b46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b48:	3301      	adds	r3, #1
 8002b4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8002b4c:	230a      	movs	r3, #10
 8002b4e:	18fb      	adds	r3, r7, r3
 8002b50:	781b      	ldrb	r3, [r3, #0]
 8002b52:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d3d3      	bcc.n	8002b00 <I2C_WriteReg+0x98>
		}

		HAL_I2C_Mem_Write(s->i2c_hdl, s->i2c_adr, reg_addr, 1, TX_Buffer,
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6858      	ldr	r0, [r3, #4]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	7a1b      	ldrb	r3, [r3, #8]
 8002b60:	001c      	movs	r4, r3
 8002b62:	230b      	movs	r3, #11
 8002b64:	18fb      	adds	r3, r7, r3
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	b299      	uxth	r1, r3
 8002b6a:	233f      	movs	r3, #63	@ 0x3f
 8002b6c:	18fb      	adds	r3, r7, r3
 8002b6e:	781b      	ldrb	r3, [r3, #0]
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	22fa      	movs	r2, #250	@ 0xfa
 8002b74:	0092      	lsls	r2, r2, #2
 8002b76:	9202      	str	r2, [sp, #8]
 8002b78:	9301      	str	r3, [sp, #4]
 8002b7a:	231c      	movs	r3, #28
 8002b7c:	18fb      	adds	r3, r7, r3
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	2301      	movs	r3, #1
 8002b82:	000a      	movs	r2, r1
 8002b84:	0021      	movs	r1, r4
 8002b86:	f003 fe43 	bl	8006810 <HAL_I2C_Mem_Write>
	}
	else {
		HAL_I2C_Mem_Write(s->i2c_hdl, s->i2c_adr, reg_addr, 1, reg_data, count, 1000);
	}

}
 8002b8a:	e017      	b.n	8002bbc <I2C_WriteReg+0x154>
		HAL_I2C_Mem_Write(s->i2c_hdl, s->i2c_adr, reg_addr, 1, reg_data, count, 1000);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	6858      	ldr	r0, [r3, #4]
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	7a1b      	ldrb	r3, [r3, #8]
 8002b94:	001c      	movs	r4, r3
 8002b96:	230b      	movs	r3, #11
 8002b98:	18fb      	adds	r3, r7, r3
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	b299      	uxth	r1, r3
 8002b9e:	230a      	movs	r3, #10
 8002ba0:	18fb      	adds	r3, r7, r3
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	22fa      	movs	r2, #250	@ 0xfa
 8002ba8:	0092      	lsls	r2, r2, #2
 8002baa:	9202      	str	r2, [sp, #8]
 8002bac:	9301      	str	r3, [sp, #4]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	9300      	str	r3, [sp, #0]
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	000a      	movs	r2, r1
 8002bb6:	0021      	movs	r1, r4
 8002bb8:	f003 fe2a 	bl	8006810 <HAL_I2C_Mem_Write>
}
 8002bbc:	46c0      	nop			@ (mov r8, r8)
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	b013      	add	sp, #76	@ 0x4c
 8002bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bc4:	0800cd78 	.word	0x0800cd78

08002bc8 <I2C_BQ769x2_ReadReg>:

/* Read Register, version which doesn't segfault */
int I2C_BQ769x2_ReadReg(BQState *s, uint8_t reg_addr, uint8_t *reg_data,
		uint8_t count) {
 8002bc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bca:	b09f      	sub	sp, #124	@ 0x7c
 8002bcc:	af04      	add	r7, sp, #16
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	0008      	movs	r0, r1
 8002bd2:	607a      	str	r2, [r7, #4]
 8002bd4:	0019      	movs	r1, r3
 8002bd6:	260b      	movs	r6, #11
 8002bd8:	19bb      	adds	r3, r7, r6
 8002bda:	1c02      	adds	r2, r0, #0
 8002bdc:	701a      	strb	r2, [r3, #0]
 8002bde:	230a      	movs	r3, #10
 8002be0:	18fb      	adds	r3, r7, r3
 8002be2:	1c0a      	adds	r2, r1, #0
 8002be4:	701a      	strb	r2, [r3, #0]
	unsigned int RX_CRC_Fail = 0; // reset to 0. If in CRC Mode and CRC fails, this will be incremented.
 8002be6:	2300      	movs	r3, #0
 8002be8:	667b      	str	r3, [r7, #100]	@ 0x64
	uint8_t RX_Buffer[MAX_BUFFER_SIZE] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 8002bea:	2238      	movs	r2, #56	@ 0x38
 8002bec:	18bb      	adds	r3, r7, r2
 8002bee:	4a66      	ldr	r2, [pc, #408]	@ (8002d88 <I2C_BQ769x2_ReadReg+0x1c0>)
 8002bf0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002bf2:	c313      	stmia	r3!, {r0, r1, r4}
 8002bf4:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002bf6:	c313      	stmia	r3!, {r0, r1, r4}
 8002bf8:	ca03      	ldmia	r2!, {r0, r1}
 8002bfa:	c303      	stmia	r3!, {r0, r1}
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
			0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
			0x00, 0x00, 0x00, 0x00 };

	//uint8_t RX_Buffer[MAX_BUFFER_SIZE] = {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
	if (s->i2c_crc) {
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	7a5b      	ldrb	r3, [r3, #9]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d100      	bne.n	8002c06 <I2C_BQ769x2_ReadReg+0x3e>
 8002c04:	e0a3      	b.n	8002d4e <I2C_BQ769x2_ReadReg+0x186>
		uint8_t crc_count = 0;
 8002c06:	235b      	movs	r3, #91	@ 0x5b
 8002c08:	18fb      	adds	r3, r7, r3
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	701a      	strb	r2, [r3, #0]
		//uint8_t ReceiveBuffer [10] = {0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00};
		uint8_t ReceiveBuffer[32] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 8002c0e:	2510      	movs	r5, #16
 8002c10:	197b      	adds	r3, r7, r5
 8002c12:	4a5d      	ldr	r2, [pc, #372]	@ (8002d88 <I2C_BQ769x2_ReadReg+0x1c0>)
 8002c14:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002c16:	c313      	stmia	r3!, {r0, r1, r4}
 8002c18:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002c1a:	c313      	stmia	r3!, {r0, r1, r4}
 8002c1c:	ca03      	ldmia	r2!, {r0, r1}
 8002c1e:	c303      	stmia	r3!, {r0, r1}
				0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
				0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
				0x00, 0x00, 0x00, 0x00, 0x00 };
		crc_count = count * 2;
 8002c20:	235b      	movs	r3, #91	@ 0x5b
 8002c22:	18fa      	adds	r2, r7, r3
 8002c24:	210a      	movs	r1, #10
 8002c26:	187b      	adds	r3, r7, r1
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	18db      	adds	r3, r3, r3
 8002c2c:	7013      	strb	r3, [r2, #0]
		unsigned int j;
		unsigned int i;
		unsigned char CRCc = 0;
 8002c2e:	225a      	movs	r2, #90	@ 0x5a
 8002c30:	18bb      	adds	r3, r7, r2
 8002c32:	2200      	movs	r2, #0
 8002c34:	701a      	strb	r2, [r3, #0]
		uint8_t temp_crc_buffer[3];

		HAL_I2C_Mem_Read(s->i2c_hdl, s->i2c_adr, reg_addr, 1, ReceiveBuffer,
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6858      	ldr	r0, [r3, #4]
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	7a1b      	ldrb	r3, [r3, #8]
 8002c3e:	001c      	movs	r4, r3
 8002c40:	19bb      	adds	r3, r7, r6
 8002c42:	781b      	ldrb	r3, [r3, #0]
 8002c44:	b299      	uxth	r1, r3
 8002c46:	235b      	movs	r3, #91	@ 0x5b
 8002c48:	18fb      	adds	r3, r7, r3
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	22fa      	movs	r2, #250	@ 0xfa
 8002c50:	0092      	lsls	r2, r2, #2
 8002c52:	9202      	str	r2, [sp, #8]
 8002c54:	9301      	str	r3, [sp, #4]
 8002c56:	197b      	adds	r3, r7, r5
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	000a      	movs	r2, r1
 8002c5e:	0021      	movs	r1, r4
 8002c60:	f003 ff04 	bl	8006a6c <HAL_I2C_Mem_Read>
				crc_count, 1000);
		uint8_t crc1stByteBuffer[4] = { 0x10, reg_addr, 0x11, ReceiveBuffer[0] };
 8002c64:	2130      	movs	r1, #48	@ 0x30
 8002c66:	187b      	adds	r3, r7, r1
 8002c68:	2210      	movs	r2, #16
 8002c6a:	701a      	strb	r2, [r3, #0]
 8002c6c:	187b      	adds	r3, r7, r1
 8002c6e:	19ba      	adds	r2, r7, r6
 8002c70:	7812      	ldrb	r2, [r2, #0]
 8002c72:	705a      	strb	r2, [r3, #1]
 8002c74:	187b      	adds	r3, r7, r1
 8002c76:	2211      	movs	r2, #17
 8002c78:	709a      	strb	r2, [r3, #2]
 8002c7a:	197b      	adds	r3, r7, r5
 8002c7c:	781a      	ldrb	r2, [r3, #0]
 8002c7e:	187b      	adds	r3, r7, r1
 8002c80:	70da      	strb	r2, [r3, #3]
		CRCc = CRC8(crc1stByteBuffer, 4);
 8002c82:	265a      	movs	r6, #90	@ 0x5a
 8002c84:	19bc      	adds	r4, r7, r6
 8002c86:	187b      	adds	r3, r7, r1
 8002c88:	2104      	movs	r1, #4
 8002c8a:	0018      	movs	r0, r3
 8002c8c:	f7ff fe93 	bl	80029b6 <CRC8>
 8002c90:	0003      	movs	r3, r0
 8002c92:	7023      	strb	r3, [r4, #0]
		if (CRCc != ReceiveBuffer[1]) {
 8002c94:	197b      	adds	r3, r7, r5
 8002c96:	785b      	ldrb	r3, [r3, #1]
 8002c98:	19ba      	adds	r2, r7, r6
 8002c9a:	7812      	ldrb	r2, [r2, #0]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d002      	beq.n	8002ca6 <I2C_BQ769x2_ReadReg+0xde>
			RX_CRC_Fail += 1;
 8002ca0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	667b      	str	r3, [r7, #100]	@ 0x64
		}
		RX_Buffer[0] = ReceiveBuffer[0];
 8002ca6:	2310      	movs	r3, #16
 8002ca8:	18fb      	adds	r3, r7, r3
 8002caa:	781a      	ldrb	r2, [r3, #0]
 8002cac:	2338      	movs	r3, #56	@ 0x38
 8002cae:	18fb      	adds	r3, r7, r3
 8002cb0:	701a      	strb	r2, [r3, #0]

		j = 2;
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	663b      	str	r3, [r7, #96]	@ 0x60
		for (i = 1; i < count; i++) {
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cba:	e02e      	b.n	8002d1a <I2C_BQ769x2_ReadReg+0x152>
			RX_Buffer[i] = ReceiveBuffer[j];
 8002cbc:	2510      	movs	r5, #16
 8002cbe:	197a      	adds	r2, r7, r5
 8002cc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cc2:	18d3      	adds	r3, r2, r3
 8002cc4:	7819      	ldrb	r1, [r3, #0]
 8002cc6:	2338      	movs	r3, #56	@ 0x38
 8002cc8:	18fa      	adds	r2, r7, r3
 8002cca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ccc:	18d3      	adds	r3, r2, r3
 8002cce:	1c0a      	adds	r2, r1, #0
 8002cd0:	701a      	strb	r2, [r3, #0]
			temp_crc_buffer[0] = ReceiveBuffer[j];
 8002cd2:	197a      	adds	r2, r7, r5
 8002cd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cd6:	18d3      	adds	r3, r2, r3
 8002cd8:	781a      	ldrb	r2, [r3, #0]
 8002cda:	2134      	movs	r1, #52	@ 0x34
 8002cdc:	187b      	adds	r3, r7, r1
 8002cde:	701a      	strb	r2, [r3, #0]
			j = j + 1;
 8002ce0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	663b      	str	r3, [r7, #96]	@ 0x60
			CRCc = CRC8(temp_crc_buffer, 1);
 8002ce6:	265a      	movs	r6, #90	@ 0x5a
 8002ce8:	19bc      	adds	r4, r7, r6
 8002cea:	187b      	adds	r3, r7, r1
 8002cec:	2101      	movs	r1, #1
 8002cee:	0018      	movs	r0, r3
 8002cf0:	f7ff fe61 	bl	80029b6 <CRC8>
 8002cf4:	0003      	movs	r3, r0
 8002cf6:	7023      	strb	r3, [r4, #0]
			if (CRCc != ReceiveBuffer[j])
 8002cf8:	197a      	adds	r2, r7, r5
 8002cfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002cfc:	18d3      	adds	r3, r2, r3
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	19ba      	adds	r2, r7, r6
 8002d02:	7812      	ldrb	r2, [r2, #0]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d002      	beq.n	8002d0e <I2C_BQ769x2_ReadReg+0x146>
				RX_CRC_Fail += 1;
 8002d08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	667b      	str	r3, [r7, #100]	@ 0x64
			j = j + 1;
 8002d0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002d10:	3301      	adds	r3, #1
 8002d12:	663b      	str	r3, [r7, #96]	@ 0x60
		for (i = 1; i < count; i++) {
 8002d14:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d16:	3301      	adds	r3, #1
 8002d18:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002d1a:	230a      	movs	r3, #10
 8002d1c:	18fb      	adds	r3, r7, r3
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d3ca      	bcc.n	8002cbc <I2C_BQ769x2_ReadReg+0xf4>
		}
		CopyArray(RX_Buffer, reg_data, crc_count);
 8002d26:	235b      	movs	r3, #91	@ 0x5b
 8002d28:	18fb      	adds	r3, r7, r3
 8002d2a:	781a      	ldrb	r2, [r3, #0]
 8002d2c:	6879      	ldr	r1, [r7, #4]
 8002d2e:	2338      	movs	r3, #56	@ 0x38
 8002d30:	18fb      	adds	r3, r7, r3
 8002d32:	0018      	movs	r0, r3
 8002d34:	f002 fdbf 	bl	80058b6 <CopyArray>
		s->CRC_Fail += RX_CRC_Fail;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2284      	movs	r2, #132	@ 0x84
 8002d3c:	5a9a      	ldrh	r2, [r3, r2]
 8002d3e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	18d3      	adds	r3, r2, r3
 8002d44:	b299      	uxth	r1, r3
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2284      	movs	r2, #132	@ 0x84
 8002d4a:	5299      	strh	r1, [r3, r2]
 8002d4c:	e017      	b.n	8002d7e <I2C_BQ769x2_ReadReg+0x1b6>
	} else {
		HAL_I2C_Mem_Read(s->i2c_hdl, s->i2c_adr, reg_addr, 1, reg_data, count, 1000);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6858      	ldr	r0, [r3, #4]
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	7a1b      	ldrb	r3, [r3, #8]
 8002d56:	001c      	movs	r4, r3
 8002d58:	230b      	movs	r3, #11
 8002d5a:	18fb      	adds	r3, r7, r3
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	b299      	uxth	r1, r3
 8002d60:	230a      	movs	r3, #10
 8002d62:	18fb      	adds	r3, r7, r3
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	22fa      	movs	r2, #250	@ 0xfa
 8002d6a:	0092      	lsls	r2, r2, #2
 8002d6c:	9202      	str	r2, [sp, #8]
 8002d6e:	9301      	str	r3, [sp, #4]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	2301      	movs	r3, #1
 8002d76:	000a      	movs	r2, r1
 8002d78:	0021      	movs	r1, r4
 8002d7a:	f003 fe77 	bl	8006a6c <HAL_I2C_Mem_Read>
	}
	return 0;
 8002d7e:	2300      	movs	r3, #0
}
 8002d80:	0018      	movs	r0, r3
 8002d82:	46bd      	mov	sp, r7
 8002d84:	b01b      	add	sp, #108	@ 0x6c
 8002d86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d88:	0800cd98 	.word	0x0800cd98

08002d8c <BQ769x2_SetRegister>:

/* Set Register -----------------------------------------------*/
void BQ769x2_SetRegister(BQState *s, uint16_t reg_addr, uint32_t reg_data,
		uint8_t datalen) {
 8002d8c:	b5b0      	push	{r4, r5, r7, lr}
 8002d8e:	b088      	sub	sp, #32
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	0008      	movs	r0, r1
 8002d96:	607a      	str	r2, [r7, #4]
 8002d98:	0019      	movs	r1, r3
 8002d9a:	240a      	movs	r4, #10
 8002d9c:	193b      	adds	r3, r7, r4
 8002d9e:	1c02      	adds	r2, r0, #0
 8002da0:	801a      	strh	r2, [r3, #0]
 8002da2:	2509      	movs	r5, #9
 8002da4:	197b      	adds	r3, r7, r5
 8002da6:	1c0a      	adds	r2, r1, #0
 8002da8:	701a      	strb	r2, [r3, #0]
	uint8_t TX_Buffer[2] = { 0x00, 0x00 };
 8002daa:	231c      	movs	r3, #28
 8002dac:	18fb      	adds	r3, r7, r3
 8002dae:	2200      	movs	r2, #0
 8002db0:	801a      	strh	r2, [r3, #0]
	uint8_t TX_RegData[6] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8002db2:	2014      	movs	r0, #20
 8002db4:	183b      	adds	r3, r7, r0
 8002db6:	4a60      	ldr	r2, [pc, #384]	@ (8002f38 <BQ769x2_SetRegister+0x1ac>)
 8002db8:	6811      	ldr	r1, [r2, #0]
 8002dba:	6019      	str	r1, [r3, #0]
 8002dbc:	8892      	ldrh	r2, [r2, #4]
 8002dbe:	809a      	strh	r2, [r3, #4]

	//TX_RegData in little endian format
	TX_RegData[0] = reg_addr & 0xff;
 8002dc0:	193b      	adds	r3, r7, r4
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	b2da      	uxtb	r2, r3
 8002dc6:	183b      	adds	r3, r7, r0
 8002dc8:	701a      	strb	r2, [r3, #0]
	TX_RegData[1] = (reg_addr >> 8) & 0xff;
 8002dca:	193b      	adds	r3, r7, r4
 8002dcc:	881b      	ldrh	r3, [r3, #0]
 8002dce:	0a1b      	lsrs	r3, r3, #8
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	b2da      	uxtb	r2, r3
 8002dd4:	183b      	adds	r3, r7, r0
 8002dd6:	705a      	strb	r2, [r3, #1]
	TX_RegData[2] = reg_data & 0xff; //1st byte of data
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	b2da      	uxtb	r2, r3
 8002ddc:	183b      	adds	r3, r7, r0
 8002dde:	709a      	strb	r2, [r3, #2]

	switch (datalen) {
 8002de0:	197b      	adds	r3, r7, r5
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b04      	cmp	r3, #4
 8002de6:	d061      	beq.n	8002eac <BQ769x2_SetRegister+0x120>
 8002de8:	dd00      	ble.n	8002dec <BQ769x2_SetRegister+0x60>
 8002dea:	e09a      	b.n	8002f22 <BQ769x2_SetRegister+0x196>
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d002      	beq.n	8002df6 <BQ769x2_SetRegister+0x6a>
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d02b      	beq.n	8002e4c <BQ769x2_SetRegister+0xc0>
 8002df4:	e095      	b.n	8002f22 <BQ769x2_SetRegister+0x196>
	case 1: //1 byte datalength
		I2C_WriteReg(s, 0x3E, TX_RegData, 3);
 8002df6:	2414      	movs	r4, #20
 8002df8:	193a      	adds	r2, r7, r4
 8002dfa:	68f8      	ldr	r0, [r7, #12]
 8002dfc:	2303      	movs	r3, #3
 8002dfe:	213e      	movs	r1, #62	@ 0x3e
 8002e00:	f7ff fe32 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	22fa      	movs	r2, #250	@ 0xfa
 8002e0a:	00d2      	lsls	r2, r2, #3
 8002e0c:	0011      	movs	r1, r2
 8002e0e:	0018      	movs	r0, r3
 8002e10:	f002 fd21 	bl	8005856 <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 3);
 8002e14:	193b      	adds	r3, r7, r4
 8002e16:	2103      	movs	r1, #3
 8002e18:	0018      	movs	r0, r3
 8002e1a:	f7ff fd98 	bl	800294e <Checksum>
 8002e1e:	0003      	movs	r3, r0
 8002e20:	001a      	movs	r2, r3
 8002e22:	211c      	movs	r1, #28
 8002e24:	187b      	adds	r3, r7, r1
 8002e26:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x05; //combined length of register address and data
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	2205      	movs	r2, #5
 8002e2c:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(s, 0x60, TX_Buffer, 2); // Write the checksum and length
 8002e2e:	187a      	adds	r2, r7, r1
 8002e30:	68f8      	ldr	r0, [r7, #12]
 8002e32:	2302      	movs	r3, #2
 8002e34:	2160      	movs	r1, #96	@ 0x60
 8002e36:	f7ff fe17 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	22fa      	movs	r2, #250	@ 0xfa
 8002e40:	00d2      	lsls	r2, r2, #3
 8002e42:	0011      	movs	r1, r2
 8002e44:	0018      	movs	r0, r3
 8002e46:	f002 fd06 	bl	8005856 <delayUS>
		break;
 8002e4a:	e06a      	b.n	8002f22 <BQ769x2_SetRegister+0x196>
	case 2: //2 byte datalength
		TX_RegData[3] = (reg_data >> 8) & 0xff;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	0a1b      	lsrs	r3, r3, #8
 8002e50:	b2da      	uxtb	r2, r3
 8002e52:	2414      	movs	r4, #20
 8002e54:	193b      	adds	r3, r7, r4
 8002e56:	70da      	strb	r2, [r3, #3]
		I2C_WriteReg(s, 0x3E, TX_RegData, 4);
 8002e58:	193a      	adds	r2, r7, r4
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	2304      	movs	r3, #4
 8002e5e:	213e      	movs	r1, #62	@ 0x3e
 8002e60:	f7ff fe02 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	22fa      	movs	r2, #250	@ 0xfa
 8002e6a:	00d2      	lsls	r2, r2, #3
 8002e6c:	0011      	movs	r1, r2
 8002e6e:	0018      	movs	r0, r3
 8002e70:	f002 fcf1 	bl	8005856 <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 4);
 8002e74:	193b      	adds	r3, r7, r4
 8002e76:	2104      	movs	r1, #4
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f7ff fd68 	bl	800294e <Checksum>
 8002e7e:	0003      	movs	r3, r0
 8002e80:	001a      	movs	r2, r3
 8002e82:	211c      	movs	r1, #28
 8002e84:	187b      	adds	r3, r7, r1
 8002e86:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x06; //combined length of register address and data
 8002e88:	187b      	adds	r3, r7, r1
 8002e8a:	2206      	movs	r2, #6
 8002e8c:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(s, 0x60, TX_Buffer, 2); // Write the checksum and length
 8002e8e:	187a      	adds	r2, r7, r1
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	2302      	movs	r3, #2
 8002e94:	2160      	movs	r1, #96	@ 0x60
 8002e96:	f7ff fde7 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	68db      	ldr	r3, [r3, #12]
 8002e9e:	22fa      	movs	r2, #250	@ 0xfa
 8002ea0:	00d2      	lsls	r2, r2, #3
 8002ea2:	0011      	movs	r1, r2
 8002ea4:	0018      	movs	r0, r3
 8002ea6:	f002 fcd6 	bl	8005856 <delayUS>
		break;
 8002eaa:	e03a      	b.n	8002f22 <BQ769x2_SetRegister+0x196>
	case 4: //4 byte datalength, Only used for CCGain and Capacity Gain
		TX_RegData[3] = (reg_data >> 8) & 0xff;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	0a1b      	lsrs	r3, r3, #8
 8002eb0:	b2da      	uxtb	r2, r3
 8002eb2:	2114      	movs	r1, #20
 8002eb4:	187b      	adds	r3, r7, r1
 8002eb6:	70da      	strb	r2, [r3, #3]
		TX_RegData[4] = (reg_data >> 16) & 0xff;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	0c1b      	lsrs	r3, r3, #16
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	187b      	adds	r3, r7, r1
 8002ec0:	711a      	strb	r2, [r3, #4]
		TX_RegData[5] = (reg_data >> 24) & 0xff;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	0e1b      	lsrs	r3, r3, #24
 8002ec6:	b2da      	uxtb	r2, r3
 8002ec8:	187b      	adds	r3, r7, r1
 8002eca:	715a      	strb	r2, [r3, #5]
		I2C_WriteReg(s, 0x3E, TX_RegData, 6);
 8002ecc:	000c      	movs	r4, r1
 8002ece:	187a      	adds	r2, r7, r1
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	2306      	movs	r3, #6
 8002ed4:	213e      	movs	r1, #62	@ 0x3e
 8002ed6:	f7ff fdc7 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	22fa      	movs	r2, #250	@ 0xfa
 8002ee0:	00d2      	lsls	r2, r2, #3
 8002ee2:	0011      	movs	r1, r2
 8002ee4:	0018      	movs	r0, r3
 8002ee6:	f002 fcb6 	bl	8005856 <delayUS>
		TX_Buffer[0] = Checksum(TX_RegData, 6);
 8002eea:	193b      	adds	r3, r7, r4
 8002eec:	2106      	movs	r1, #6
 8002eee:	0018      	movs	r0, r3
 8002ef0:	f7ff fd2d 	bl	800294e <Checksum>
 8002ef4:	0003      	movs	r3, r0
 8002ef6:	001a      	movs	r2, r3
 8002ef8:	211c      	movs	r1, #28
 8002efa:	187b      	adds	r3, r7, r1
 8002efc:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x08; //combined length of register address and data
 8002efe:	187b      	adds	r3, r7, r1
 8002f00:	2208      	movs	r2, #8
 8002f02:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(s, 0x60, TX_Buffer, 2); // Write the checksum and length
 8002f04:	187a      	adds	r2, r7, r1
 8002f06:	68f8      	ldr	r0, [r7, #12]
 8002f08:	2302      	movs	r3, #2
 8002f0a:	2160      	movs	r1, #96	@ 0x60
 8002f0c:	f7ff fdac 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	22fa      	movs	r2, #250	@ 0xfa
 8002f16:	00d2      	lsls	r2, r2, #3
 8002f18:	0011      	movs	r1, r2
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	f002 fc9b 	bl	8005856 <delayUS>
		break;
 8002f20:	46c0      	nop			@ (mov r8, r8)
	}
	delayMS(s->tim_hdl, 2);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	2102      	movs	r1, #2
 8002f28:	0018      	movs	r0, r3
 8002f2a:	f002 fca9 	bl	8005880 <delayMS>
}
 8002f2e:	46c0      	nop			@ (mov r8, r8)
 8002f30:	46bd      	mov	sp, r7
 8002f32:	b008      	add	sp, #32
 8002f34:	bdb0      	pop	{r4, r5, r7, pc}
 8002f36:	46c0      	nop			@ (mov r8, r8)
 8002f38:	0800cdb8 	.word	0x0800cdb8

08002f3c <BQ769x2_CommandSubcommand>:

/* send command-only subommands (no response expected), see the TRM or the BQ76952 header file for a full list of Direct Commands */
void BQ769x2_CommandSubcommand(BQState *s, uint16_t command) //For Command only Subcommands
// See the TRM or the BQ76952 header file for a full list of Command-only subcommands
{ //For DEEPSLEEP/SHUTDOWN subcommand you will need to call this function twice consecutively
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	000a      	movs	r2, r1
 8002f46:	1cbb      	adds	r3, r7, #2
 8002f48:	801a      	strh	r2, [r3, #0]

	uint8_t TX_Reg[2] = { 0x00, 0x00 };
 8002f4a:	210c      	movs	r1, #12
 8002f4c:	187b      	adds	r3, r7, r1
 8002f4e:	2200      	movs	r2, #0
 8002f50:	801a      	strh	r2, [r3, #0]

	//TX_Reg in little endian format
	TX_Reg[0] = command & 0xff;
 8002f52:	1cbb      	adds	r3, r7, #2
 8002f54:	881b      	ldrh	r3, [r3, #0]
 8002f56:	b2da      	uxtb	r2, r3
 8002f58:	187b      	adds	r3, r7, r1
 8002f5a:	701a      	strb	r2, [r3, #0]
	TX_Reg[1] = (command >> 8) & 0xff;
 8002f5c:	1cbb      	adds	r3, r7, #2
 8002f5e:	881b      	ldrh	r3, [r3, #0]
 8002f60:	0a1b      	lsrs	r3, r3, #8
 8002f62:	b29b      	uxth	r3, r3
 8002f64:	b2da      	uxtb	r2, r3
 8002f66:	187b      	adds	r3, r7, r1
 8002f68:	705a      	strb	r2, [r3, #1]

	I2C_WriteReg(s, 0x3E, TX_Reg, 2);
 8002f6a:	187a      	adds	r2, r7, r1
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	2302      	movs	r3, #2
 8002f70:	213e      	movs	r1, #62	@ 0x3e
 8002f72:	f7ff fd79 	bl	8002a68 <I2C_WriteReg>
	delayMS(s->tim_hdl, 2);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	2102      	movs	r1, #2
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f002 fc7f 	bl	8005880 <delayMS>
}
 8002f82:	46c0      	nop			@ (mov r8, r8)
 8002f84:	46bd      	mov	sp, r7
 8002f86:	b004      	add	sp, #16
 8002f88:	bd80      	pop	{r7, pc}
	...

08002f8c <BQ769x2_Subcommand>:
 * TODO fix the CRC segfault bug
 */
void BQ769x2_Subcommand(BQState *s, uint16_t command, uint16_t data,
		uint8_t type)
// See the TRM or the BQ76952 header file for a full list of Subcommands
{
 8002f8c:	b5b0      	push	{r4, r5, r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	000c      	movs	r4, r1
 8002f96:	0010      	movs	r0, r2
 8002f98:	0019      	movs	r1, r3
 8002f9a:	250a      	movs	r5, #10
 8002f9c:	197b      	adds	r3, r7, r5
 8002f9e:	1c22      	adds	r2, r4, #0
 8002fa0:	801a      	strh	r2, [r3, #0]
 8002fa2:	2308      	movs	r3, #8
 8002fa4:	18fb      	adds	r3, r7, r3
 8002fa6:	1c02      	adds	r2, r0, #0
 8002fa8:	801a      	strh	r2, [r3, #0]
 8002faa:	1dfb      	adds	r3, r7, #7
 8002fac:	1c0a      	adds	r2, r1, #0
 8002fae:	701a      	strb	r2, [r3, #0]
	//security keys and Manu_data writes dont work with this function (reading these commands works)
	//max readback size is 16 bytes i.e. DASTATUS, CUV/COV snapshot are not supported by this function
	uint8_t TX_Reg[4] = { 0x00, 0x00, 0x00, 0x00 };
 8002fb0:	2114      	movs	r1, #20
 8002fb2:	187b      	adds	r3, r7, r1
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
	uint8_t TX_Buffer[2] = { 0x00, 0x00 };
 8002fb8:	2310      	movs	r3, #16
 8002fba:	18fb      	adds	r3, r7, r3
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	801a      	strh	r2, [r3, #0]

	//TX_Reg in little endian format
	TX_Reg[0] = command & 0xff;
 8002fc0:	197b      	adds	r3, r7, r5
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	b2da      	uxtb	r2, r3
 8002fc6:	187b      	adds	r3, r7, r1
 8002fc8:	701a      	strb	r2, [r3, #0]
	TX_Reg[1] = (command >> 8) & 0xff;
 8002fca:	197b      	adds	r3, r7, r5
 8002fcc:	881b      	ldrh	r3, [r3, #0]
 8002fce:	0a1b      	lsrs	r3, r3, #8
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	b2da      	uxtb	r2, r3
 8002fd4:	187b      	adds	r3, r7, r1
 8002fd6:	705a      	strb	r2, [r3, #1]

	if (type == R) {	//read
 8002fd8:	1dfb      	adds	r3, r7, #7
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d114      	bne.n	800300a <BQ769x2_Subcommand+0x7e>
		I2C_WriteReg(s, 0x3E, TX_Reg, 2);
 8002fe0:	187a      	adds	r2, r7, r1
 8002fe2:	68f8      	ldr	r0, [r7, #12]
 8002fe4:	2302      	movs	r3, #2
 8002fe6:	213e      	movs	r1, #62	@ 0x3e
 8002fe8:	f7ff fd3e 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	22fa      	movs	r2, #250	@ 0xfa
 8002ff2:	00d2      	lsls	r2, r2, #3
 8002ff4:	0011      	movs	r1, r2
 8002ff6:	0018      	movs	r0, r3
 8002ff8:	f002 fc2d 	bl	8005856 <delayUS>
		//I2C_BQ769x2_ReadReg(0x40, RX_32Byte, 32); //RX_32Byte is a global variable
		I2C_BQ769x2_ReadReg(s, 0x40, RX_32Byte, 16); //more then 16 would cause CRC errors for a reason I didn't dig into, so I limit this to 16. This does mean that large data reads are not supported.
 8002ffc:	4a38      	ldr	r2, [pc, #224]	@ (80030e0 <BQ769x2_Subcommand+0x154>)
 8002ffe:	68f8      	ldr	r0, [r7, #12]
 8003000:	2310      	movs	r3, #16
 8003002:	2140      	movs	r1, #64	@ 0x40
 8003004:	f7ff fde0 	bl	8002bc8 <I2C_BQ769x2_ReadReg>
 8003008:	e060      	b.n	80030cc <BQ769x2_Subcommand+0x140>
	} else if (type == W) {
 800300a:	1dfb      	adds	r3, r7, #7
 800300c:	781b      	ldrb	r3, [r3, #0]
 800300e:	2b01      	cmp	r3, #1
 8003010:	d128      	bne.n	8003064 <BQ769x2_Subcommand+0xd8>
		//FET_Control, REG12_Control
		TX_Reg[2] = data & 0xff;
 8003012:	2308      	movs	r3, #8
 8003014:	18fb      	adds	r3, r7, r3
 8003016:	881b      	ldrh	r3, [r3, #0]
 8003018:	b2da      	uxtb	r2, r3
 800301a:	2414      	movs	r4, #20
 800301c:	193b      	adds	r3, r7, r4
 800301e:	709a      	strb	r2, [r3, #2]
		I2C_WriteReg(s, 0x3E, TX_Reg, 3);
 8003020:	193a      	adds	r2, r7, r4
 8003022:	68f8      	ldr	r0, [r7, #12]
 8003024:	2303      	movs	r3, #3
 8003026:	213e      	movs	r1, #62	@ 0x3e
 8003028:	f7ff fd1e 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	68db      	ldr	r3, [r3, #12]
 8003030:	22fa      	movs	r2, #250	@ 0xfa
 8003032:	00d2      	lsls	r2, r2, #3
 8003034:	0011      	movs	r1, r2
 8003036:	0018      	movs	r0, r3
 8003038:	f002 fc0d 	bl	8005856 <delayUS>
		TX_Buffer[0] = Checksum(TX_Reg, 3);
 800303c:	193b      	adds	r3, r7, r4
 800303e:	2103      	movs	r1, #3
 8003040:	0018      	movs	r0, r3
 8003042:	f7ff fc84 	bl	800294e <Checksum>
 8003046:	0003      	movs	r3, r0
 8003048:	001a      	movs	r2, r3
 800304a:	2110      	movs	r1, #16
 800304c:	187b      	adds	r3, r7, r1
 800304e:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x05; //combined length of registers address and data
 8003050:	187b      	adds	r3, r7, r1
 8003052:	2205      	movs	r2, #5
 8003054:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(s, 0x60, TX_Buffer, 2);
 8003056:	187a      	adds	r2, r7, r1
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	2302      	movs	r3, #2
 800305c:	2160      	movs	r1, #96	@ 0x60
 800305e:	f7ff fd03 	bl	8002a68 <I2C_WriteReg>
 8003062:	e033      	b.n	80030cc <BQ769x2_Subcommand+0x140>
	} else if (type == W2) { //write data with 2 bytes
 8003064:	1dfb      	adds	r3, r7, #7
 8003066:	781b      	ldrb	r3, [r3, #0]
 8003068:	2b02      	cmp	r3, #2
 800306a:	d12f      	bne.n	80030cc <BQ769x2_Subcommand+0x140>
		//CB_Active_Cells, CB_SET_LVL
		TX_Reg[2] = data & 0xff;
 800306c:	2008      	movs	r0, #8
 800306e:	183b      	adds	r3, r7, r0
 8003070:	881b      	ldrh	r3, [r3, #0]
 8003072:	b2da      	uxtb	r2, r3
 8003074:	2114      	movs	r1, #20
 8003076:	187b      	adds	r3, r7, r1
 8003078:	709a      	strb	r2, [r3, #2]
		TX_Reg[3] = (data >> 8) & 0xff;
 800307a:	183b      	adds	r3, r7, r0
 800307c:	881b      	ldrh	r3, [r3, #0]
 800307e:	0a1b      	lsrs	r3, r3, #8
 8003080:	b29b      	uxth	r3, r3
 8003082:	b2da      	uxtb	r2, r3
 8003084:	187b      	adds	r3, r7, r1
 8003086:	70da      	strb	r2, [r3, #3]
		I2C_WriteReg(s, 0x3E, TX_Reg, 4);
 8003088:	000c      	movs	r4, r1
 800308a:	187a      	adds	r2, r7, r1
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	2304      	movs	r3, #4
 8003090:	213e      	movs	r1, #62	@ 0x3e
 8003092:	f7ff fce9 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 1000);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	22fa      	movs	r2, #250	@ 0xfa
 800309c:	0092      	lsls	r2, r2, #2
 800309e:	0011      	movs	r1, r2
 80030a0:	0018      	movs	r0, r3
 80030a2:	f002 fbd8 	bl	8005856 <delayUS>
		TX_Buffer[0] = Checksum(TX_Reg, 4);
 80030a6:	193b      	adds	r3, r7, r4
 80030a8:	2104      	movs	r1, #4
 80030aa:	0018      	movs	r0, r3
 80030ac:	f7ff fc4f 	bl	800294e <Checksum>
 80030b0:	0003      	movs	r3, r0
 80030b2:	001a      	movs	r2, r3
 80030b4:	2110      	movs	r1, #16
 80030b6:	187b      	adds	r3, r7, r1
 80030b8:	701a      	strb	r2, [r3, #0]
		TX_Buffer[1] = 0x06; //combined length of registers address and data
 80030ba:	187b      	adds	r3, r7, r1
 80030bc:	2206      	movs	r2, #6
 80030be:	705a      	strb	r2, [r3, #1]
		I2C_WriteReg(s, 0x60, TX_Buffer, 2);
 80030c0:	187a      	adds	r2, r7, r1
 80030c2:	68f8      	ldr	r0, [r7, #12]
 80030c4:	2302      	movs	r3, #2
 80030c6:	2160      	movs	r1, #96	@ 0x60
 80030c8:	f7ff fcce 	bl	8002a68 <I2C_WriteReg>
	}
	delayMS(s->tim_hdl, 2);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	68db      	ldr	r3, [r3, #12]
 80030d0:	2102      	movs	r1, #2
 80030d2:	0018      	movs	r0, r3
 80030d4:	f002 fbd4 	bl	8005880 <delayMS>
}
 80030d8:	46c0      	nop			@ (mov r8, r8)
 80030da:	46bd      	mov	sp, r7
 80030dc:	b006      	add	sp, #24
 80030de:	bdb0      	pop	{r4, r5, r7, pc}
 80030e0:	20000210 	.word	0x20000210

080030e4 <BQ769x2_DirectCommand>:

/* send direct command, see the TRM or the BQ76952 header file for a full list of Direct Commands */
void BQ769x2_DirectCommand(BQState *s, uint8_t command, uint16_t data,
		uint8_t type)

{	//type: R = read, W = write
 80030e4:	b590      	push	{r4, r7, lr}
 80030e6:	b085      	sub	sp, #20
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	000c      	movs	r4, r1
 80030ee:	0010      	movs	r0, r2
 80030f0:	0019      	movs	r1, r3
 80030f2:	1cfb      	adds	r3, r7, #3
 80030f4:	1c22      	adds	r2, r4, #0
 80030f6:	701a      	strb	r2, [r3, #0]
 80030f8:	003b      	movs	r3, r7
 80030fa:	1c02      	adds	r2, r0, #0
 80030fc:	801a      	strh	r2, [r3, #0]
 80030fe:	1cbb      	adds	r3, r7, #2
 8003100:	1c0a      	adds	r2, r1, #0
 8003102:	701a      	strb	r2, [r3, #0]
	uint8_t TX_data[2] = { 0x00, 0x00 };
 8003104:	210c      	movs	r1, #12
 8003106:	187b      	adds	r3, r7, r1
 8003108:	2200      	movs	r2, #0
 800310a:	801a      	strh	r2, [r3, #0]

	//little endian format
	TX_data[0] = data & 0xff;
 800310c:	003b      	movs	r3, r7
 800310e:	881b      	ldrh	r3, [r3, #0]
 8003110:	b2da      	uxtb	r2, r3
 8003112:	187b      	adds	r3, r7, r1
 8003114:	701a      	strb	r2, [r3, #0]
	TX_data[1] = (data >> 8) & 0xff;
 8003116:	003b      	movs	r3, r7
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	0a1b      	lsrs	r3, r3, #8
 800311c:	b29b      	uxth	r3, r3
 800311e:	b2da      	uxtb	r2, r3
 8003120:	187b      	adds	r3, r7, r1
 8003122:	705a      	strb	r2, [r3, #1]

	if (type == R) {	//Read
 8003124:	1cbb      	adds	r3, r7, #2
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b00      	cmp	r3, #0
 800312a:	d10e      	bne.n	800314a <BQ769x2_DirectCommand+0x66>
		I2C_BQ769x2_ReadReg(s, command, RX_data, 2); //RX_data is a global variable
 800312c:	4a13      	ldr	r2, [pc, #76]	@ (800317c <BQ769x2_DirectCommand+0x98>)
 800312e:	1cfb      	adds	r3, r7, #3
 8003130:	7819      	ldrb	r1, [r3, #0]
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	2302      	movs	r3, #2
 8003136:	f7ff fd47 	bl	8002bc8 <I2C_BQ769x2_ReadReg>
		delayUS(s->tim_hdl, 2000);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	68db      	ldr	r3, [r3, #12]
 800313e:	22fa      	movs	r2, #250	@ 0xfa
 8003140:	00d2      	lsls	r2, r2, #3
 8003142:	0011      	movs	r1, r2
 8003144:	0018      	movs	r0, r3
 8003146:	f002 fb86 	bl	8005856 <delayUS>
	}
	if (type == W) { //write
 800314a:	1cbb      	adds	r3, r7, #2
 800314c:	781b      	ldrb	r3, [r3, #0]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d10f      	bne.n	8003172 <BQ769x2_DirectCommand+0x8e>
		//Control_status, alarm_status, alarm_enable all 2 bytes long
		I2C_WriteReg(s, command, TX_data, 2);
 8003152:	230c      	movs	r3, #12
 8003154:	18fa      	adds	r2, r7, r3
 8003156:	1cfb      	adds	r3, r7, #3
 8003158:	7819      	ldrb	r1, [r3, #0]
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	2302      	movs	r3, #2
 800315e:	f7ff fc83 	bl	8002a68 <I2C_WriteReg>
		delayUS(s->tim_hdl, 2000);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	22fa      	movs	r2, #250	@ 0xfa
 8003168:	00d2      	lsls	r2, r2, #3
 800316a:	0011      	movs	r1, r2
 800316c:	0018      	movs	r0, r3
 800316e:	f002 fb72 	bl	8005856 <delayUS>
	}
}
 8003172:	46c0      	nop			@ (mov r8, r8)
 8003174:	46bd      	mov	sp, r7
 8003176:	b005      	add	sp, #20
 8003178:	bd90      	pop	{r4, r7, pc}
 800317a:	46c0      	nop			@ (mov r8, r8)
 800317c:	200001f0 	.word	0x200001f0

08003180 <BQ769x2_ReadUnsignedRegister>:
/* read an unsigned integer of 1 or 2 byte length */
uint16_t BQ769x2_ReadUnsignedRegister(BQState *s, uint16_t reg_addr,
		uint8_t count) {
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	0008      	movs	r0, r1
 800318a:	0011      	movs	r1, r2
 800318c:	1cbb      	adds	r3, r7, #2
 800318e:	1c02      	adds	r2, r0, #0
 8003190:	801a      	strh	r2, [r3, #0]
 8003192:	1c7b      	adds	r3, r7, #1
 8003194:	1c0a      	adds	r2, r1, #0
 8003196:	701a      	strb	r2, [r3, #0]
	// Read Unsigned Register of 1 or 2 byte length
	BQ769x2_Subcommand(s, reg_addr, 0x00, R);
 8003198:	1cbb      	adds	r3, r7, #2
 800319a:	8819      	ldrh	r1, [r3, #0]
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	2300      	movs	r3, #0
 80031a0:	2200      	movs	r2, #0
 80031a2:	f7ff fef3 	bl	8002f8c <BQ769x2_Subcommand>
	switch (count) {
 80031a6:	1c7b      	adds	r3, r7, #1
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d002      	beq.n	80031b4 <BQ769x2_ReadUnsignedRegister+0x34>
 80031ae:	2b02      	cmp	r3, #2
 80031b0:	d003      	beq.n	80031ba <BQ769x2_ReadUnsignedRegister+0x3a>
 80031b2:	e00b      	b.n	80031cc <BQ769x2_ReadUnsignedRegister+0x4c>
	case 1:
		return RX_32Byte[0];
 80031b4:	4b08      	ldr	r3, [pc, #32]	@ (80031d8 <BQ769x2_ReadUnsignedRegister+0x58>)
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	e009      	b.n	80031ce <BQ769x2_ReadUnsignedRegister+0x4e>
	case 2:
		return (RX_32Byte[1] * 256 + RX_32Byte[0]);
 80031ba:	4b07      	ldr	r3, [pc, #28]	@ (80031d8 <BQ769x2_ReadUnsignedRegister+0x58>)
 80031bc:	785b      	ldrb	r3, [r3, #1]
 80031be:	021b      	lsls	r3, r3, #8
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	4a05      	ldr	r2, [pc, #20]	@ (80031d8 <BQ769x2_ReadUnsignedRegister+0x58>)
 80031c4:	7812      	ldrb	r2, [r2, #0]
 80031c6:	189b      	adds	r3, r3, r2
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	e000      	b.n	80031ce <BQ769x2_ReadUnsignedRegister+0x4e>
	}
	return 0;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	0018      	movs	r0, r3
 80031d0:	46bd      	mov	sp, r7
 80031d2:	b002      	add	sp, #8
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	46c0      	nop			@ (mov r8, r8)
 80031d8:	20000210 	.word	0x20000210

080031dc <BQ769x2_Configure>:
		tries++;
	}
}

/* function which configures the BQ from defaults, must be called prior to enabling FETs */
void BQ769x2_Configure(BQState *s) {
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
	// Configures all parameters in device RAM

	// Enter CONFIGUPDATE mode (Subcommand 0x0090) - It is required to be in CONFIG_UPDATE mode to program the device RAM settings
	BQ769x2_CommandSubcommand(s, SET_CFGUPDATE);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2190      	movs	r1, #144	@ 0x90
 80031e8:	0018      	movs	r0, r3
 80031ea:	f7ff fea7 	bl	8002f3c <BQ769x2_CommandSubcommand>

	delayUS(s->tim_hdl, 2000);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	22fa      	movs	r2, #250	@ 0xfa
 80031f4:	00d2      	lsls	r2, r2, #3
 80031f6:	0011      	movs	r1, r2
 80031f8:	0018      	movs	r0, r3
 80031fa:	f002 fb2c 	bl	8005856 <delayUS>
	 * BIT 6 - 0 for default ADC speed
	 * BIT 5/4 - 10 for quarter speed measurements during balancing, increases balancing power
	 * BIT 3-2 - 00 for standard loop ADC loop speed
	 * BIT 1-0 - 10 for default coulomb counter conversion speed
	 */
	BQ769x2_SetRegister(s, PowerConfig, 0b0010110010100010, 2);
 80031fe:	4acb      	ldr	r2, [pc, #812]	@ (800352c <BQ769x2_Configure+0x350>)
 8003200:	49cb      	ldr	r1, [pc, #812]	@ (8003530 <BQ769x2_Configure+0x354>)
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	2302      	movs	r3, #2
 8003206:	f7ff fdc1 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, FETOptions, 0x0D, 1); //device may not turn FETs on autonomously unless allowed to do so. Important because the STM32 is the only thing that can turn the pack off.
 800320a:	49ca      	ldr	r1, [pc, #808]	@ (8003534 <BQ769x2_Configure+0x358>)
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	2301      	movs	r3, #1
 8003210:	220d      	movs	r2, #13
 8003212:	f7ff fdbb 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, REG0Config, 0x01, 1); // 'REG0 Config' - set REG0_EN bit to enable pre-regulator
 8003216:	49c8      	ldr	r1, [pc, #800]	@ (8003538 <BQ769x2_Configure+0x35c>)
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	2301      	movs	r3, #1
 800321c:	2201      	movs	r2, #1
 800321e:	f7ff fdb5 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, REG12Config, 0x0D, 1); // 'REG12 Config' - Enable REG1 with 3.3V output (0x0D for 3.3V and disable REG2 as not used
 8003222:	49c6      	ldr	r1, [pc, #792]	@ (800353c <BQ769x2_Configure+0x360>)
 8003224:	6878      	ldr	r0, [r7, #4]
 8003226:	2301      	movs	r3, #1
 8003228:	220d      	movs	r2, #13
 800322a:	f7ff fdaf 	bl	8002d8c <BQ769x2_SetRegister>

	/* MFG status - keep chip in FULLACCESS, but set FETs to autonomous mode and enable permanent fail*/
	BQ769x2_SetRegister(s, MfgStatusInit, 0b0000000001010000, 2); //autonomous mode and enable permanent fail
 800322e:	49c4      	ldr	r1, [pc, #784]	@ (8003540 <BQ769x2_Configure+0x364>)
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	2302      	movs	r3, #2
 8003234:	2250      	movs	r2, #80	@ 0x50
 8003236:	f7ff fda9 	bl	8002d8c <BQ769x2_SetRegister>

	/* Pin Function Configs */
	BQ769x2_SetRegister(s, DFETOFFPinConfig, 0b10000010, 1); // Set DFETOFF pin to control BOTH DSG FET - 0x92FB = 0x42 (set to 0x00 to disable)
 800323a:	49c2      	ldr	r1, [pc, #776]	@ (8003544 <BQ769x2_Configure+0x368>)
 800323c:	6878      	ldr	r0, [r7, #4]
 800323e:	2301      	movs	r3, #1
 8003240:	2282      	movs	r2, #130	@ 0x82
 8003242:	f7ff fda3 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CFETOFFPinConfig, 0b10000010, 1); // Set CFETOFF pin to control BOTH CHG FET - 0x92FA = 0x42 (set to 0x00 to disable). Configures as ALT function, active-low, individual control
 8003246:	49c0      	ldr	r1, [pc, #768]	@ (8003548 <BQ769x2_Configure+0x36c>)
 8003248:	6878      	ldr	r0, [r7, #4]
 800324a:	2301      	movs	r3, #1
 800324c:	2282      	movs	r2, #130	@ 0x82
 800324e:	f7ff fd9d 	bl	8002d8c <BQ769x2_SetRegister>
	//OPT3:1 to use REG1 to drive rising edge
	//OPT2:0 for no pull-up to reg1
	//OPT1:0
	//OPT0:1 weak pull-down enabled
	//FXN1/FXN0: 10 for alert
	BQ769x2_SetRegister(s, ALERTPinConfig, 0b00100110, 1);
 8003252:	49be      	ldr	r1, [pc, #760]	@ (800354c <BQ769x2_Configure+0x370>)
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	2301      	movs	r3, #1
 8003258:	2226      	movs	r2, #38	@ 0x26
 800325a:	f7ff fd97 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, TS1Config, 0x07, 1); // Set TS1 to measure Cell Temperature - 0x92FD = 0x07
 800325e:	49bc      	ldr	r1, [pc, #752]	@ (8003550 <BQ769x2_Configure+0x374>)
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	2301      	movs	r3, #1
 8003264:	2207      	movs	r2, #7
 8003266:	f7ff fd91 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, TS3Config, 0x07, 1); // Set TS3 to measure Cell Temperature - 0x74
 800326a:	49ba      	ldr	r1, [pc, #744]	@ (8003554 <BQ769x2_Configure+0x378>)
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	2301      	movs	r3, #1
 8003270:	2207      	movs	r2, #7
 8003272:	f7ff fd8b 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, HDQPinConfig, 0x07, 1); // Set HDQ pin to measure Cell temperature
 8003276:	2393      	movs	r3, #147	@ 0x93
 8003278:	0219      	lsls	r1, r3, #8
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	2301      	movs	r3, #1
 800327e:	2207      	movs	r2, #7
 8003280:	f7ff fd84 	bl	8002d8c <BQ769x2_SetRegister>

	/* Alarm Configuration - what can pull the ALERT pin high */
	// 'Default Alarm Mask' - only use the FULLSCAN bit - this will be set to trigger the ALERT pin to wake from DEEPSLEEP
	BQ769x2_SetRegister(s, DefaultAlarmMask, 0x0080, 2);
 8003284:	49b4      	ldr	r1, [pc, #720]	@ (8003558 <BQ769x2_Configure+0x37c>)
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	2302      	movs	r3, #2
 800328a:	2280      	movs	r2, #128	@ 0x80
 800328c:	f7ff fd7e 	bl	8002d8c <BQ769x2_SetRegister>

	/* Current measurement */
	BQ769x2_SetRegister(s, CCGain, FloatToUInt32t((float) 0.75684), 4); // 7.5684/R_sense(mOhm) = 7.5684/10 = 7.76
 8003290:	4bb2      	ldr	r3, [pc, #712]	@ (800355c <BQ769x2_Configure+0x380>)
 8003292:	1c18      	adds	r0, r3, #0
 8003294:	f002 fb3a 	bl	800590c <FloatToUInt32t>
 8003298:	0002      	movs	r2, r0
 800329a:	49b1      	ldr	r1, [pc, #708]	@ (8003560 <BQ769x2_Configure+0x384>)
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	2304      	movs	r3, #4
 80032a0:	f7ff fd74 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CapacityGain, FloatToUInt32t((float) 225736.32), 4); // CC Gain * 298261.6178 = = 7.5684/10 * 298261.6178 = 225736.32
 80032a4:	4baf      	ldr	r3, [pc, #700]	@ (8003564 <BQ769x2_Configure+0x388>)
 80032a6:	1c18      	adds	r0, r3, #0
 80032a8:	f002 fb30 	bl	800590c <FloatToUInt32t>
 80032ac:	0002      	movs	r2, r0
 80032ae:	49ae      	ldr	r1, [pc, #696]	@ (8003568 <BQ769x2_Configure+0x38c>)
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	2304      	movs	r3, #4
 80032b4:	f7ff fd6a 	bl	8002d8c <BQ769x2_SetRegister>
	 *
	 bestA [A1 A2 A3 A4 A5] =  [-22175  31696 -16652  31696 4029]
	 bestB [B1 B2 B3 B4] =  [-23835  20738 -8470  4596]
	 Adc0 = 11703
	 */
	BQ769x2_SetRegister(s, T18kCoeffa1, (int16_t) -22175, 2);
 80032b8:	4aac      	ldr	r2, [pc, #688]	@ (800356c <BQ769x2_Configure+0x390>)
 80032ba:	49ad      	ldr	r1, [pc, #692]	@ (8003570 <BQ769x2_Configure+0x394>)
 80032bc:	6878      	ldr	r0, [r7, #4]
 80032be:	2302      	movs	r3, #2
 80032c0:	f7ff fd64 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kCoeffa2, (int16_t) 31696, 2);
 80032c4:	4aab      	ldr	r2, [pc, #684]	@ (8003574 <BQ769x2_Configure+0x398>)
 80032c6:	49ac      	ldr	r1, [pc, #688]	@ (8003578 <BQ769x2_Configure+0x39c>)
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	2302      	movs	r3, #2
 80032cc:	f7ff fd5e 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kCoeffa3, (int16_t) -16652, 2);
 80032d0:	4aaa      	ldr	r2, [pc, #680]	@ (800357c <BQ769x2_Configure+0x3a0>)
 80032d2:	49ab      	ldr	r1, [pc, #684]	@ (8003580 <BQ769x2_Configure+0x3a4>)
 80032d4:	6878      	ldr	r0, [r7, #4]
 80032d6:	2302      	movs	r3, #2
 80032d8:	f7ff fd58 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kCoeffa4, (int16_t) 31696, 2);
 80032dc:	4aa5      	ldr	r2, [pc, #660]	@ (8003574 <BQ769x2_Configure+0x398>)
 80032de:	49a9      	ldr	r1, [pc, #676]	@ (8003584 <BQ769x2_Configure+0x3a8>)
 80032e0:	6878      	ldr	r0, [r7, #4]
 80032e2:	2302      	movs	r3, #2
 80032e4:	f7ff fd52 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kCoeffa5, (int16_t) 4029, 2);
 80032e8:	4aa7      	ldr	r2, [pc, #668]	@ (8003588 <BQ769x2_Configure+0x3ac>)
 80032ea:	49a8      	ldr	r1, [pc, #672]	@ (800358c <BQ769x2_Configure+0x3b0>)
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	2302      	movs	r3, #2
 80032f0:	f7ff fd4c 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kCoeffb1, (int16_t) -23835, 2);
 80032f4:	4aa6      	ldr	r2, [pc, #664]	@ (8003590 <BQ769x2_Configure+0x3b4>)
 80032f6:	49a7      	ldr	r1, [pc, #668]	@ (8003594 <BQ769x2_Configure+0x3b8>)
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	2302      	movs	r3, #2
 80032fc:	f7ff fd46 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kCoeffb2, (int16_t) 20738, 2);
 8003300:	4aa5      	ldr	r2, [pc, #660]	@ (8003598 <BQ769x2_Configure+0x3bc>)
 8003302:	49a6      	ldr	r1, [pc, #664]	@ (800359c <BQ769x2_Configure+0x3c0>)
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	2302      	movs	r3, #2
 8003308:	f7ff fd40 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kCoeffb3, (int16_t) -8470, 2);
 800330c:	4aa4      	ldr	r2, [pc, #656]	@ (80035a0 <BQ769x2_Configure+0x3c4>)
 800330e:	49a5      	ldr	r1, [pc, #660]	@ (80035a4 <BQ769x2_Configure+0x3c8>)
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	2302      	movs	r3, #2
 8003314:	f7ff fd3a 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kCoeffb4, (int16_t) 4596, 2);
 8003318:	4aa3      	ldr	r2, [pc, #652]	@ (80035a8 <BQ769x2_Configure+0x3cc>)
 800331a:	49a4      	ldr	r1, [pc, #656]	@ (80035ac <BQ769x2_Configure+0x3d0>)
 800331c:	6878      	ldr	r0, [r7, #4]
 800331e:	2302      	movs	r3, #2
 8003320:	f7ff fd34 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, T18kAdc0, (int16_t) 11703, 2);
 8003324:	4aa2      	ldr	r2, [pc, #648]	@ (80035b0 <BQ769x2_Configure+0x3d4>)
 8003326:	49a3      	ldr	r1, [pc, #652]	@ (80035b4 <BQ769x2_Configure+0x3d8>)
 8003328:	6878      	ldr	r0, [r7, #4]
 800332a:	2302      	movs	r3, #2
 800332c:	f7ff fd2e 	bl	8002d8c <BQ769x2_SetRegister>

	/* Protections Config */
	BQ769x2_SetRegister(s, VCellMode, s->ActiveCells, 2); //Faraday BMS = 0xAAFF for 12 cells. See schematic
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	881b      	ldrh	r3, [r3, #0]
 8003334:	001a      	movs	r2, r3
 8003336:	49a0      	ldr	r1, [pc, #640]	@ (80035b8 <BQ769x2_Configure+0x3dc>)
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	2302      	movs	r3, #2
 800333c:	f7ff fd26 	bl	8002d8c <BQ769x2_SetRegister>

	// Enable protections in 'Enabled Protections A' 0x9261 = 0xBC
	// Enables SCD (short-circuit), OCD1 (over-current in discharge), OCC (over-current in charge),
	// COV (over-voltage), CUV (under-voltage)
	//BQ769x2_SetRegister(s,EnabledProtectionsA, 0xBC, 1);
	BQ769x2_SetRegister(s, EnabledProtectionsA, 0b10111100, 1);
 8003340:	499e      	ldr	r1, [pc, #632]	@ (80035bc <BQ769x2_Configure+0x3e0>)
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	2301      	movs	r3, #1
 8003346:	22bc      	movs	r2, #188	@ 0xbc
 8003348:	f7ff fd20 	bl	8002d8c <BQ769x2_SetRegister>

	// Enable all protections in 'Enabled Protections B' 0x9262 = 0xF7
	// Enables OTF (over-temperature FET), OTINT (internal over-temperature), OTD (over-temperature in discharge),
	// OTC (over-temperature in charge), UTINT (internal under-temperature), UTD (under-temperature in discharge), UTC (under-temperature in charge)
	BQ769x2_SetRegister(s, EnabledProtectionsB, 0b01110111, 1);
 800334c:	499c      	ldr	r1, [pc, #624]	@ (80035c0 <BQ769x2_Configure+0x3e4>)
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	2301      	movs	r3, #1
 8003352:	2277      	movs	r2, #119	@ 0x77
 8003354:	f7ff fd1a 	bl	8002d8c <BQ769x2_SetRegister>

	/* Set temperature thresholds */
	BQ769x2_SetRegister(s, UTCThreshold, (signed char) 5, 1); // Set undertemperature in charge threshold. Assume +/- 5C because of poor thermistor coupling
 8003358:	499a      	ldr	r1, [pc, #616]	@ (80035c4 <BQ769x2_Configure+0x3e8>)
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	2301      	movs	r3, #1
 800335e:	2205      	movs	r2, #5
 8003360:	f7ff fd14 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, UTDThreshold, (signed char) -10, 1); // Set undertemperature in discharge threshold. Assume +/- 5C because of poor thermistor coupling
 8003364:	230a      	movs	r3, #10
 8003366:	425a      	negs	r2, r3
 8003368:	4997      	ldr	r1, [pc, #604]	@ (80035c8 <BQ769x2_Configure+0x3ec>)
 800336a:	6878      	ldr	r0, [r7, #4]
 800336c:	2301      	movs	r3, #1
 800336e:	f7ff fd0d 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, OTCThreshold, (signed char) 40, 1); // Set overtemperature in charge threshold. Assume +/- 5C because of poor thermistor coupling
 8003372:	4996      	ldr	r1, [pc, #600]	@ (80035cc <BQ769x2_Configure+0x3f0>)
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	2301      	movs	r3, #1
 8003378:	2228      	movs	r2, #40	@ 0x28
 800337a:	f7ff fd07 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, OTDThreshold, (signed char) 55, 1); // Set overtemperature in discharge threshold. Assume +/- 5C because of poor thermistor coupling
 800337e:	4994      	ldr	r1, [pc, #592]	@ (80035d0 <BQ769x2_Configure+0x3f4>)
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	2301      	movs	r3, #1
 8003384:	2237      	movs	r2, #55	@ 0x37
 8003386:	f7ff fd01 	bl	8002d8c <BQ769x2_SetRegister>

	/*Set Permanent Fail for SUV and SOV to just disable FETs to prevent charging of severely undervolted cells. STM32 goes to sleep due to inactivity afterwards*/
	BQ769x2_SetRegister(s, SUVThreshold, 1900, 2); //0x92CB - set safety undervoltage threshold to 1.9V
 800338a:	4a92      	ldr	r2, [pc, #584]	@ (80035d4 <BQ769x2_Configure+0x3f8>)
 800338c:	4992      	ldr	r1, [pc, #584]	@ (80035d8 <BQ769x2_Configure+0x3fc>)
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	2302      	movs	r3, #2
 8003392:	f7ff fcfb 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, SOVThreshold, 4500, 2); //0x92CE - set safety overvoltage threshold to 4.5V
 8003396:	4a91      	ldr	r2, [pc, #580]	@ (80035dc <BQ769x2_Configure+0x400>)
 8003398:	4991      	ldr	r1, [pc, #580]	@ (80035e0 <BQ769x2_Configure+0x404>)
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	2302      	movs	r3, #2
 800339e:	f7ff fcf5 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, EnabledPFA, 0b00000011, 1); //Enable Permanent Fail for Safety Undervoltage and Safety Overvoltage Only
 80033a2:	4990      	ldr	r1, [pc, #576]	@ (80035e4 <BQ769x2_Configure+0x408>)
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	2301      	movs	r3, #1
 80033a8:	2203      	movs	r2, #3
 80033aa:	f7ff fcef 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, EnabledPFD, 0b00000001, 1); //Enable Permanent Fail for Safety Undervoltage and Safety Overvoltage Only
 80033ae:	498e      	ldr	r1, [pc, #568]	@ (80035e8 <BQ769x2_Configure+0x40c>)
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	2301      	movs	r3, #1
 80033b4:	2201      	movs	r2, #1
 80033b6:	f7ff fce9 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, TOSSThreshold, 240, 2); //enable permanent fail if top of stack voltage deviates from cell voltages added up by 240*12 = 2.8V
 80033ba:	498c      	ldr	r1, [pc, #560]	@ (80035ec <BQ769x2_Configure+0x410>)
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	2302      	movs	r3, #2
 80033c0:	22f0      	movs	r2, #240	@ 0xf0
 80033c2:	f7ff fce3 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, ProtectionConfiguration, 0x02, 2); //Set Permanent Fail to turn FETs off only. Assume that idle will take care of DEEPSLEEP
 80033c6:	498a      	ldr	r1, [pc, #552]	@ (80035f0 <BQ769x2_Configure+0x414>)
 80033c8:	6878      	ldr	r0, [r7, #4]
 80033ca:	2302      	movs	r3, #2
 80033cc:	2202      	movs	r2, #2
 80033ce:	f7ff fcdd 	bl	8002d8c <BQ769x2_SetRegister>

	/* Balancing Configuration*/
	BQ769x2_SetRegister(s, BalancingConfiguration, 0b00000011, 1); //Set balancing to autonomously operate while in RELAX and CHARGE configurations. Sleep is disabled.
 80033d2:	4988      	ldr	r1, [pc, #544]	@ (80035f4 <BQ769x2_Configure+0x418>)
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	2301      	movs	r3, #1
 80033d8:	2203      	movs	r2, #3
 80033da:	f7ff fcd7 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CellBalanceMaxCells, 3, 1); //0x933A  - set maximum number of cells that may balance at once to 3. Contributes to thermal limit of BQ chip
 80033de:	4986      	ldr	r1, [pc, #536]	@ (80035f8 <BQ769x2_Configure+0x41c>)
 80033e0:	6878      	ldr	r0, [r7, #4]
 80033e2:	2301      	movs	r3, #1
 80033e4:	2203      	movs	r2, #3
 80033e6:	f7ff fcd1 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CellBalanceMinDeltaCharge, 25, 1); //0x933D - set minimum cell balance delta at which balancing starts in CHARGE to 25mV
 80033ea:	4984      	ldr	r1, [pc, #528]	@ (80035fc <BQ769x2_Configure+0x420>)
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	2301      	movs	r3, #1
 80033f0:	2219      	movs	r2, #25
 80033f2:	f7ff fccb 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CellBalanceMinDeltaRelax, 25, 1); //0x933D - set minimum cell balance delta at which balancing starts in RELAX to 25mV
 80033f6:	4982      	ldr	r1, [pc, #520]	@ (8003600 <BQ769x2_Configure+0x424>)
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	2301      	movs	r3, #1
 80033fc:	2219      	movs	r2, #25
 80033fe:	f7ff fcc5 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CellBalanceStopDeltaCharge, 15, 1); //0x933D - set minimum cell balance delta at which balancing stops in CHARGE to 15mV
 8003402:	4980      	ldr	r1, [pc, #512]	@ (8003604 <BQ769x2_Configure+0x428>)
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	2301      	movs	r3, #1
 8003408:	220f      	movs	r2, #15
 800340a:	f7ff fcbf 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CellBalanceStopDeltaRelax, 15, 1); //0x933D - set minimum cell balance delta at which balancing stops in RELAX to 15mV
 800340e:	497e      	ldr	r1, [pc, #504]	@ (8003608 <BQ769x2_Configure+0x42c>)
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	2301      	movs	r3, #1
 8003414:	220f      	movs	r2, #15
 8003416:	f7ff fcb9 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CellBalanceMinCellVCharge, (int16_t) 0x0E74, 2); //0x933B -Minimum voltage at which cells start balancing. Set to 3700mV for now
 800341a:	4a7c      	ldr	r2, [pc, #496]	@ (800360c <BQ769x2_Configure+0x430>)
 800341c:	497c      	ldr	r1, [pc, #496]	@ (8003610 <BQ769x2_Configure+0x434>)
 800341e:	6878      	ldr	r0, [r7, #4]
 8003420:	2302      	movs	r3, #2
 8003422:	f7ff fcb3 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CellBalanceMinCellVRelax, (int16_t) 0x0E74, 2); //0x933F -Minimum voltage at which cells start balancing. Set to 3700mV for now
 8003426:	4a79      	ldr	r2, [pc, #484]	@ (800360c <BQ769x2_Configure+0x430>)
 8003428:	497a      	ldr	r1, [pc, #488]	@ (8003614 <BQ769x2_Configure+0x438>)
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	2302      	movs	r3, #2
 800342e:	f7ff fcad 	bl	8002d8c <BQ769x2_SetRegister>

	/*Over and Under Voltage configuration*/
	BQ769x2_SetRegister(s, CUVThreshold, 0x34, 1); //CUV (under-voltage) Threshold - 0x9275 = 0x34 (2631 mV) this value multiplied by 50.6mV = 2631mV
 8003432:	4979      	ldr	r1, [pc, #484]	@ (8003618 <BQ769x2_Configure+0x43c>)
 8003434:	6878      	ldr	r0, [r7, #4]
 8003436:	2301      	movs	r3, #1
 8003438:	2234      	movs	r2, #52	@ 0x34
 800343a:	f7ff fca7 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, COVThreshold, 0x53, 1); //COV (over-voltage) Threshold - 0x9278 = 0x53 (4199 mV) this value multiplied by 50.6mV = 4199mV
 800343e:	4977      	ldr	r1, [pc, #476]	@ (800361c <BQ769x2_Configure+0x440>)
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	2301      	movs	r3, #1
 8003444:	2253      	movs	r2, #83	@ 0x53
 8003446:	f7ff fca1 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, ShutdownCellVoltage, 0x0960, 2); // Shutdown 0x923F - enter SHUTDOWN when below this cell voltage to minimize power draw . Set to 2400mV
 800344a:	2396      	movs	r3, #150	@ 0x96
 800344c:	011a      	lsls	r2, r3, #4
 800344e:	4974      	ldr	r1, [pc, #464]	@ (8003620 <BQ769x2_Configure+0x444>)
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	2302      	movs	r3, #2
 8003454:	f7ff fc9a 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, ShutdownStackVoltage, 0x0AC8, 2); //ShutdownStackVoltage 0x9241 - enter SHUTDOWn when the stack is below this voltage - set to 2300mV/cell -> 2760*10mV
 8003458:	4a72      	ldr	r2, [pc, #456]	@ (8003624 <BQ769x2_Configure+0x448>)
 800345a:	4973      	ldr	r1, [pc, #460]	@ (8003628 <BQ769x2_Configure+0x44c>)
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	2302      	movs	r3, #2
 8003460:	f7ff fc94 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, CUVRecoveryHysteresis, 0x04, 1); //CUVRecoveryHystersis 0x927B - hysteresis value after COV - set to 200mV -> 4* 50.6mV = 202.4mV
 8003464:	4971      	ldr	r1, [pc, #452]	@ (800362c <BQ769x2_Configure+0x450>)
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	2301      	movs	r3, #1
 800346a:	2204      	movs	r2, #4
 800346c:	f7ff fc8e 	bl	8002d8c <BQ769x2_SetRegister>

	/*Definitions of charge and discharge*/
	BQ769x2_SetRegister(s, DsgCurrentThreshold, 0x64, 2); //0x9310   Set definition of discharge in mA. 100mA. Balancing happens when current is above the negative of this current.
 8003470:	496f      	ldr	r1, [pc, #444]	@ (8003630 <BQ769x2_Configure+0x454>)
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	2302      	movs	r3, #2
 8003476:	2264      	movs	r2, #100	@ 0x64
 8003478:	f7ff fc88 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, ChgCurrentThreshold, 0x32, 2); //0x9312  Set definition of charge in mA. 50mA Balancing happens in charge when above this current
 800347c:	496d      	ldr	r1, [pc, #436]	@ (8003634 <BQ769x2_Configure+0x458>)
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	2302      	movs	r3, #2
 8003482:	2232      	movs	r2, #50	@ 0x32
 8003484:	f7ff fc82 	bl	8002d8c <BQ769x2_SetRegister>

	/*Charge current limit*/
	BQ769x2_SetRegister(s, OCCThreshold, 0x0F, 1); //OCC (over-current in charge) Threshold - 0x9280 = 0x05 (30mV = 3A across 10mOhm sense resistor) Units in 2mV
 8003488:	496b      	ldr	r1, [pc, #428]	@ (8003638 <BQ769x2_Configure+0x45c>)
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	2301      	movs	r3, #1
 800348e:	220f      	movs	r2, #15
 8003490:	f7ff fc7c 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, OCCDelay, 0x1E, 1); //OCC Delay (over current in charge delay) - 0x9281 = 0x0D (around 100ms)
 8003494:	4969      	ldr	r1, [pc, #420]	@ (800363c <BQ769x2_Configure+0x460>)
 8003496:	6878      	ldr	r0, [r7, #4]
 8003498:	2301      	movs	r3, #1
 800349a:	221e      	movs	r2, #30
 800349c:	f7ff fc76 	bl	8002d8c <BQ769x2_SetRegister>

	/*Overcurrent in Discharge Config*/
	BQ769x2_SetRegister(s, OCD1Threshold, 0x7D, 1); //OCD1 "fast"Threshold - 0x9282 = 0x62 (250 mV = -25A across 10mOhm sense resistor) units of 2mV
 80034a0:	4967      	ldr	r1, [pc, #412]	@ (8003640 <BQ769x2_Configure+0x464>)
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	2301      	movs	r3, #1
 80034a6:	227d      	movs	r2, #125	@ 0x7d
 80034a8:	f7ff fc70 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, OCD1Delay, 0x04, 1); //OCD1 Delay- 0x9283 = 10 ms to 426 ms in units of 3.3 ms, with the actual delay being 3.3 ms × (2 + setting) = 20ms.
 80034ac:	4965      	ldr	r1, [pc, #404]	@ (8003644 <BQ769x2_Configure+0x468>)
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	2301      	movs	r3, #1
 80034b2:	2204      	movs	r2, #4
 80034b4:	f7ff fc6a 	bl	8002d8c <BQ769x2_SetRegister>

	BQ769x2_SetRegister(s, OCD2Threshold, 0x64, 1); //OCD1 Threshold - 0x9284 = (0x50 * 20 mV = 20A across 10mOhm sense resistor) units of 2mV
 80034b8:	4963      	ldr	r1, [pc, #396]	@ (8003648 <BQ769x2_Configure+0x46c>)
 80034ba:	6878      	ldr	r0, [r7, #4]
 80034bc:	2301      	movs	r3, #1
 80034be:	2264      	movs	r2, #100	@ 0x64
 80034c0:	f7ff fc64 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, OCD2Delay, 0x5A, 1); //OCD2 Threshold - 0x9285 = 10 ms to 426 ms in units of 3.3 ms, with the actual delay being 3.3 ms × (2 + 120) = 90ms.
 80034c4:	4961      	ldr	r1, [pc, #388]	@ (800364c <BQ769x2_Configure+0x470>)
 80034c6:	6878      	ldr	r0, [r7, #4]
 80034c8:	2301      	movs	r3, #1
 80034ca:	225a      	movs	r2, #90	@ 0x5a
 80034cc:	f7ff fc5e 	bl	8002d8c <BQ769x2_SetRegister>

	BQ769x2_SetRegister(s, OCD3Threshold, (int16_t) -16000, 2); //OCD3 Threshold - 0x928A (-16A in units of user Amps (mA))
 80034d0:	4a5f      	ldr	r2, [pc, #380]	@ (8003650 <BQ769x2_Configure+0x474>)
 80034d2:	4960      	ldr	r1, [pc, #384]	@ (8003654 <BQ769x2_Configure+0x478>)
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	2302      	movs	r3, #2
 80034d8:	f7ff fc58 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, OCD3Delay, 15, 2); //OCD3 Threshold - 0x928C (15 second delay)
 80034dc:	495e      	ldr	r1, [pc, #376]	@ (8003658 <BQ769x2_Configure+0x47c>)
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	2302      	movs	r3, #2
 80034e2:	220f      	movs	r2, #15
 80034e4:	f7ff fc52 	bl	8002d8c <BQ769x2_SetRegister>

	/*Fast short circuit detection config */
	BQ769x2_SetRegister(s, SCDThreshold, 0x0D, 1); //Short circuit discharge Threshold - 0x9286 = 0x0B (400 mV = 40A across 10mOhm sense resistor)
 80034e8:	495c      	ldr	r1, [pc, #368]	@ (800365c <BQ769x2_Configure+0x480>)
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	2301      	movs	r3, #1
 80034ee:	220d      	movs	r2, #13
 80034f0:	f7ff fc4c 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, SCDDelay, 0x11, 1); //SCD Delay - 0x9287 = 0x11 (240us = (17-1)*15us = 240us
 80034f4:	495a      	ldr	r1, [pc, #360]	@ (8003660 <BQ769x2_Configure+0x484>)
 80034f6:	6878      	ldr	r0, [r7, #4]
 80034f8:	2301      	movs	r3, #1
 80034fa:	2211      	movs	r2, #17
 80034fc:	f7ff fc46 	bl	8002d8c <BQ769x2_SetRegister>
	BQ769x2_SetRegister(s, SCDLLatchLimit, 0x01, 1); //Set up SCDL Latch Limit to 1 to set SCD recovery only with load removal 0x9295 = 0x01
 8003500:	4958      	ldr	r1, [pc, #352]	@ (8003664 <BQ769x2_Configure+0x488>)
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	2301      	movs	r3, #1
 8003506:	2201      	movs	r2, #1
 8003508:	f7ff fc40 	bl	8002d8c <BQ769x2_SetRegister>

	// Exit CONFIGUPDATE mode  - Subcommand 0x0092
	BQ769x2_CommandSubcommand(s, EXIT_CFGUPDATE);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2192      	movs	r1, #146	@ 0x92
 8003510:	0018      	movs	r0, r3
 8003512:	f7ff fd13 	bl	8002f3c <BQ769x2_CommandSubcommand>
	delayUS(s->tim_hdl, 60000); //wait for chip to be ready
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	4a53      	ldr	r2, [pc, #332]	@ (8003668 <BQ769x2_Configure+0x48c>)
 800351c:	0011      	movs	r1, r2
 800351e:	0018      	movs	r0, r3
 8003520:	f002 f999 	bl	8005856 <delayUS>
}
 8003524:	46c0      	nop			@ (mov r8, r8)
 8003526:	46bd      	mov	sp, r7
 8003528:	b002      	add	sp, #8
 800352a:	bd80      	pop	{r7, pc}
 800352c:	00002ca2 	.word	0x00002ca2
 8003530:	00009234 	.word	0x00009234
 8003534:	00009308 	.word	0x00009308
 8003538:	00009237 	.word	0x00009237
 800353c:	00009236 	.word	0x00009236
 8003540:	00009343 	.word	0x00009343
 8003544:	000092fb 	.word	0x000092fb
 8003548:	000092fa 	.word	0x000092fa
 800354c:	000092fc 	.word	0x000092fc
 8003550:	000092fd 	.word	0x000092fd
 8003554:	000092ff 	.word	0x000092ff
 8003558:	0000926d 	.word	0x0000926d
 800355c:	3f41c044 	.word	0x3f41c044
 8003560:	000091a8 	.word	0x000091a8
 8003564:	485c7214 	.word	0x485c7214
 8003568:	000091ac 	.word	0x000091ac
 800356c:	ffffa961 	.word	0xffffa961
 8003570:	000091ea 	.word	0x000091ea
 8003574:	00007bd0 	.word	0x00007bd0
 8003578:	000091ec 	.word	0x000091ec
 800357c:	ffffbef4 	.word	0xffffbef4
 8003580:	000091ee 	.word	0x000091ee
 8003584:	000091f0 	.word	0x000091f0
 8003588:	00000fbd 	.word	0x00000fbd
 800358c:	000091f2 	.word	0x000091f2
 8003590:	ffffa2e5 	.word	0xffffa2e5
 8003594:	000091f4 	.word	0x000091f4
 8003598:	00005102 	.word	0x00005102
 800359c:	000091f6 	.word	0x000091f6
 80035a0:	ffffdeea 	.word	0xffffdeea
 80035a4:	000091f8 	.word	0x000091f8
 80035a8:	000011f4 	.word	0x000011f4
 80035ac:	000091fa 	.word	0x000091fa
 80035b0:	00002db7 	.word	0x00002db7
 80035b4:	000091fe 	.word	0x000091fe
 80035b8:	00009304 	.word	0x00009304
 80035bc:	00009261 	.word	0x00009261
 80035c0:	00009262 	.word	0x00009262
 80035c4:	000092a6 	.word	0x000092a6
 80035c8:	000092a9 	.word	0x000092a9
 80035cc:	0000929a 	.word	0x0000929a
 80035d0:	0000929d 	.word	0x0000929d
 80035d4:	0000076c 	.word	0x0000076c
 80035d8:	000092cb 	.word	0x000092cb
 80035dc:	00001194 	.word	0x00001194
 80035e0:	000092ce 	.word	0x000092ce
 80035e4:	000092c0 	.word	0x000092c0
 80035e8:	000092c3 	.word	0x000092c3
 80035ec:	000092d1 	.word	0x000092d1
 80035f0:	0000925f 	.word	0x0000925f
 80035f4:	00009335 	.word	0x00009335
 80035f8:	0000933a 	.word	0x0000933a
 80035fc:	0000933d 	.word	0x0000933d
 8003600:	00009341 	.word	0x00009341
 8003604:	0000933e 	.word	0x0000933e
 8003608:	00009342 	.word	0x00009342
 800360c:	00000e74 	.word	0x00000e74
 8003610:	0000933b 	.word	0x0000933b
 8003614:	0000933f 	.word	0x0000933f
 8003618:	00009275 	.word	0x00009275
 800361c:	00009278 	.word	0x00009278
 8003620:	0000923f 	.word	0x0000923f
 8003624:	00000ac8 	.word	0x00000ac8
 8003628:	00009241 	.word	0x00009241
 800362c:	0000927b 	.word	0x0000927b
 8003630:	00009310 	.word	0x00009310
 8003634:	00009312 	.word	0x00009312
 8003638:	00009280 	.word	0x00009280
 800363c:	00009281 	.word	0x00009281
 8003640:	00009282 	.word	0x00009282
 8003644:	00009283 	.word	0x00009283
 8003648:	00009284 	.word	0x00009284
 800364c:	00009285 	.word	0x00009285
 8003650:	ffffc180 	.word	0xffffc180
 8003654:	0000928a 	.word	0x0000928a
 8003658:	0000928c 	.word	0x0000928c
 800365c:	00009286 	.word	0x00009286
 8003660:	00009287 	.word	0x00009287
 8003664:	00009295 	.word	0x00009295
 8003668:	0000ea60 	.word	0x0000ea60

0800366c <BQ769x2_Initialize>:

/*Initialize BQ chip by configuring registers and then checking that a critical register was written. Return 1 if successfully configured, 0 if failed*/
uint8_t BQ769x2_Initialize(BQState *s) {
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]

	BQ769x2_Configure(s);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	0018      	movs	r0, r3
 8003678:	f7ff fdb0 	bl	80031dc <BQ769x2_Configure>

	//Fail if device is still in config update mode.
	BQ769x2_ReadBatteryStatus(s);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	0018      	movs	r0, r3
 8003680:	f000 f9b2 	bl	80039e8 <BQ769x2_ReadBatteryStatus>
	if (s->value_BatteryStatus & 1) {
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	226e      	movs	r2, #110	@ 0x6e
 8003688:	5a9b      	ldrh	r3, [r3, r2]
 800368a:	001a      	movs	r2, r3
 800368c:	2301      	movs	r3, #1
 800368e:	4013      	ands	r3, r2
 8003690:	d001      	beq.n	8003696 <BQ769x2_Initialize+0x2a>
		return 0;
 8003692:	2300      	movs	r3, #0
 8003694:	e00e      	b.n	80036b4 <BQ769x2_Initialize+0x48>
	}
	//Fail if the active cells register is not 0xAAFF
	if (BQ769x2_ReadUnsignedRegister(s, VCellMode, 2) != s->ActiveCells) {
 8003696:	4909      	ldr	r1, [pc, #36]	@ (80036bc <BQ769x2_Initialize+0x50>)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	0018      	movs	r0, r3
 800369e:	f7ff fd6f 	bl	8003180 <BQ769x2_ReadUnsignedRegister>
 80036a2:	0003      	movs	r3, r0
 80036a4:	001a      	movs	r2, r3
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d001      	beq.n	80036b2 <BQ769x2_Initialize+0x46>
		return 0;
 80036ae:	2300      	movs	r3, #0
 80036b0:	e000      	b.n	80036b4 <BQ769x2_Initialize+0x48>
	}

	//config successful and register spot check complete
	return 1;
 80036b2:	2301      	movs	r3, #1

}
 80036b4:	0018      	movs	r0, r3
 80036b6:	46bd      	mov	sp, r7
 80036b8:	b002      	add	sp, #8
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	00009304 	.word	0x00009304

080036c0 <BQ769x2_ForceDisableFETs>:

//  ********************************* FET Control Commands  ***************************************

/* Blocks the FETs from turning on via the MCU pins*/
void BQ769x2_ForceDisableFETs(BQState *s) {
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b082      	sub	sp, #8
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(s->CFETOFF_PORT, s->CFETOFF_PIN, GPIO_PIN_RESET); // CFETOFF pin (BOTHOFF) set low
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6998      	ldr	r0, [r3, #24]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	7f1b      	ldrb	r3, [r3, #28]
 80036d0:	2200      	movs	r2, #0
 80036d2:	0019      	movs	r1, r3
 80036d4:	f002 ffc3 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(s->DFETOFF_PORT, s->DFETOFF_PIN, GPIO_PIN_RESET); // DFETOFF pin (BOTHOFF) set low
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6a18      	ldr	r0, [r3, #32]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2224      	movs	r2, #36	@ 0x24
 80036e0:	5c9b      	ldrb	r3, [r3, r2]
 80036e2:	2200      	movs	r2, #0
 80036e4:	0019      	movs	r1, r3
 80036e6:	f002 ffba 	bl	800665e <HAL_GPIO_WritePin>
}
 80036ea:	46c0      	nop			@ (mov r8, r8)
 80036ec:	46bd      	mov	sp, r7
 80036ee:	b002      	add	sp, #8
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <BQ769x2_AllowFETs>:

/* sends the FET_ENABLE command, sets the MCU pins to allow FETs, the sends enable again. Sending FET_ENABLE twice seems to be necessary
 * 	The CFETOFF and DFETOFF pin on the BQ76952 should be connected to the MCU board to use this function*/
void BQ769x2_AllowFETs(BQState *s) {
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
	// Enables FETS both via comms and via the STM32 hardware overide pins

	BQ769x2_CommandSubcommand(s, FET_ENABLE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2122      	movs	r1, #34	@ 0x22
 80036fe:	0018      	movs	r0, r3
 8003700:	f7ff fc1c 	bl	8002f3c <BQ769x2_CommandSubcommand>
	HAL_GPIO_WritePin(s->CFETOFF_PORT, s->CFETOFF_PIN, GPIO_PIN_SET); // CFETOFF pin set high
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6998      	ldr	r0, [r3, #24]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	7f1b      	ldrb	r3, [r3, #28]
 800370c:	2201      	movs	r2, #1
 800370e:	0019      	movs	r1, r3
 8003710:	f002 ffa5 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(s->DFETOFF_PORT, s->DFETOFF_PIN, GPIO_PIN_SET); // DFETOFF pin set high
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6a18      	ldr	r0, [r3, #32]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2224      	movs	r2, #36	@ 0x24
 800371c:	5c9b      	ldrb	r3, [r3, r2]
 800371e:	2201      	movs	r2, #1
 8003720:	0019      	movs	r1, r3
 8003722:	f002 ff9c 	bl	800665e <HAL_GPIO_WritePin>
	BQ769x2_CommandSubcommand(s, FET_ENABLE); //gotta do this twice, not sure why
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2122      	movs	r1, #34	@ 0x22
 800372a:	0018      	movs	r0, r3
 800372c:	f7ff fc06 	bl	8002f3c <BQ769x2_CommandSubcommand>
}
 8003730:	46c0      	nop			@ (mov r8, r8)
 8003732:	46bd      	mov	sp, r7
 8003734:	b002      	add	sp, #8
 8003736:	bd80      	pop	{r7, pc}

08003738 <BQ769x2_ReadFETStatus>:

/* update BQState with the status of all the FETs */
void BQ769x2_ReadFETStatus(BQState *s) {
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]

	BQ769x2_DirectCommand(s, FETStatus, 0x00, R);
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	2300      	movs	r3, #0
 8003744:	2200      	movs	r2, #0
 8003746:	217f      	movs	r1, #127	@ 0x7f
 8003748:	f7ff fccc 	bl	80030e4 <BQ769x2_DirectCommand>
	s->FET_Status = (RX_data[1] * 256 + RX_data[0]);
 800374c:	4b17      	ldr	r3, [pc, #92]	@ (80037ac <BQ769x2_ReadFETStatus+0x74>)
 800374e:	7819      	ldrb	r1, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2270      	movs	r2, #112	@ 0x70
 8003754:	5499      	strb	r1, [r3, r2]
	s->Dsg = ((0x4 & RX_data[0]) >> 2); // discharge FET state
 8003756:	4b15      	ldr	r3, [pc, #84]	@ (80037ac <BQ769x2_ReadFETStatus+0x74>)
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	089b      	lsrs	r3, r3, #2
 800375c:	b2db      	uxtb	r3, r3
 800375e:	2201      	movs	r2, #1
 8003760:	4013      	ands	r3, r2
 8003762:	b2d9      	uxtb	r1, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	227a      	movs	r2, #122	@ 0x7a
 8003768:	5499      	strb	r1, [r3, r2]
	s->Chg = (0x1 & RX_data[0]); // charge FET state
 800376a:	4b10      	ldr	r3, [pc, #64]	@ (80037ac <BQ769x2_ReadFETStatus+0x74>)
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	2201      	movs	r2, #1
 8003770:	4013      	ands	r3, r2
 8003772:	b2d9      	uxtb	r1, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	227b      	movs	r2, #123	@ 0x7b
 8003778:	5499      	strb	r1, [r3, r2]
	s->PChg = ((0x2 & RX_data[0]) >> 1); // pre-charge FET state
 800377a:	4b0c      	ldr	r3, [pc, #48]	@ (80037ac <BQ769x2_ReadFETStatus+0x74>)
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	085b      	lsrs	r3, r3, #1
 8003780:	b2db      	uxtb	r3, r3
 8003782:	2201      	movs	r2, #1
 8003784:	4013      	ands	r3, r2
 8003786:	b2d9      	uxtb	r1, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	227c      	movs	r2, #124	@ 0x7c
 800378c:	5499      	strb	r1, [r3, r2]
	s->PDsg = ((0x8 & RX_data[0]) >> 3); // pre-discharge FET state
 800378e:	4b07      	ldr	r3, [pc, #28]	@ (80037ac <BQ769x2_ReadFETStatus+0x74>)
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	08db      	lsrs	r3, r3, #3
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2201      	movs	r2, #1
 8003798:	4013      	ands	r3, r2
 800379a:	b2d9      	uxtb	r1, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	227d      	movs	r2, #125	@ 0x7d
 80037a0:	5499      	strb	r1, [r3, r2]
}
 80037a2:	46c0      	nop			@ (mov r8, r8)
 80037a4:	46bd      	mov	sp, r7
 80037a6:	b002      	add	sp, #8
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	46c0      	nop			@ (mov r8, r8)
 80037ac:	200001f0 	.word	0x200001f0

080037b0 <BQ769x2_ResetShutdownPin>:
}

/* Releases the RST_SHUT pin
 * The RST_SHUT pin on the BQ76952 should be connected to the MCU board to use this function
 */
void BQ769x2_ResetShutdownPin(BQState *s) {
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(s->RST_SHUT_PORT, s->RST_SHUT_PIN, GPIO_PIN_RESET); // Resets RST_SHUT pin
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6918      	ldr	r0, [r3, #16]
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	7d1b      	ldrb	r3, [r3, #20]
 80037c0:	2200      	movs	r2, #0
 80037c2:	0019      	movs	r1, r3
 80037c4:	f002 ff4b 	bl	800665e <HAL_GPIO_WritePin>
}
 80037c8:	46c0      	nop			@ (mov r8, r8)
 80037ca:	46bd      	mov	sp, r7
 80037cc:	b002      	add	sp, #8
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <BQ769x2_EnterDeepSleep>:

/*Put the BQ into DEEPSLEEP by writing the DEEPSLEEP command twice. Returns 1 if successful, otherwise 0*/
uint8_t BQ769x2_EnterDeepSleep(BQState *s) {
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
	BQ769x2_CommandSubcommand(s, DEEPSLEEP);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	210f      	movs	r1, #15
 80037dc:	0018      	movs	r0, r3
 80037de:	f7ff fbad 	bl	8002f3c <BQ769x2_CommandSubcommand>
	delayUS(s->tim_hdl, 2000);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	22fa      	movs	r2, #250	@ 0xfa
 80037e8:	00d2      	lsls	r2, r2, #3
 80037ea:	0011      	movs	r1, r2
 80037ec:	0018      	movs	r0, r3
 80037ee:	f002 f832 	bl	8005856 <delayUS>
	BQ769x2_CommandSubcommand(s, DEEPSLEEP);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	210f      	movs	r1, #15
 80037f6:	0018      	movs	r0, r3
 80037f8:	f7ff fba0 	bl	8002f3c <BQ769x2_CommandSubcommand>
	delayUS(s->tim_hdl, 2000);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	22fa      	movs	r2, #250	@ 0xfa
 8003802:	00d2      	lsls	r2, r2, #3
 8003804:	0011      	movs	r1, r2
 8003806:	0018      	movs	r0, r3
 8003808:	f002 f825 	bl	8005856 <delayUS>
	if (BQ769x2_ReadControlStatus(s) & 0x04) //if bit 2 is high, then device is in DEEPSLEEP. Return 1 for success
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	0018      	movs	r0, r3
 8003810:	f000 f8ba 	bl	8003988 <BQ769x2_ReadControlStatus>
 8003814:	0003      	movs	r3, r0
 8003816:	001a      	movs	r2, r3
 8003818:	2304      	movs	r3, #4
 800381a:	4013      	ands	r3, r2
 800381c:	d001      	beq.n	8003822 <BQ769x2_EnterDeepSleep+0x52>
	{
		return 1;
 800381e:	2301      	movs	r3, #1
 8003820:	e000      	b.n	8003824 <BQ769x2_EnterDeepSleep+0x54>
	}
	return 0;
 8003822:	2300      	movs	r3, #0
}
 8003824:	0018      	movs	r0, r3
 8003826:	46bd      	mov	sp, r7
 8003828:	b002      	add	sp, #8
 800382a:	bd80      	pop	{r7, pc}

0800382c <BQ769x2_Wake>:

/*Wake up the BQ from DEEPSLEEP by toggling RST_SHUT once. Return 1 if successfully woken up, otherwise 0*/
uint8_t BQ769x2_Wake(BQState *s) { //TODO add port/pin to this
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(s->RST_SHUT_PORT, s->RST_SHUT_PIN, GPIO_PIN_SET);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6918      	ldr	r0, [r3, #16]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	7d1b      	ldrb	r3, [r3, #20]
 800383c:	2201      	movs	r2, #1
 800383e:	0019      	movs	r1, r3
 8003840:	f002 ff0d 	bl	800665e <HAL_GPIO_WritePin>
	delayUS(s->tim_hdl, 2000);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	22fa      	movs	r2, #250	@ 0xfa
 800384a:	00d2      	lsls	r2, r2, #3
 800384c:	0011      	movs	r1, r2
 800384e:	0018      	movs	r0, r3
 8003850:	f002 f801 	bl	8005856 <delayUS>
	HAL_GPIO_WritePin(s->RST_SHUT_PORT, s->RST_SHUT_PIN, GPIO_PIN_RESET);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6918      	ldr	r0, [r3, #16]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	7d1b      	ldrb	r3, [r3, #20]
 800385c:	2200      	movs	r2, #0
 800385e:	0019      	movs	r1, r3
 8003860:	f002 fefd 	bl	800665e <HAL_GPIO_WritePin>
	delayUS(s->tim_hdl, 2000);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	22fa      	movs	r2, #250	@ 0xfa
 800386a:	00d2      	lsls	r2, r2, #3
 800386c:	0011      	movs	r1, r2
 800386e:	0018      	movs	r0, r3
 8003870:	f001 fff1 	bl	8005856 <delayUS>

	if (BQ769x2_ReadControlStatus(s) & 0x04) { //if bit 2 is high, then device is in DEEPSLEEP
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	0018      	movs	r0, r3
 8003878:	f000 f886 	bl	8003988 <BQ769x2_ReadControlStatus>
 800387c:	0003      	movs	r3, r0
 800387e:	001a      	movs	r2, r3
 8003880:	2304      	movs	r3, #4
 8003882:	4013      	ands	r3, r2
 8003884:	d001      	beq.n	800388a <BQ769x2_Wake+0x5e>
		return 0;
 8003886:	2300      	movs	r3, #0
 8003888:	e000      	b.n	800388c <BQ769x2_Wake+0x60>
	}

	return 1;
 800388a:	2301      	movs	r3, #1

}
 800388c:	0018      	movs	r0, r3
 800388e:	46bd      	mov	sp, r7
 8003890:	b002      	add	sp, #8
 8003892:	bd80      	pop	{r7, pc}

08003894 <BQ769x2_Reset>:
	HAL_GPIO_WritePin(s->RST_SHUT_PORT, s->RST_SHUT_PIN, GPIO_PIN_RESET);
}

/* BQ769x2_Reset - hard reset of the BQ chip, which takes ~250ms. The 3V3 rail comes up 20ms after the reset begins. Returns 0 if the 3v3 rail is externally powered.
 * Should only be called if the 3v3 rail needs to be reset, which can fix some issues related to sleep with the STM32 after using the debugger */
uint8_t BQ769x2_Reset(BQState *s) {
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
	uint8_t RetryCounter = 0;
 800389c:	230f      	movs	r3, #15
 800389e:	18fb      	adds	r3, r7, r3
 80038a0:	2200      	movs	r2, #0
 80038a2:	701a      	strb	r2, [r3, #0]
	while (RetryCounter < 20) {
 80038a4:	e012      	b.n	80038cc <BQ769x2_Reset+0x38>
		BQ769x2_CommandSubcommand(s, BQ769x2_RESET); // Resets the BQ769x2 registers and kills the 3v3 Rail
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2112      	movs	r1, #18
 80038aa:	0018      	movs	r0, r3
 80038ac:	f7ff fb46 	bl	8002f3c <BQ769x2_CommandSubcommand>
		delayUS(s->tim_hdl, 1000); //wait for the 3.3v rail to die
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	22fa      	movs	r2, #250	@ 0xfa
 80038b6:	0092      	lsls	r2, r2, #2
 80038b8:	0011      	movs	r1, r2
 80038ba:	0018      	movs	r0, r3
 80038bc:	f001 ffcb 	bl	8005856 <delayUS>
		RetryCounter++;
 80038c0:	210f      	movs	r1, #15
 80038c2:	187b      	adds	r3, r7, r1
 80038c4:	781a      	ldrb	r2, [r3, #0]
 80038c6:	187b      	adds	r3, r7, r1
 80038c8:	3201      	adds	r2, #1
 80038ca:	701a      	strb	r2, [r3, #0]
	while (RetryCounter < 20) {
 80038cc:	230f      	movs	r3, #15
 80038ce:	18fb      	adds	r3, r7, r3
 80038d0:	781b      	ldrb	r3, [r3, #0]
 80038d2:	2b13      	cmp	r3, #19
 80038d4:	d9e7      	bls.n	80038a6 <BQ769x2_Reset+0x12>
	}
	return 0; //should never get here unless 3v3 rail is externally powered by debugger
 80038d6:	2300      	movs	r3, #0

}
 80038d8:	0018      	movs	r0, r3
 80038da:	46bd      	mov	sp, r7
 80038dc:	b004      	add	sp, #16
 80038de:	bd80      	pop	{r7, pc}

080038e0 <BQ769x2_Ready>:

/* BQ769x2_Ready - return 1 if BQ is initialized, 0 otherwise */
uint8_t BQ769x2_Ready(BQState *s) {
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
	BQ769x2_ReadBatteryStatus(s);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	0018      	movs	r0, r3
 80038ec:	f000 f87c 	bl	80039e8 <BQ769x2_ReadBatteryStatus>
	if (s->value_BatteryStatus & 0x300) { //if bits 8 and 9 of battery status are set, device has finished booting
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	226e      	movs	r2, #110	@ 0x6e
 80038f4:	5a9b      	ldrh	r3, [r3, r2]
 80038f6:	001a      	movs	r2, r3
 80038f8:	23c0      	movs	r3, #192	@ 0xc0
 80038fa:	009b      	lsls	r3, r3, #2
 80038fc:	4013      	ands	r3, r2
 80038fe:	d007      	beq.n	8003910 <BQ769x2_Ready+0x30>
		delayMS(s->tim_hdl, 60);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	213c      	movs	r1, #60	@ 0x3c
 8003906:	0018      	movs	r0, r3
 8003908:	f001 ffba 	bl	8005880 <delayMS>
		return 1;
 800390c:	2301      	movs	r3, #1
 800390e:	e000      	b.n	8003912 <BQ769x2_Ready+0x32>
	};
	return 0;
 8003910:	2300      	movs	r3, #0
}
 8003912:	0018      	movs	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	b002      	add	sp, #8
 8003918:	bd80      	pop	{r7, pc}

0800391a <BQ769x2_SoftWake>:

/* Quickly toggle RST_SHUT to wake the BQ chip. Simple function that doesn't block */
void BQ769x2_SoftWake(BQState *s) {
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(s->RST_SHUT_PORT, s->RST_SHUT_PIN, GPIO_PIN_SET);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6918      	ldr	r0, [r3, #16]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	7d1b      	ldrb	r3, [r3, #20]
 800392a:	2201      	movs	r2, #1
 800392c:	0019      	movs	r1, r3
 800392e:	f002 fe96 	bl	800665e <HAL_GPIO_WritePin>
	delayUS(s->tim_hdl, 2000);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	22fa      	movs	r2, #250	@ 0xfa
 8003938:	00d2      	lsls	r2, r2, #3
 800393a:	0011      	movs	r1, r2
 800393c:	0018      	movs	r0, r3
 800393e:	f001 ff8a 	bl	8005856 <delayUS>
	HAL_GPIO_WritePin(s->RST_SHUT_PORT, s->RST_SHUT_PIN, GPIO_PIN_RESET);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6918      	ldr	r0, [r3, #16]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	7d1b      	ldrb	r3, [r3, #20]
 800394a:	2200      	movs	r2, #0
 800394c:	0019      	movs	r1, r3
 800394e:	f002 fe86 	bl	800665e <HAL_GPIO_WritePin>
	delayUS(s->tim_hdl, 2000);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	68db      	ldr	r3, [r3, #12]
 8003956:	22fa      	movs	r2, #250	@ 0xfa
 8003958:	00d2      	lsls	r2, r2, #3
 800395a:	0011      	movs	r1, r2
 800395c:	0018      	movs	r0, r3
 800395e:	f001 ff7a 	bl	8005856 <delayUS>
}
 8003962:	46c0      	nop			@ (mov r8, r8)
 8003964:	46bd      	mov	sp, r7
 8003966:	b002      	add	sp, #8
 8003968:	bd80      	pop	{r7, pc}

0800396a <BQ769x2_ClearFullScan>:

/* Clear the FULLSCAN bit, must be called prior to entering DEEPSLEEP*/
void BQ769x2_ClearFullScan(BQState *s){
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	6078      	str	r0, [r7, #4]
	BQ769x2_DirectCommand(s, AlarmStatus, 0x0080, W); // Clear the FULLSCAN bit, otherwise STM32 will wake up immediately
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	2301      	movs	r3, #1
 8003976:	2280      	movs	r2, #128	@ 0x80
 8003978:	2162      	movs	r1, #98	@ 0x62
 800397a:	f7ff fbb3 	bl	80030e4 <BQ769x2_DirectCommand>
}
 800397e:	46c0      	nop			@ (mov r8, r8)
 8003980:	46bd      	mov	sp, r7
 8003982:	b002      	add	sp, #8
 8003984:	bd80      	pop	{r7, pc}
	...

08003988 <BQ769x2_ReadControlStatus>:

// ********************************* BQ769x2 Status and Fault Commands   *****************************************


/* Read this register to get the Control Status Pins*/
uint16_t BQ769x2_ReadControlStatus(BQState *s) {
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
	BQ769x2_DirectCommand(s, ControlStatus, 0x00, R);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	2300      	movs	r3, #0
 8003994:	2200      	movs	r2, #0
 8003996:	2100      	movs	r1, #0
 8003998:	f7ff fba4 	bl	80030e4 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]);
 800399c:	4b05      	ldr	r3, [pc, #20]	@ (80039b4 <BQ769x2_ReadControlStatus+0x2c>)
 800399e:	785b      	ldrb	r3, [r3, #1]
 80039a0:	021b      	lsls	r3, r3, #8
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	4a03      	ldr	r2, [pc, #12]	@ (80039b4 <BQ769x2_ReadControlStatus+0x2c>)
 80039a6:	7812      	ldrb	r2, [r2, #0]
 80039a8:	189b      	adds	r3, r3, r2
 80039aa:	b29b      	uxth	r3, r3
}
 80039ac:	0018      	movs	r0, r3
 80039ae:	46bd      	mov	sp, r7
 80039b0:	b002      	add	sp, #8
 80039b2:	bd80      	pop	{r7, pc}
 80039b4:	200001f0 	.word	0x200001f0

080039b8 <BQ769x2_ReadAlarmStatus>:

/* Read this register to find out why the ALERT pin was asserted */
uint16_t BQ769x2_ReadAlarmStatus(BQState *s) {
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
	BQ769x2_DirectCommand(s, AlarmStatus, 0x00, R);
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	2300      	movs	r3, #0
 80039c4:	2200      	movs	r2, #0
 80039c6:	2162      	movs	r1, #98	@ 0x62
 80039c8:	f7ff fb8c 	bl	80030e4 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]);
 80039cc:	4b05      	ldr	r3, [pc, #20]	@ (80039e4 <BQ769x2_ReadAlarmStatus+0x2c>)
 80039ce:	785b      	ldrb	r3, [r3, #1]
 80039d0:	021b      	lsls	r3, r3, #8
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	4a03      	ldr	r2, [pc, #12]	@ (80039e4 <BQ769x2_ReadAlarmStatus+0x2c>)
 80039d6:	7812      	ldrb	r2, [r2, #0]
 80039d8:	189b      	adds	r3, r3, r2
 80039da:	b29b      	uxth	r3, r3
}
 80039dc:	0018      	movs	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	b002      	add	sp, #8
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	200001f0 	.word	0x200001f0

080039e8 <BQ769x2_ReadBatteryStatus>:
	BQ769x2_DirectCommand(s, AlarmRawStatus, 0x00, R);
	return (RX_data[1] * 256 + RX_data[0]);
}

/* read back battery status register */
void BQ769x2_ReadBatteryStatus(BQState *s) {
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b082      	sub	sp, #8
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
	// Read Battery Status with DirectCommand
	// This shows which primary protections have been triggered
	BQ769x2_DirectCommand(s, BatteryStatus, 0x00, R);
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	2300      	movs	r3, #0
 80039f4:	2200      	movs	r2, #0
 80039f6:	2112      	movs	r1, #18
 80039f8:	f7ff fb74 	bl	80030e4 <BQ769x2_DirectCommand>
	s->value_BatteryStatus = (RX_data[1] * 256 + RX_data[0]);
 80039fc:	4b07      	ldr	r3, [pc, #28]	@ (8003a1c <BQ769x2_ReadBatteryStatus+0x34>)
 80039fe:	785b      	ldrb	r3, [r3, #1]
 8003a00:	021b      	lsls	r3, r3, #8
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	4a05      	ldr	r2, [pc, #20]	@ (8003a1c <BQ769x2_ReadBatteryStatus+0x34>)
 8003a06:	7812      	ldrb	r2, [r2, #0]
 8003a08:	189b      	adds	r3, r3, r2
 8003a0a:	b299      	uxth	r1, r3
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	226e      	movs	r2, #110	@ 0x6e
 8003a10:	5299      	strh	r1, [r3, r2]
}
 8003a12:	46c0      	nop			@ (mov r8, r8)
 8003a14:	46bd      	mov	sp, r7
 8003a16:	b002      	add	sp, #8
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	46c0      	nop			@ (mov r8, r8)
 8003a1c:	200001f0 	.word	0x200001f0

08003a20 <BQ769x2_ReadSafetyStatus>:
	BQ769x2_Subcommand(s, DEVICE_NUMBER, 0x00, R);
	return (RX_32Byte[1] * 256 + RX_32Byte[0]);
}

/* update safety status A,B,C and UV/OV/SCD/OCD/ProtectionsTriggered flags in BQState */
uint8_t BQ769x2_ReadSafetyStatus(BQState *s) {
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b082      	sub	sp, #8
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
	// Read Safety Status A/B/C and find which bits are set
	// This shows which primary protections have been triggered
	// Return 1 at end to match structure of other functions
	BQ769x2_DirectCommand(s, SafetyStatusA, 0x00, R);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	2103      	movs	r1, #3
 8003a30:	f7ff fb58 	bl	80030e4 <BQ769x2_DirectCommand>
	s->value_SafetyStatusA = (RX_data[1] * 256 + RX_data[0]);
 8003a34:	4b2f      	ldr	r3, [pc, #188]	@ (8003af4 <BQ769x2_ReadSafetyStatus+0xd4>)
 8003a36:	7819      	ldrb	r1, [r3, #0]
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2268      	movs	r2, #104	@ 0x68
 8003a3c:	5499      	strb	r1, [r3, r2]
	//Example Fault Flags
	s->UV_Fault = ((0x4 & RX_data[0]) >> 2);
 8003a3e:	4b2d      	ldr	r3, [pc, #180]	@ (8003af4 <BQ769x2_ReadSafetyStatus+0xd4>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	089b      	lsrs	r3, r3, #2
 8003a44:	b2db      	uxtb	r3, r3
 8003a46:	2201      	movs	r2, #1
 8003a48:	4013      	ands	r3, r2
 8003a4a:	b2d9      	uxtb	r1, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2274      	movs	r2, #116	@ 0x74
 8003a50:	5499      	strb	r1, [r3, r2]
	s->OV_Fault = ((0x8 & RX_data[0]) >> 3);
 8003a52:	4b28      	ldr	r3, [pc, #160]	@ (8003af4 <BQ769x2_ReadSafetyStatus+0xd4>)
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	08db      	lsrs	r3, r3, #3
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	4013      	ands	r3, r2
 8003a5e:	b2d9      	uxtb	r1, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2275      	movs	r2, #117	@ 0x75
 8003a64:	5499      	strb	r1, [r3, r2]
	s->SCD_Fault = ((0x8 & RX_data[1]) >> 3);
 8003a66:	4b23      	ldr	r3, [pc, #140]	@ (8003af4 <BQ769x2_ReadSafetyStatus+0xd4>)
 8003a68:	785b      	ldrb	r3, [r3, #1]
 8003a6a:	08db      	lsrs	r3, r3, #3
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	2201      	movs	r2, #1
 8003a70:	4013      	ands	r3, r2
 8003a72:	b2d9      	uxtb	r1, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2276      	movs	r2, #118	@ 0x76
 8003a78:	5499      	strb	r1, [r3, r2]
	s->OCD_Fault = ((0x2 & RX_data[1]) >> 1);
 8003a7a:	4b1e      	ldr	r3, [pc, #120]	@ (8003af4 <BQ769x2_ReadSafetyStatus+0xd4>)
 8003a7c:	785b      	ldrb	r3, [r3, #1]
 8003a7e:	085b      	lsrs	r3, r3, #1
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	2201      	movs	r2, #1
 8003a84:	4013      	ands	r3, r2
 8003a86:	b2d9      	uxtb	r1, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2277      	movs	r2, #119	@ 0x77
 8003a8c:	5499      	strb	r1, [r3, r2]
	BQ769x2_DirectCommand(s, SafetyStatusB, 0x00, R);
 8003a8e:	6878      	ldr	r0, [r7, #4]
 8003a90:	2300      	movs	r3, #0
 8003a92:	2200      	movs	r2, #0
 8003a94:	2105      	movs	r1, #5
 8003a96:	f7ff fb25 	bl	80030e4 <BQ769x2_DirectCommand>
	s->value_SafetyStatusB = (RX_data[1] * 256 + RX_data[0]);
 8003a9a:	4b16      	ldr	r3, [pc, #88]	@ (8003af4 <BQ769x2_ReadSafetyStatus+0xd4>)
 8003a9c:	7819      	ldrb	r1, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2269      	movs	r2, #105	@ 0x69
 8003aa2:	5499      	strb	r1, [r3, r2]

	BQ769x2_DirectCommand(s, SafetyStatusC, 0x00, R);
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	2107      	movs	r1, #7
 8003aac:	f7ff fb1a 	bl	80030e4 <BQ769x2_DirectCommand>
	s->value_SafetyStatusC = (RX_data[1] * 256 + RX_data[0]);
 8003ab0:	4b10      	ldr	r3, [pc, #64]	@ (8003af4 <BQ769x2_ReadSafetyStatus+0xd4>)
 8003ab2:	7819      	ldrb	r1, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	226a      	movs	r2, #106	@ 0x6a
 8003ab8:	5499      	strb	r1, [r3, r2]

	if ((s->value_SafetyStatusA + s->value_SafetyStatusB
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2268      	movs	r2, #104	@ 0x68
 8003abe:	5c9b      	ldrb	r3, [r3, r2]
 8003ac0:	0019      	movs	r1, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2269      	movs	r2, #105	@ 0x69
 8003ac6:	5c9b      	ldrb	r3, [r3, r2]
 8003ac8:	18cb      	adds	r3, r1, r3
			+ s->value_SafetyStatusC) > 1) {
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	216a      	movs	r1, #106	@ 0x6a
 8003ace:	5c52      	ldrb	r2, [r2, r1]
 8003ad0:	189b      	adds	r3, r3, r2
	if ((s->value_SafetyStatusA + s->value_SafetyStatusB
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	dd04      	ble.n	8003ae0 <BQ769x2_ReadSafetyStatus+0xc0>
		s->ProtectionsTriggered = 1;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2278      	movs	r2, #120	@ 0x78
 8003ada:	2101      	movs	r1, #1
 8003adc:	5499      	strb	r1, [r3, r2]
 8003ade:	e003      	b.n	8003ae8 <BQ769x2_ReadSafetyStatus+0xc8>
	} else {
		s->ProtectionsTriggered = 0;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2278      	movs	r2, #120	@ 0x78
 8003ae4:	2100      	movs	r1, #0
 8003ae6:	5499      	strb	r1, [r3, r2]
	}

	return 1;
 8003ae8:	2301      	movs	r3, #1
}
 8003aea:	0018      	movs	r0, r3
 8003aec:	46bd      	mov	sp, r7
 8003aee:	b002      	add	sp, #8
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	46c0      	nop			@ (mov r8, r8)
 8003af4:	200001f0 	.word	0x200001f0

08003af8 <BQ769x2_ReadVoltage>:
// ********************************* End of BQ769x2 Status and Fault Commands   *****************************************

// ********************************* BQ769x2 Measurement Commands   *****************************************

/* read a specific voltage register */
uint16_t BQ769x2_ReadVoltage(BQState *s, uint8_t command){
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b082      	sub	sp, #8
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
 8003b00:	000a      	movs	r2, r1
 8003b02:	1cfb      	adds	r3, r7, #3
 8003b04:	701a      	strb	r2, [r3, #0]
	BQ769x2_DirectCommand(s, command, 0x00, R);
 8003b06:	1cfb      	adds	r3, r7, #3
 8003b08:	7819      	ldrb	r1, [r3, #0]
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f7ff fae8 	bl	80030e4 <BQ769x2_DirectCommand>
	delayUS(s->tim_hdl, 2000);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	68db      	ldr	r3, [r3, #12]
 8003b18:	22fa      	movs	r2, #250	@ 0xfa
 8003b1a:	00d2      	lsls	r2, r2, #3
 8003b1c:	0011      	movs	r1, r2
 8003b1e:	0018      	movs	r0, r3
 8003b20:	f001 fe99 	bl	8005856 <delayUS>
	if (command >= Cell1Voltage && command <= Cell16Voltage) {//Cells 1 through 16 (0x14 to 0x32)
 8003b24:	1cfb      	adds	r3, r7, #3
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2b13      	cmp	r3, #19
 8003b2a:	d90c      	bls.n	8003b46 <BQ769x2_ReadVoltage+0x4e>
 8003b2c:	1cfb      	adds	r3, r7, #3
 8003b2e:	781b      	ldrb	r3, [r3, #0]
 8003b30:	2b32      	cmp	r3, #50	@ 0x32
 8003b32:	d808      	bhi.n	8003b46 <BQ769x2_ReadVoltage+0x4e>
		return (RX_data[1] * 256 + RX_data[0]); //voltage is reported in mV
 8003b34:	4b0c      	ldr	r3, [pc, #48]	@ (8003b68 <BQ769x2_ReadVoltage+0x70>)
 8003b36:	785b      	ldrb	r3, [r3, #1]
 8003b38:	021b      	lsls	r3, r3, #8
 8003b3a:	b29b      	uxth	r3, r3
 8003b3c:	4a0a      	ldr	r2, [pc, #40]	@ (8003b68 <BQ769x2_ReadVoltage+0x70>)
 8003b3e:	7812      	ldrb	r2, [r2, #0]
 8003b40:	189b      	adds	r3, r3, r2
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	e00b      	b.n	8003b5e <BQ769x2_ReadVoltage+0x66>
	} else { //stack, Pack, LD
		return 10 * (RX_data[1] * 256 + RX_data[0]); //voltage is reported in 0.01V units
 8003b46:	4b08      	ldr	r3, [pc, #32]	@ (8003b68 <BQ769x2_ReadVoltage+0x70>)
 8003b48:	785b      	ldrb	r3, [r3, #1]
 8003b4a:	021b      	lsls	r3, r3, #8
 8003b4c:	4a06      	ldr	r2, [pc, #24]	@ (8003b68 <BQ769x2_ReadVoltage+0x70>)
 8003b4e:	7812      	ldrb	r2, [r2, #0]
 8003b50:	189b      	adds	r3, r3, r2
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	1c1a      	adds	r2, r3, #0
 8003b56:	0092      	lsls	r2, r2, #2
 8003b58:	18d3      	adds	r3, r2, r3
 8003b5a:	18db      	adds	r3, r3, r3
 8003b5c:	b29b      	uxth	r3, r3
	}

}
 8003b5e:	0018      	movs	r0, r3
 8003b60:	46bd      	mov	sp, r7
 8003b62:	b002      	add	sp, #8
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	46c0      	nop			@ (mov r8, r8)
 8003b68:	200001f0 	.word	0x200001f0

08003b6c <BQ769x2_ReadAllVoltages>:

/* update all cell voltages, stack voltage, external voltage, load detect voltage, loads into BQState */
void BQ769x2_ReadAllVoltages(BQState *s){
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b084      	sub	sp, #16
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
	for (int x = 0; x < 16; x++) { //Reads all cell voltages
 8003b74:	2300      	movs	r3, #0
 8003b76:	60fb      	str	r3, [r7, #12]
 8003b78:	e016      	b.n	8003ba8 <BQ769x2_ReadAllVoltages+0x3c>
		s->CellVoltage[x] = BQ769x2_ReadVoltage(s, Cell1Voltage + 2 * x); //TODO check this line
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	330a      	adds	r3, #10
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	18db      	adds	r3, r3, r3
 8003b82:	b2da      	uxtb	r2, r3
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	0011      	movs	r1, r2
 8003b88:	0018      	movs	r0, r3
 8003b8a:	f7ff ffb5 	bl	8003af8 <BQ769x2_ReadVoltage>
 8003b8e:	0003      	movs	r3, r0
 8003b90:	b219      	sxth	r1, r3
 8003b92:	687a      	ldr	r2, [r7, #4]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	3310      	adds	r3, #16
 8003b98:	005b      	lsls	r3, r3, #1
 8003b9a:	18d3      	adds	r3, r2, r3
 8003b9c:	3306      	adds	r3, #6
 8003b9e:	1c0a      	adds	r2, r1, #0
 8003ba0:	801a      	strh	r2, [r3, #0]
	for (int x = 0; x < 16; x++) { //Reads all cell voltages
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	3301      	adds	r3, #1
 8003ba6:	60fb      	str	r3, [r7, #12]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2b0f      	cmp	r3, #15
 8003bac:	dde5      	ble.n	8003b7a <BQ769x2_ReadAllVoltages+0xe>
	}

	s->Stack_Voltage = BQ769x2_ReadVoltage(s, StackVoltage);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2134      	movs	r1, #52	@ 0x34
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	f7ff ffa0 	bl	8003af8 <BQ769x2_ReadVoltage>
 8003bb8:	0003      	movs	r3, r0
 8003bba:	0019      	movs	r1, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	225e      	movs	r2, #94	@ 0x5e
 8003bc0:	5299      	strh	r1, [r3, r2]
	s->Pack_Voltage = BQ769x2_ReadVoltage(s, PACKPinVoltage);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2136      	movs	r1, #54	@ 0x36
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	f7ff ff96 	bl	8003af8 <BQ769x2_ReadVoltage>
 8003bcc:	0003      	movs	r3, r0
 8003bce:	0019      	movs	r1, r3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2260      	movs	r2, #96	@ 0x60
 8003bd4:	5299      	strh	r1, [r3, r2]
	s->LD_Voltage = BQ769x2_ReadVoltage(s, LDPinVoltage);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	2138      	movs	r1, #56	@ 0x38
 8003bda:	0018      	movs	r0, r3
 8003bdc:	f7ff ff8c 	bl	8003af8 <BQ769x2_ReadVoltage>
 8003be0:	0003      	movs	r3, r0
 8003be2:	0019      	movs	r1, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2262      	movs	r2, #98	@ 0x62
 8003be8:	5299      	strh	r1, [r3, r2]
}
 8003bea:	46c0      	nop			@ (mov r8, r8)
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b004      	add	sp, #16
 8003bf0:	bd80      	pop	{r7, pc}
	...

08003bf4 <BQ769x2_ReadCurrent>:

/* reads pack current from the CC2 register. Returns an int16 in UserA (typically mA) */
int16_t BQ769x2_ReadCurrent(BQState *s){
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b082      	sub	sp, #8
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
	BQ769x2_DirectCommand(s, CC2Current, 0x00, R);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	2300      	movs	r3, #0
 8003c00:	2200      	movs	r2, #0
 8003c02:	213a      	movs	r1, #58	@ 0x3a
 8003c04:	f7ff fa6e 	bl	80030e4 <BQ769x2_DirectCommand>
	return (RX_data[1] * 256 + RX_data[0]); // cell current is reported as an int16 in UserAmps
 8003c08:	4b06      	ldr	r3, [pc, #24]	@ (8003c24 <BQ769x2_ReadCurrent+0x30>)
 8003c0a:	785b      	ldrb	r3, [r3, #1]
 8003c0c:	021b      	lsls	r3, r3, #8
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	4a04      	ldr	r2, [pc, #16]	@ (8003c24 <BQ769x2_ReadCurrent+0x30>)
 8003c12:	7812      	ldrb	r2, [r2, #0]
 8003c14:	189b      	adds	r3, r3, r2
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	b21b      	sxth	r3, r3
}
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	b002      	add	sp, #8
 8003c20:	bd80      	pop	{r7, pc}
 8003c22:	46c0      	nop			@ (mov r8, r8)
 8003c24:	200001f0 	.word	0x200001f0

08003c28 <BQ769x2_ReadTemperature>:

/* reads a specific temperature register as a float*/
float BQ769x2_ReadTemperature(BQState *s, uint8_t command) {
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
 8003c30:	000a      	movs	r2, r1
 8003c32:	1cfb      	adds	r3, r7, #3
 8003c34:	701a      	strb	r2, [r3, #0]
	BQ769x2_DirectCommand(s, command, 0x00, R);
 8003c36:	1cfb      	adds	r3, r7, #3
 8003c38:	7819      	ldrb	r1, [r3, #0]
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f7ff fa50 	bl	80030e4 <BQ769x2_DirectCommand>
	return (0.1 * (float) (RX_data[1] * 256 + RX_data[0])) - 273.15; // converts from 0.1K to Celcius
 8003c44:	4b11      	ldr	r3, [pc, #68]	@ (8003c8c <BQ769x2_ReadTemperature+0x64>)
 8003c46:	785b      	ldrb	r3, [r3, #1]
 8003c48:	021b      	lsls	r3, r3, #8
 8003c4a:	4a10      	ldr	r2, [pc, #64]	@ (8003c8c <BQ769x2_ReadTemperature+0x64>)
 8003c4c:	7812      	ldrb	r2, [r2, #0]
 8003c4e:	189b      	adds	r3, r3, r2
 8003c50:	0018      	movs	r0, r3
 8003c52:	f7fc fe43 	bl	80008dc <__aeabi_i2f>
 8003c56:	1c03      	adds	r3, r0, #0
 8003c58:	1c18      	adds	r0, r3, #0
 8003c5a:	f7fe fd47 	bl	80026ec <__aeabi_f2d>
 8003c5e:	4a0c      	ldr	r2, [pc, #48]	@ (8003c90 <BQ769x2_ReadTemperature+0x68>)
 8003c60:	4b0c      	ldr	r3, [pc, #48]	@ (8003c94 <BQ769x2_ReadTemperature+0x6c>)
 8003c62:	f7fd fe2f 	bl	80018c4 <__aeabi_dmul>
 8003c66:	0002      	movs	r2, r0
 8003c68:	000b      	movs	r3, r1
 8003c6a:	0010      	movs	r0, r2
 8003c6c:	0019      	movs	r1, r3
 8003c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c98 <BQ769x2_ReadTemperature+0x70>)
 8003c70:	4b0a      	ldr	r3, [pc, #40]	@ (8003c9c <BQ769x2_ReadTemperature+0x74>)
 8003c72:	f7fe f8ef 	bl	8001e54 <__aeabi_dsub>
 8003c76:	0002      	movs	r2, r0
 8003c78:	000b      	movs	r3, r1
 8003c7a:	0010      	movs	r0, r2
 8003c7c:	0019      	movs	r1, r3
 8003c7e:	f7fe fd7d 	bl	800277c <__aeabi_d2f>
 8003c82:	1c03      	adds	r3, r0, #0
}
 8003c84:	1c18      	adds	r0, r3, #0
 8003c86:	46bd      	mov	sp, r7
 8003c88:	b002      	add	sp, #8
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	200001f0 	.word	0x200001f0
 8003c90:	9999999a 	.word	0x9999999a
 8003c94:	3fb99999 	.word	0x3fb99999
 8003c98:	66666666 	.word	0x66666666
 8003c9c:	40711266 	.word	0x40711266

08003ca0 <BQ769x2_ReadBalancingStatus>:

/* update CB_ActiveCells with a 2 byte bitfield of which cells are balancing */
void BQ769x2_ReadBalancingStatus(BQState *s) {
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b082      	sub	sp, #8
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
	BQ769x2_Subcommand(s, CB_ACTIVE_CELLS, 0x00, R);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	2300      	movs	r3, #0
 8003cac:	2200      	movs	r2, #0
 8003cae:	2183      	movs	r1, #131	@ 0x83
 8003cb0:	f7ff f96c 	bl	8002f8c <BQ769x2_Subcommand>
	s->CB_ActiveCells = (RX_32Byte[1] * 256 + RX_32Byte[0]);
 8003cb4:	4b07      	ldr	r3, [pc, #28]	@ (8003cd4 <BQ769x2_ReadBalancingStatus+0x34>)
 8003cb6:	785b      	ldrb	r3, [r3, #1]
 8003cb8:	021b      	lsls	r3, r3, #8
 8003cba:	b29b      	uxth	r3, r3
 8003cbc:	4a05      	ldr	r2, [pc, #20]	@ (8003cd4 <BQ769x2_ReadBalancingStatus+0x34>)
 8003cbe:	7812      	ldrb	r2, [r2, #0]
 8003cc0:	189b      	adds	r3, r3, r2
 8003cc2:	b299      	uxth	r1, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2272      	movs	r2, #114	@ 0x72
 8003cc8:	5299      	strh	r1, [r3, r2]
}
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	b002      	add	sp, #8
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	20000210 	.word	0x20000210

08003cd8 <BQ769x2_ReadBatteryData>:
	s->AccumulatedCharge_Time = ((RX_32Byte[11] << 24) + (RX_32Byte[10] << 16)
			+ (RX_32Byte[9] << 8) + RX_32Byte[8]); //Bytes 8-11
}

/* update BQstate. Returns 1 if successful, 0 if failed or data not yet ready */
uint8_t BQ769x2_ReadBatteryData(BQState *s) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
	s->AlarmBits = BQ769x2_ReadAlarmStatus(s);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	0018      	movs	r0, r3
 8003ce4:	f7ff fe68 	bl	80039b8 <BQ769x2_ReadAlarmStatus>
 8003ce8:	0003      	movs	r3, r0
 8003cea:	0019      	movs	r1, r3
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2266      	movs	r2, #102	@ 0x66
 8003cf0:	5299      	strh	r1, [r3, r2]
	if (s->AlarmBits & 0x80) { // Check if FULLSCAN is complete. If set, new measurements are available
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2266      	movs	r2, #102	@ 0x66
 8003cf6:	5a9b      	ldrh	r3, [r3, r2]
 8003cf8:	001a      	movs	r2, r3
 8003cfa:	2380      	movs	r3, #128	@ 0x80
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	d038      	beq.n	8003d72 <BQ769x2_ReadBatteryData+0x9a>
		s->Pack_Current = BQ769x2_ReadCurrent(s); //needed for STM32_HandleInactivity, do not remove
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	0018      	movs	r0, r3
 8003d04:	f7ff ff76 	bl	8003bf4 <BQ769x2_ReadCurrent>
 8003d08:	0003      	movs	r3, r0
 8003d0a:	0019      	movs	r1, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2264      	movs	r2, #100	@ 0x64
 8003d10:	5299      	strh	r1, [r3, r2]
		BQ769x2_ReadAllVoltages(s); //get most recent voltages
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	0018      	movs	r0, r3
 8003d16:	f7ff ff29 	bl	8003b6c <BQ769x2_ReadAllVoltages>
		BQ769x2_ReadBalancingStatus(s); //needed for balancing status message
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	0018      	movs	r0, r3
 8003d1e:	f7ff ffbf 	bl	8003ca0 <BQ769x2_ReadBalancingStatus>
		s->Temperature[0] = BQ769x2_ReadTemperature(s, TS1Temperature);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2170      	movs	r1, #112	@ 0x70
 8003d26:	0018      	movs	r0, r3
 8003d28:	f7ff ff7e 	bl	8003c28 <BQ769x2_ReadTemperature>
 8003d2c:	1c02      	adds	r2, r0, #0
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	64da      	str	r2, [r3, #76]	@ 0x4c
		s->Temperature[1] = BQ769x2_ReadTemperature(s, TS3Temperature);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2174      	movs	r1, #116	@ 0x74
 8003d36:	0018      	movs	r0, r3
 8003d38:	f7ff ff76 	bl	8003c28 <BQ769x2_ReadTemperature>
 8003d3c:	1c02      	adds	r2, r0, #0
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	651a      	str	r2, [r3, #80]	@ 0x50
		s->Temperature[2] = BQ769x2_ReadTemperature(s, HDQTemperature);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2176      	movs	r1, #118	@ 0x76
 8003d46:	0018      	movs	r0, r3
 8003d48:	f7ff ff6e 	bl	8003c28 <BQ769x2_ReadTemperature>
 8003d4c:	1c02      	adds	r2, r0, #0
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	655a      	str	r2, [r3, #84]	@ 0x54
		s->Temperature[3] = BQ769x2_ReadTemperature(s, IntTemperature);
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2168      	movs	r1, #104	@ 0x68
 8003d56:	0018      	movs	r0, r3
 8003d58:	f7ff ff66 	bl	8003c28 <BQ769x2_ReadTemperature>
 8003d5c:	1c02      	adds	r2, r0, #0
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	659a      	str	r2, [r3, #88]	@ 0x58

		BQ769x2_DirectCommand(s, AlarmStatus, 0x0080, W); // Clear the FULLSCAN bit
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	2301      	movs	r3, #1
 8003d66:	2280      	movs	r2, #128	@ 0x80
 8003d68:	2162      	movs	r1, #98	@ 0x62
 8003d6a:	f7ff f9bb 	bl	80030e4 <BQ769x2_DirectCommand>
		return 1;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e000      	b.n	8003d74 <BQ769x2_ReadBatteryData+0x9c>
	} else {
		return 0;
 8003d72:	2300      	movs	r3, #0
	}
}
 8003d74:	0018      	movs	r0, r3
 8003d76:	46bd      	mov	sp, r7
 8003d78:	b002      	add	sp, #8
 8003d7a:	bd80      	pop	{r7, pc}

08003d7c <BQ769x2_CalcMinMaxCellV>:

/* calculate min and max voltage, update globals. */
void BQ769x2_CalcMinMaxCellV(BQState *s) {
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b086      	sub	sp, #24
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
	// Assume the first element is the minimum
	int maxV = 50;
 8003d84:	2332      	movs	r3, #50	@ 0x32
 8003d86:	617b      	str	r3, [r7, #20]
	int minV = 6000;
 8003d88:	4b25      	ldr	r3, [pc, #148]	@ (8003e20 <BQ769x2_CalcMinMaxCellV+0xa4>)
 8003d8a:	613b      	str	r3, [r7, #16]

	// Loop through the array to find the minimum
	for (int i = 0; i < 16; i++) {
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	60fb      	str	r3, [r7, #12]
 8003d90:	e035      	b.n	8003dfe <BQ769x2_CalcMinMaxCellV+0x82>
		if (s->ActiveCells & (1 << i)) {
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	881b      	ldrh	r3, [r3, #0]
 8003d96:	001a      	movs	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	411a      	asrs	r2, r3
 8003d9c:	0013      	movs	r3, r2
 8003d9e:	2201      	movs	r2, #1
 8003da0:	4013      	ands	r3, r2
 8003da2:	d029      	beq.n	8003df8 <BQ769x2_CalcMinMaxCellV+0x7c>
			if (s->CellVoltage[i] < minV) {
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	3310      	adds	r3, #16
 8003daa:	005b      	lsls	r3, r3, #1
 8003dac:	18d3      	adds	r3, r2, r3
 8003dae:	3306      	adds	r3, #6
 8003db0:	2200      	movs	r2, #0
 8003db2:	5e9b      	ldrsh	r3, [r3, r2]
 8003db4:	001a      	movs	r2, r3
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	4293      	cmp	r3, r2
 8003dba:	dd08      	ble.n	8003dce <BQ769x2_CalcMinMaxCellV+0x52>
				minV = s->CellVoltage[i];
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	3310      	adds	r3, #16
 8003dc2:	005b      	lsls	r3, r3, #1
 8003dc4:	18d3      	adds	r3, r2, r3
 8003dc6:	3306      	adds	r3, #6
 8003dc8:	2200      	movs	r2, #0
 8003dca:	5e9b      	ldrsh	r3, [r3, r2]
 8003dcc:	613b      	str	r3, [r7, #16]
			}
			if (s->CellVoltage[i] > maxV) {
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	3310      	adds	r3, #16
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	18d3      	adds	r3, r2, r3
 8003dd8:	3306      	adds	r3, #6
 8003dda:	2200      	movs	r2, #0
 8003ddc:	5e9b      	ldrsh	r3, [r3, r2]
 8003dde:	001a      	movs	r2, r3
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	4293      	cmp	r3, r2
 8003de4:	da08      	bge.n	8003df8 <BQ769x2_CalcMinMaxCellV+0x7c>
				maxV = s->CellVoltage[i];
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	3310      	adds	r3, #16
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	18d3      	adds	r3, r2, r3
 8003df0:	3306      	adds	r3, #6
 8003df2:	2200      	movs	r2, #0
 8003df4:	5e9b      	ldrsh	r3, [r3, r2]
 8003df6:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	3301      	adds	r3, #1
 8003dfc:	60fb      	str	r3, [r7, #12]
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2b0f      	cmp	r3, #15
 8003e02:	ddc6      	ble.n	8003d92 <BQ769x2_CalcMinMaxCellV+0x16>
			}
		}
	}
	s->CellMinV = minV;
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	b219      	sxth	r1, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2246      	movs	r2, #70	@ 0x46
 8003e0c:	5299      	strh	r1, [r3, r2]
	s->CellMaxV = maxV;
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	b219      	sxth	r1, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2248      	movs	r2, #72	@ 0x48
 8003e16:	5299      	strh	r1, [r3, r2]
}
 8003e18:	46c0      	nop			@ (mov r8, r8)
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	b006      	add	sp, #24
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	00001770 	.word	0x00001770

08003e24 <BQ769x2_CalcMinMaxCellT>:

/* calculate min and max temp, update globals. hard coded to use only the first 3 temperatures. Temperature[3] is die temp */
void BQ769x2_CalcMinMaxCellT(BQState *s) {
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b086      	sub	sp, #24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
	// Assume the first element is the minimum
	float minT = 60;
 8003e2c:	4b26      	ldr	r3, [pc, #152]	@ (8003ec8 <BQ769x2_CalcMinMaxCellT+0xa4>)
 8003e2e:	617b      	str	r3, [r7, #20]
	float maxT = -50;
 8003e30:	4b26      	ldr	r3, [pc, #152]	@ (8003ecc <BQ769x2_CalcMinMaxCellT+0xa8>)
 8003e32:	613b      	str	r3, [r7, #16]

	// Loop through the array to find the minimum
	for (int i = 0; i < 3; i++) {
 8003e34:	2300      	movs	r3, #0
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	e02c      	b.n	8003e94 <BQ769x2_CalcMinMaxCellT+0x70>
		if (s->Temperature[i] < minT){
 8003e3a:	687a      	ldr	r2, [r7, #4]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	3312      	adds	r3, #18
 8003e40:	009b      	lsls	r3, r3, #2
 8003e42:	18d3      	adds	r3, r2, r3
 8003e44:	3304      	adds	r3, #4
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	1c19      	adds	r1, r3, #0
 8003e4a:	6978      	ldr	r0, [r7, #20]
 8003e4c:	f7fc fb52 	bl	80004f4 <__aeabi_fcmpgt>
 8003e50:	1e03      	subs	r3, r0, #0
 8003e52:	d007      	beq.n	8003e64 <BQ769x2_CalcMinMaxCellT+0x40>
			minT = s->Temperature[i];
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	3312      	adds	r3, #18
 8003e5a:	009b      	lsls	r3, r3, #2
 8003e5c:	18d3      	adds	r3, r2, r3
 8003e5e:	3304      	adds	r3, #4
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	617b      	str	r3, [r7, #20]
		}
		if (s->Temperature[i] > maxT){
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	3312      	adds	r3, #18
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	18d3      	adds	r3, r2, r3
 8003e6e:	3304      	adds	r3, #4
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	1c19      	adds	r1, r3, #0
 8003e74:	6938      	ldr	r0, [r7, #16]
 8003e76:	f7fc fb29 	bl	80004cc <__aeabi_fcmplt>
 8003e7a:	1e03      	subs	r3, r0, #0
 8003e7c:	d007      	beq.n	8003e8e <BQ769x2_CalcMinMaxCellT+0x6a>
			maxT = s->Temperature[i];
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	3312      	adds	r3, #18
 8003e84:	009b      	lsls	r3, r3, #2
 8003e86:	18d3      	adds	r3, r2, r3
 8003e88:	3304      	adds	r3, #4
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 3; i++) {
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	3301      	adds	r3, #1
 8003e92:	60fb      	str	r3, [r7, #12]
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2b02      	cmp	r3, #2
 8003e98:	ddcf      	ble.n	8003e3a <BQ769x2_CalcMinMaxCellT+0x16>
		}
	}
	s->CellMinT = FloatToInt8t(minT);
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	1c18      	adds	r0, r3, #0
 8003e9e:	f001 fd3f 	bl	8005920 <FloatToInt8t>
 8003ea2:	0003      	movs	r3, r0
 8003ea4:	0019      	movs	r1, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	225c      	movs	r2, #92	@ 0x5c
 8003eaa:	5499      	strb	r1, [r3, r2]
	s->CellMaxT = FloatToInt8t(maxT);
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1c18      	adds	r0, r3, #0
 8003eb0:	f001 fd36 	bl	8005920 <FloatToInt8t>
 8003eb4:	0003      	movs	r3, r0
 8003eb6:	0019      	movs	r1, r3
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	225d      	movs	r2, #93	@ 0x5d
 8003ebc:	5499      	strb	r1, [r3, r2]
}
 8003ebe:	46c0      	nop			@ (mov r8, r8)
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	b006      	add	sp, #24
 8003ec4:	bd80      	pop	{r7, pc}
 8003ec6:	46c0      	nop			@ (mov r8, r8)
 8003ec8:	42700000 	.word	0x42700000
 8003ecc:	c2480000 	.word	0xc2480000

08003ed0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003ed4:	f3bf 8f4f 	dsb	sy
}
 8003ed8:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003eda:	4b04      	ldr	r3, [pc, #16]	@ (8003eec <__NVIC_SystemReset+0x1c>)
 8003edc:	4a04      	ldr	r2, [pc, #16]	@ (8003ef0 <__NVIC_SystemReset+0x20>)
 8003ede:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003ee0:	f3bf 8f4f 	dsb	sy
}
 8003ee4:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003ee6:	46c0      	nop			@ (mov r8, r8)
 8003ee8:	e7fd      	b.n	8003ee6 <__NVIC_SystemReset+0x16>
 8003eea:	46c0      	nop			@ (mov r8, r8)
 8003eec:	e000ed00 	.word	0xe000ed00
 8003ef0:	05fa0004 	.word	0x05fa0004

08003ef4 <UART_CRC>:
}

/* UART Functions
 * ===================== */
//calculate faraday modbus CRC
uint16_t UART_CRC(uint8_t *buf, uint16_t size) {
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
 8003efc:	000a      	movs	r2, r1
 8003efe:	1cbb      	adds	r3, r7, #2
 8003f00:	801a      	strh	r2, [r3, #0]
	uint16_t crc = 0xFFFF;
 8003f02:	230e      	movs	r3, #14
 8003f04:	18fb      	adds	r3, r7, r3
 8003f06:	2201      	movs	r2, #1
 8003f08:	4252      	negs	r2, r2
 8003f0a:	801a      	strh	r2, [r3, #0]

	uint8_t n;
	uint8_t i;
	for (n = 0; n < size; n++) {
 8003f0c:	230d      	movs	r3, #13
 8003f0e:	18fb      	adds	r3, r7, r3
 8003f10:	2200      	movs	r2, #0
 8003f12:	701a      	strb	r2, [r3, #0]
 8003f14:	e03a      	b.n	8003f8c <UART_CRC+0x98>
		crc = crc ^ buf[n];
 8003f16:	230d      	movs	r3, #13
 8003f18:	18fb      	adds	r3, r7, r3
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	18d3      	adds	r3, r2, r3
 8003f20:	781b      	ldrb	r3, [r3, #0]
 8003f22:	0019      	movs	r1, r3
 8003f24:	220e      	movs	r2, #14
 8003f26:	18bb      	adds	r3, r7, r2
 8003f28:	18ba      	adds	r2, r7, r2
 8003f2a:	8812      	ldrh	r2, [r2, #0]
 8003f2c:	404a      	eors	r2, r1
 8003f2e:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 8; i++) {
 8003f30:	230c      	movs	r3, #12
 8003f32:	18fb      	adds	r3, r7, r3
 8003f34:	2200      	movs	r2, #0
 8003f36:	701a      	strb	r2, [r3, #0]
 8003f38:	e01d      	b.n	8003f76 <UART_CRC+0x82>
			if (crc & 1) {
 8003f3a:	210e      	movs	r1, #14
 8003f3c:	187b      	adds	r3, r7, r1
 8003f3e:	881b      	ldrh	r3, [r3, #0]
 8003f40:	2201      	movs	r2, #1
 8003f42:	4013      	ands	r3, r2
 8003f44:	d00b      	beq.n	8003f5e <UART_CRC+0x6a>
				crc = crc >> 1;
 8003f46:	187b      	adds	r3, r7, r1
 8003f48:	187a      	adds	r2, r7, r1
 8003f4a:	8812      	ldrh	r2, [r2, #0]
 8003f4c:	0852      	lsrs	r2, r2, #1
 8003f4e:	801a      	strh	r2, [r3, #0]
				crc = crc ^ 0xA001;
 8003f50:	187b      	adds	r3, r7, r1
 8003f52:	187a      	adds	r2, r7, r1
 8003f54:	8812      	ldrh	r2, [r2, #0]
 8003f56:	4915      	ldr	r1, [pc, #84]	@ (8003fac <UART_CRC+0xb8>)
 8003f58:	404a      	eors	r2, r1
 8003f5a:	801a      	strh	r2, [r3, #0]
 8003f5c:	e005      	b.n	8003f6a <UART_CRC+0x76>
			} else {
				crc = crc >> 1;
 8003f5e:	220e      	movs	r2, #14
 8003f60:	18bb      	adds	r3, r7, r2
 8003f62:	18ba      	adds	r2, r7, r2
 8003f64:	8812      	ldrh	r2, [r2, #0]
 8003f66:	0852      	lsrs	r2, r2, #1
 8003f68:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 8; i++) {
 8003f6a:	210c      	movs	r1, #12
 8003f6c:	187b      	adds	r3, r7, r1
 8003f6e:	781a      	ldrb	r2, [r3, #0]
 8003f70:	187b      	adds	r3, r7, r1
 8003f72:	3201      	adds	r2, #1
 8003f74:	701a      	strb	r2, [r3, #0]
 8003f76:	230c      	movs	r3, #12
 8003f78:	18fb      	adds	r3, r7, r3
 8003f7a:	781b      	ldrb	r3, [r3, #0]
 8003f7c:	2b07      	cmp	r3, #7
 8003f7e:	d9dc      	bls.n	8003f3a <UART_CRC+0x46>
	for (n = 0; n < size; n++) {
 8003f80:	210d      	movs	r1, #13
 8003f82:	187b      	adds	r3, r7, r1
 8003f84:	781a      	ldrb	r2, [r3, #0]
 8003f86:	187b      	adds	r3, r7, r1
 8003f88:	3201      	adds	r2, #1
 8003f8a:	701a      	strb	r2, [r3, #0]
 8003f8c:	230d      	movs	r3, #13
 8003f8e:	18fb      	adds	r3, r7, r3
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	1cba      	adds	r2, r7, #2
 8003f96:	8812      	ldrh	r2, [r2, #0]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d8bc      	bhi.n	8003f16 <UART_CRC+0x22>
			}
		}
	}
	return crc;
 8003f9c:	230e      	movs	r3, #14
 8003f9e:	18fb      	adds	r3, r7, r3
 8003fa0:	881b      	ldrh	r3, [r3, #0]
}
 8003fa2:	0018      	movs	r0, r3
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	b004      	add	sp, #16
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	46c0      	nop			@ (mov r8, r8)
 8003fac:	ffffa001 	.word	0xffffa001

08003fb0 <THVD2410_Sleep>:

void THVD2410_Sleep() {
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET);
 8003fb4:	23a0      	movs	r3, #160	@ 0xa0
 8003fb6:	05db      	lsls	r3, r3, #23
 8003fb8:	2200      	movs	r2, #0
 8003fba:	2140      	movs	r1, #64	@ 0x40
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f002 fb4e 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET);
 8003fc2:	23a0      	movs	r3, #160	@ 0xa0
 8003fc4:	05db      	lsls	r3, r3, #23
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	2180      	movs	r1, #128	@ 0x80
 8003fca:	0018      	movs	r0, r3
 8003fcc:	f002 fb47 	bl	800665e <HAL_GPIO_WritePin>
}
 8003fd0:	46c0      	nop			@ (mov r8, r8)
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <THVD2410_Transmit>:
;
void THVD2410_Transmit() {
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_SET);
 8003fda:	23a0      	movs	r3, #160	@ 0xa0
 8003fdc:	05db      	lsls	r3, r3, #23
 8003fde:	2201      	movs	r2, #1
 8003fe0:	2140      	movs	r1, #64	@ 0x40
 8003fe2:	0018      	movs	r0, r3
 8003fe4:	f002 fb3b 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET);
 8003fe8:	23a0      	movs	r3, #160	@ 0xa0
 8003fea:	05db      	lsls	r3, r3, #23
 8003fec:	2201      	movs	r2, #1
 8003fee:	2180      	movs	r1, #128	@ 0x80
 8003ff0:	0018      	movs	r0, r3
 8003ff2:	f002 fb34 	bl	800665e <HAL_GPIO_WritePin>
}
 8003ff6:	46c0      	nop			@ (mov r8, r8)
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}

08003ffc <THVD2410_Receive>:
;
void THVD2410_Receive() {
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET);
 8004000:	23a0      	movs	r3, #160	@ 0xa0
 8004002:	05db      	lsls	r3, r3, #23
 8004004:	2200      	movs	r2, #0
 8004006:	2140      	movs	r1, #64	@ 0x40
 8004008:	0018      	movs	r0, r3
 800400a:	f002 fb28 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_RESET);
 800400e:	23a0      	movs	r3, #160	@ 0xa0
 8004010:	05db      	lsls	r3, r3, #23
 8004012:	2200      	movs	r2, #0
 8004014:	2180      	movs	r1, #128	@ 0x80
 8004016:	0018      	movs	r0, r3
 8004018:	f002 fb21 	bl	800665e <HAL_GPIO_WritePin>
}
 800401c:	46c0      	nop			@ (mov r8, r8)
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
	...

08004024 <UART_WaitForCommand>:
;

/* interrupt-safe function to clear RxData and wait for a new message */
void UART_WaitForCommand() {
 8004024:	b580      	push	{r7, lr}
 8004026:	b082      	sub	sp, #8
 8004028:	af00      	add	r7, sp, #0

	if (!UartBusy) {
 800402a:	4b13      	ldr	r3, [pc, #76]	@ (8004078 <UART_WaitForCommand+0x54>)
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b00      	cmp	r3, #0
 8004032:	d11d      	bne.n	8004070 <UART_WaitForCommand+0x4c>
		//set RX buffer to all zeros
		for (int i = 0; i < 8; i++) {
 8004034:	2300      	movs	r3, #0
 8004036:	607b      	str	r3, [r7, #4]
 8004038:	e007      	b.n	800404a <UART_WaitForCommand+0x26>
			UART_RxData[i] = 0;
 800403a:	4a10      	ldr	r2, [pc, #64]	@ (800407c <UART_WaitForCommand+0x58>)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	18d3      	adds	r3, r2, r3
 8004040:	2200      	movs	r2, #0
 8004042:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 8; i++) {
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	3301      	adds	r3, #1
 8004048:	607b      	str	r3, [r7, #4]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2b07      	cmp	r3, #7
 800404e:	ddf4      	ble.n	800403a <UART_WaitForCommand+0x16>
		}

		//set transciever to receive
		THVD2410_Receive();
 8004050:	f7ff ffd4 	bl	8003ffc <THVD2410_Receive>

		//start recieve-to-idle interrupt
		huart2.RxState = HAL_UART_STATE_READY;
 8004054:	4b0a      	ldr	r3, [pc, #40]	@ (8004080 <UART_WaitForCommand+0x5c>)
 8004056:	2280      	movs	r2, #128	@ 0x80
 8004058:	2120      	movs	r1, #32
 800405a:	5099      	str	r1, [r3, r2]
		if (HAL_UARTEx_ReceiveToIdle_IT(&huart2, UART_RxData, 8) != HAL_OK) {
 800405c:	4907      	ldr	r1, [pc, #28]	@ (800407c <UART_WaitForCommand+0x58>)
 800405e:	4b08      	ldr	r3, [pc, #32]	@ (8004080 <UART_WaitForCommand+0x5c>)
 8004060:	2208      	movs	r2, #8
 8004062:	0018      	movs	r0, r3
 8004064:	f006 f8d8 	bl	800a218 <HAL_UARTEx_ReceiveToIdle_IT>
 8004068:	1e03      	subs	r3, r0, #0
 800406a:	d001      	beq.n	8004070 <UART_WaitForCommand+0x4c>
			Error_Handler();
 800406c:	f001 f998 	bl	80053a0 <Error_Handler>
		}
	}

}
 8004070:	46c0      	nop			@ (mov r8, r8)
 8004072:	46bd      	mov	sp, r7
 8004074:	b002      	add	sp, #8
 8004076:	bd80      	pop	{r7, pc}
 8004078:	200003dc 	.word	0x200003dc
 800407c:	20000474 	.word	0x20000474
 8004080:	20000320 	.word	0x20000320

08004084 <UART_PrepCellVoltageMessage>:

/*
 * Prep cell balancing message (30 bytes). Refer to documentation for packet format
 */
uint8_t UART_PrepCellVoltageMessage() {
 8004084:	b590      	push	{r4, r7, lr}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 800408a:	2300      	movs	r3, #0
 800408c:	60fb      	str	r3, [r7, #12]
 800408e:	e007      	b.n	80040a0 <UART_PrepCellVoltageMessage+0x1c>
		UART_TxData[i] = 0;
 8004090:	4a38      	ldr	r2, [pc, #224]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	18d3      	adds	r3, r2, r3
 8004096:	2200      	movs	r2, #0
 8004098:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	3301      	adds	r3, #1
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2b1f      	cmp	r3, #31
 80040a4:	ddf4      	ble.n	8004090 <UART_PrepCellVoltageMessage+0xc>
	}

	//device, fxn, length
	UART_TxData[0] = 0x02;
 80040a6:	4b33      	ldr	r3, [pc, #204]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 80040a8:	2202      	movs	r2, #2
 80040aa:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 80040ac:	4b31      	ldr	r3, [pc, #196]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 80040ae:	2203      	movs	r2, #3
 80040b0:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x18;
 80040b2:	4b30      	ldr	r3, [pc, #192]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 80040b4:	2218      	movs	r2, #24
 80040b6:	709a      	strb	r2, [r3, #2]

	// loop through voltage field and construct uints
	int k = 0;
 80040b8:	2300      	movs	r3, #0
 80040ba:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 16; i++) {
 80040bc:	2300      	movs	r3, #0
 80040be:	607b      	str	r3, [r7, #4]
 80040c0:	e038      	b.n	8004134 <UART_PrepCellVoltageMessage+0xb0>
		if (batt.ActiveCells & (1 << i)) {
 80040c2:	4b2d      	ldr	r3, [pc, #180]	@ (8004178 <UART_PrepCellVoltageMessage+0xf4>)
 80040c4:	881b      	ldrh	r3, [r3, #0]
 80040c6:	001a      	movs	r2, r3
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	411a      	asrs	r2, r3
 80040cc:	0013      	movs	r3, r2
 80040ce:	2201      	movs	r2, #1
 80040d0:	4013      	ands	r3, r2
 80040d2:	d02c      	beq.n	800412e <UART_PrepCellVoltageMessage+0xaa>
			UART_TxData[2 * k + 3] = (batt.CellVoltage[i] * 2 / 3) >> 8;
 80040d4:	4a28      	ldr	r2, [pc, #160]	@ (8004178 <UART_PrepCellVoltageMessage+0xf4>)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	3310      	adds	r3, #16
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	18d3      	adds	r3, r2, r3
 80040de:	3306      	adds	r3, #6
 80040e0:	2200      	movs	r2, #0
 80040e2:	5e9b      	ldrsh	r3, [r3, r2]
 80040e4:	005b      	lsls	r3, r3, #1
 80040e6:	2103      	movs	r1, #3
 80040e8:	0018      	movs	r0, r3
 80040ea:	f7fc f8b3 	bl	8000254 <__divsi3>
 80040ee:	0003      	movs	r3, r0
 80040f0:	121a      	asrs	r2, r3, #8
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	005b      	lsls	r3, r3, #1
 80040f6:	3303      	adds	r3, #3
 80040f8:	b2d1      	uxtb	r1, r2
 80040fa:	4a1e      	ldr	r2, [pc, #120]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 80040fc:	54d1      	strb	r1, [r2, r3]
			UART_TxData[2 * k + 4] = (batt.CellVoltage[i] * 2 / 3) & 0xFF;
 80040fe:	4a1e      	ldr	r2, [pc, #120]	@ (8004178 <UART_PrepCellVoltageMessage+0xf4>)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3310      	adds	r3, #16
 8004104:	005b      	lsls	r3, r3, #1
 8004106:	18d3      	adds	r3, r2, r3
 8004108:	3306      	adds	r3, #6
 800410a:	2200      	movs	r2, #0
 800410c:	5e9b      	ldrsh	r3, [r3, r2]
 800410e:	005b      	lsls	r3, r3, #1
 8004110:	2103      	movs	r1, #3
 8004112:	0018      	movs	r0, r3
 8004114:	f7fc f89e 	bl	8000254 <__divsi3>
 8004118:	0003      	movs	r3, r0
 800411a:	001a      	movs	r2, r3
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	3302      	adds	r3, #2
 8004120:	005b      	lsls	r3, r3, #1
 8004122:	b2d1      	uxtb	r1, r2
 8004124:	4a13      	ldr	r2, [pc, #76]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 8004126:	54d1      	strb	r1, [r2, r3]

			//UART_TxData[2 * k + 3] = (3100 * 2 / 3) >> 8;
			//UART_TxData[2 * k + 4] = (3100 * 2 / 3) & 0xFF;
			k++;
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	3301      	adds	r3, #1
 800412c:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < 16; i++) {
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	3301      	adds	r3, #1
 8004132:	607b      	str	r3, [r7, #4]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b0f      	cmp	r3, #15
 8004138:	ddc3      	ble.n	80040c2 <UART_PrepCellVoltageMessage+0x3e>
		}
	}

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 27);
 800413a:	1cbc      	adds	r4, r7, #2
 800413c:	4b0d      	ldr	r3, [pc, #52]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 800413e:	211b      	movs	r1, #27
 8004140:	0018      	movs	r0, r3
 8004142:	f7ff fed7 	bl	8003ef4 <UART_CRC>
 8004146:	0003      	movs	r3, r0
 8004148:	8023      	strh	r3, [r4, #0]
	UART_TxData[27] = crc & 0xFF;
 800414a:	1cbb      	adds	r3, r7, #2
 800414c:	881b      	ldrh	r3, [r3, #0]
 800414e:	b2da      	uxtb	r2, r3
 8004150:	4b08      	ldr	r3, [pc, #32]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 8004152:	76da      	strb	r2, [r3, #27]
	UART_TxData[28] = crc >> 8;
 8004154:	1cbb      	adds	r3, r7, #2
 8004156:	881b      	ldrh	r3, [r3, #0]
 8004158:	0a1b      	lsrs	r3, r3, #8
 800415a:	b29b      	uxth	r3, r3
 800415c:	b2da      	uxtb	r2, r3
 800415e:	4b05      	ldr	r3, [pc, #20]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 8004160:	771a      	strb	r2, [r3, #28]
	UART_TxData[29] = 0xFF; //add extra byte of zeros to match faraday protocol
 8004162:	4b04      	ldr	r3, [pc, #16]	@ (8004174 <UART_PrepCellVoltageMessage+0xf0>)
 8004164:	22ff      	movs	r2, #255	@ 0xff
 8004166:	775a      	strb	r2, [r3, #29]

	return 30;
 8004168:	231e      	movs	r3, #30
}
 800416a:	0018      	movs	r0, r3
 800416c:	46bd      	mov	sp, r7
 800416e:	b005      	add	sp, #20
 8004170:	bd90      	pop	{r4, r7, pc}
 8004172:	46c0      	nop			@ (mov r8, r8)
 8004174:	2000047c 	.word	0x2000047c
 8004178:	200003ec 	.word	0x200003ec

0800417c <UART_PrepCellBalancingMessage>:

/*
 * Prep cell balancing message (8 bytes). Refer to documentation for packet format
 */
uint8_t UART_PrepCellBalancingMessage() {
 800417c:	b590      	push	{r4, r7, lr}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	e007      	b.n	8004198 <UART_PrepCellBalancingMessage+0x1c>
		UART_TxData[i] = 0;
 8004188:	4a37      	ldr	r2, [pc, #220]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 800418a:	697b      	ldr	r3, [r7, #20]
 800418c:	18d3      	adds	r3, r2, r3
 800418e:	2200      	movs	r2, #0
 8004190:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	3301      	adds	r3, #1
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	2b1f      	cmp	r3, #31
 800419c:	ddf4      	ble.n	8004188 <UART_PrepCellBalancingMessage+0xc>
	}

	UART_TxData[0] = 0x02;
 800419e:	4b32      	ldr	r3, [pc, #200]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 80041a0:	2202      	movs	r2, #2
 80041a2:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 80041a4:	4b30      	ldr	r3, [pc, #192]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 80041a6:	2203      	movs	r2, #3
 80041a8:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 80041aa:	4b2f      	ldr	r3, [pc, #188]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 80041ac:	2202      	movs	r2, #2
 80041ae:	709a      	strb	r2, [r3, #2]

	// CB_ActiveCells is a bitfield of which of 16 channels are active. Bike expects a bitfield with the first byte blank and the remainder a bitfield
	uint16_t CB = 0x00;
 80041b0:	2312      	movs	r3, #18
 80041b2:	18fb      	adds	r3, r7, r3
 80041b4:	2200      	movs	r2, #0
 80041b6:	801a      	strh	r2, [r3, #0]
	int k = 0;
 80041b8:	2300      	movs	r3, #0
 80041ba:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 16; i++) {
 80041bc:	2300      	movs	r3, #0
 80041be:	60bb      	str	r3, [r7, #8]
 80041c0:	e025      	b.n	800420e <UART_PrepCellBalancingMessage+0x92>
		if (batt.ActiveCells & (1 << i)) {
 80041c2:	4b2a      	ldr	r3, [pc, #168]	@ (800426c <UART_PrepCellBalancingMessage+0xf0>)
 80041c4:	881b      	ldrh	r3, [r3, #0]
 80041c6:	001a      	movs	r2, r3
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	411a      	asrs	r2, r3
 80041cc:	0013      	movs	r3, r2
 80041ce:	2201      	movs	r2, #1
 80041d0:	4013      	ands	r3, r2
 80041d2:	d019      	beq.n	8004208 <UART_PrepCellBalancingMessage+0x8c>
			//i is the cell number active cell bitfield (0xAAFF)
			//k is the cell number in faraday index
			if (batt.CB_ActiveCells & (1 << i)) {
 80041d4:	4b25      	ldr	r3, [pc, #148]	@ (800426c <UART_PrepCellBalancingMessage+0xf0>)
 80041d6:	2272      	movs	r2, #114	@ 0x72
 80041d8:	5a9b      	ldrh	r3, [r3, r2]
 80041da:	001a      	movs	r2, r3
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	411a      	asrs	r2, r3
 80041e0:	0013      	movs	r3, r2
 80041e2:	2201      	movs	r2, #1
 80041e4:	4013      	ands	r3, r2
 80041e6:	d00c      	beq.n	8004202 <UART_PrepCellBalancingMessage+0x86>
				CB = CB | (1 << k); //TODO determine whether the cell number is mapped correctly
 80041e8:	2201      	movs	r2, #1
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	409a      	lsls	r2, r3
 80041ee:	0013      	movs	r3, r2
 80041f0:	b21a      	sxth	r2, r3
 80041f2:	2112      	movs	r1, #18
 80041f4:	187b      	adds	r3, r7, r1
 80041f6:	2000      	movs	r0, #0
 80041f8:	5e1b      	ldrsh	r3, [r3, r0]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	b21a      	sxth	r2, r3
 80041fe:	187b      	adds	r3, r7, r1
 8004200:	801a      	strh	r2, [r3, #0]
			};
			k++;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	3301      	adds	r3, #1
 8004206:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < 16; i++) {
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	3301      	adds	r3, #1
 800420c:	60bb      	str	r3, [r7, #8]
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	2b0f      	cmp	r3, #15
 8004212:	ddd6      	ble.n	80041c2 <UART_PrepCellBalancingMessage+0x46>
		}
	}

	UART_TxData[3] = CB >> 8;
 8004214:	2112      	movs	r1, #18
 8004216:	187b      	adds	r3, r7, r1
 8004218:	881b      	ldrh	r3, [r3, #0]
 800421a:	0a1b      	lsrs	r3, r3, #8
 800421c:	b29b      	uxth	r3, r3
 800421e:	b2da      	uxtb	r2, r3
 8004220:	4b11      	ldr	r3, [pc, #68]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 8004222:	70da      	strb	r2, [r3, #3]
	UART_TxData[4] = CB & 0xFF;
 8004224:	187b      	adds	r3, r7, r1
 8004226:	881b      	ldrh	r3, [r3, #0]
 8004228:	b2da      	uxtb	r2, r3
 800422a:	4b0f      	ldr	r3, [pc, #60]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 800422c:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 800422e:	1dbc      	adds	r4, r7, #6
 8004230:	4b0d      	ldr	r3, [pc, #52]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 8004232:	2105      	movs	r1, #5
 8004234:	0018      	movs	r0, r3
 8004236:	f7ff fe5d 	bl	8003ef4 <UART_CRC>
 800423a:	0003      	movs	r3, r0
 800423c:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 800423e:	1dbb      	adds	r3, r7, #6
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	b2da      	uxtb	r2, r3
 8004244:	4b08      	ldr	r3, [pc, #32]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 8004246:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 8004248:	1dbb      	adds	r3, r7, #6
 800424a:	881b      	ldrh	r3, [r3, #0]
 800424c:	0a1b      	lsrs	r3, r3, #8
 800424e:	b29b      	uxth	r3, r3
 8004250:	b2da      	uxtb	r2, r3
 8004252:	4b05      	ldr	r3, [pc, #20]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 8004254:	719a      	strb	r2, [r3, #6]
	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 8004256:	4b04      	ldr	r3, [pc, #16]	@ (8004268 <UART_PrepCellBalancingMessage+0xec>)
 8004258:	22ff      	movs	r2, #255	@ 0xff
 800425a:	71da      	strb	r2, [r3, #7]
	return 8;
 800425c:	2308      	movs	r3, #8
}
 800425e:	0018      	movs	r0, r3
 8004260:	46bd      	mov	sp, r7
 8004262:	b007      	add	sp, #28
 8004264:	bd90      	pop	{r4, r7, pc}
 8004266:	46c0      	nop			@ (mov r8, r8)
 8004268:	2000047c 	.word	0x2000047c
 800426c:	200003ec 	.word	0x200003ec

08004270 <UART_PrepBatteryStatusMessage1>:
 *
 * Hard coded for now
 * Example request 0x2 0x3 0x0 0x0 0x0 0x1 0x84 0x39
 * Example response 0x2 0x3 0x2 0x0 0x0 0xfc 0x44
 */
uint8_t UART_PrepBatteryStatusMessage1() {
 8004270:	b590      	push	{r4, r7, lr}
 8004272:	b083      	sub	sp, #12
 8004274:	af00      	add	r7, sp, #0

	for (int i = 0; i < 32; i++) {
 8004276:	2300      	movs	r3, #0
 8004278:	607b      	str	r3, [r7, #4]
 800427a:	e007      	b.n	800428c <UART_PrepBatteryStatusMessage1+0x1c>
		UART_TxData[i] = 0;
 800427c:	4a1a      	ldr	r2, [pc, #104]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	18d3      	adds	r3, r2, r3
 8004282:	2200      	movs	r2, #0
 8004284:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	3301      	adds	r3, #1
 800428a:	607b      	str	r3, [r7, #4]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2b1f      	cmp	r3, #31
 8004290:	ddf4      	ble.n	800427c <UART_PrepBatteryStatusMessage1+0xc>
	}

	UART_TxData[0] = 0x02;
 8004292:	4b15      	ldr	r3, [pc, #84]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 8004294:	2202      	movs	r2, #2
 8004296:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8004298:	4b13      	ldr	r3, [pc, #76]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 800429a:	2203      	movs	r2, #3
 800429c:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 800429e:	4b12      	ldr	r3, [pc, #72]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 80042a0:	2202      	movs	r2, #2
 80042a2:	709a      	strb	r2, [r3, #2]
	UART_TxData[3] = 0x00;
 80042a4:	4b10      	ldr	r3, [pc, #64]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 80042a6:	2200      	movs	r2, #0
 80042a8:	70da      	strb	r2, [r3, #3]
	UART_TxData[4] = 0x00;
 80042aa:	4b0f      	ldr	r3, [pc, #60]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 80042b0:	1cbc      	adds	r4, r7, #2
 80042b2:	4b0d      	ldr	r3, [pc, #52]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 80042b4:	2105      	movs	r1, #5
 80042b6:	0018      	movs	r0, r3
 80042b8:	f7ff fe1c 	bl	8003ef4 <UART_CRC>
 80042bc:	0003      	movs	r3, r0
 80042be:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 80042c0:	1cbb      	adds	r3, r7, #2
 80042c2:	881b      	ldrh	r3, [r3, #0]
 80042c4:	b2da      	uxtb	r2, r3
 80042c6:	4b08      	ldr	r3, [pc, #32]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 80042c8:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 80042ca:	1cbb      	adds	r3, r7, #2
 80042cc:	881b      	ldrh	r3, [r3, #0]
 80042ce:	0a1b      	lsrs	r3, r3, #8
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	b2da      	uxtb	r2, r3
 80042d4:	4b04      	ldr	r3, [pc, #16]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 80042d6:	719a      	strb	r2, [r3, #6]
	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 80042d8:	4b03      	ldr	r3, [pc, #12]	@ (80042e8 <UART_PrepBatteryStatusMessage1+0x78>)
 80042da:	22ff      	movs	r2, #255	@ 0xff
 80042dc:	71da      	strb	r2, [r3, #7]
	return 8;
 80042de:	2308      	movs	r3, #8
}
 80042e0:	0018      	movs	r0, r3
 80042e2:	46bd      	mov	sp, r7
 80042e4:	b003      	add	sp, #12
 80042e6:	bd90      	pop	{r4, r7, pc}
 80042e8:	2000047c 	.word	0x2000047c

080042ec <UART_PrepBatteryStatusMessage2>:
 * Fill UART_TxData to battery status message 2 - purpose unknown. Hard coded for now
 *
 * Example request 0x2 0x3 0x0 0x1 0x0 0x1 0xd5 0xf9
 * Example response 0x2 0x3 0x2 0x0 0x19 0x3d 0x8e
 */
uint8_t UART_PrepBatteryStatusMessage2() {
 80042ec:	b590      	push	{r4, r7, lr}
 80042ee:	b083      	sub	sp, #12
 80042f0:	af00      	add	r7, sp, #0

	//get highest cell temp

	for (int i = 0; i < 32; i++) {
 80042f2:	2300      	movs	r3, #0
 80042f4:	607b      	str	r3, [r7, #4]
 80042f6:	e007      	b.n	8004308 <UART_PrepBatteryStatusMessage2+0x1c>
		UART_TxData[i] = 0;
 80042f8:	4a1c      	ldr	r2, [pc, #112]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	18d3      	adds	r3, r2, r3
 80042fe:	2200      	movs	r2, #0
 8004300:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 32; i++) {
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	3301      	adds	r3, #1
 8004306:	607b      	str	r3, [r7, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b1f      	cmp	r3, #31
 800430c:	ddf4      	ble.n	80042f8 <UART_PrepBatteryStatusMessage2+0xc>
	}

	UART_TxData[0] = 0x02;
 800430e:	4b17      	ldr	r3, [pc, #92]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 8004310:	2202      	movs	r2, #2
 8004312:	701a      	strb	r2, [r3, #0]
	UART_TxData[1] = 0x03;
 8004314:	4b15      	ldr	r3, [pc, #84]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 8004316:	2203      	movs	r2, #3
 8004318:	705a      	strb	r2, [r3, #1]
	UART_TxData[2] = 0x02;
 800431a:	4b14      	ldr	r3, [pc, #80]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 800431c:	2202      	movs	r2, #2
 800431e:	709a      	strb	r2, [r3, #2]
	UART_TxData[3] = 0x00;
 8004320:	4b12      	ldr	r3, [pc, #72]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 8004322:	2200      	movs	r2, #0
 8004324:	70da      	strb	r2, [r3, #3]
	// UART_TxData[4] = 0x19; old hard coded value
	UART_TxData[4] = batt.CellMaxT;
 8004326:	4b12      	ldr	r3, [pc, #72]	@ (8004370 <UART_PrepBatteryStatusMessage2+0x84>)
 8004328:	225d      	movs	r2, #93	@ 0x5d
 800432a:	569b      	ldrsb	r3, [r3, r2]
 800432c:	b2da      	uxtb	r2, r3
 800432e:	4b0f      	ldr	r3, [pc, #60]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 8004330:	711a      	strb	r2, [r3, #4]

	//add crc in reverse byte order
	uint16_t crc = UART_CRC(UART_TxData, 5);
 8004332:	1cbc      	adds	r4, r7, #2
 8004334:	4b0d      	ldr	r3, [pc, #52]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 8004336:	2105      	movs	r1, #5
 8004338:	0018      	movs	r0, r3
 800433a:	f7ff fddb 	bl	8003ef4 <UART_CRC>
 800433e:	0003      	movs	r3, r0
 8004340:	8023      	strh	r3, [r4, #0]
	UART_TxData[5] = crc & 0xFF;
 8004342:	1cbb      	adds	r3, r7, #2
 8004344:	881b      	ldrh	r3, [r3, #0]
 8004346:	b2da      	uxtb	r2, r3
 8004348:	4b08      	ldr	r3, [pc, #32]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 800434a:	715a      	strb	r2, [r3, #5]
	UART_TxData[6] = crc >> 8;
 800434c:	1cbb      	adds	r3, r7, #2
 800434e:	881b      	ldrh	r3, [r3, #0]
 8004350:	0a1b      	lsrs	r3, r3, #8
 8004352:	b29b      	uxth	r3, r3
 8004354:	b2da      	uxtb	r2, r3
 8004356:	4b05      	ldr	r3, [pc, #20]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 8004358:	719a      	strb	r2, [r3, #6]

	UART_TxData[7] = 0xFF; //add extra byte of zeros to match faraday protocol
 800435a:	4b04      	ldr	r3, [pc, #16]	@ (800436c <UART_PrepBatteryStatusMessage2+0x80>)
 800435c:	22ff      	movs	r2, #255	@ 0xff
 800435e:	71da      	strb	r2, [r3, #7]
	return 8;
 8004360:	2308      	movs	r3, #8
}
 8004362:	0018      	movs	r0, r3
 8004364:	46bd      	mov	sp, r7
 8004366:	b003      	add	sp, #12
 8004368:	bd90      	pop	{r4, r7, pc}
 800436a:	46c0      	nop			@ (mov r8, r8)
 800436c:	2000047c 	.word	0x2000047c
 8004370:	200003ec 	.word	0x200003ec

08004374 <UART_Respond>:

/*Takes in an 8 byte message, parses, checks CRC, and then responds with the appropriate message */
void UART_Respond(uint8_t *buf, uint16_t size) {
 8004374:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	000a      	movs	r2, r1
 800437e:	1cbb      	adds	r3, r7, #2
 8004380:	801a      	strh	r2, [r3, #0]

	//Code currently only supports 8 byte read messages, which is all that's necessary to get the bike moving.
	if (size == 8) {
 8004382:	1cbb      	adds	r3, r7, #2
 8004384:	881b      	ldrh	r3, [r3, #0]
 8004386:	2b08      	cmp	r3, #8
 8004388:	d000      	beq.n	800438c <UART_Respond+0x18>
 800438a:	e0c6      	b.n	800451a <UART_Respond+0x1a6>

		//unpack message
		uint8_t SlaveID = buf[0];
 800438c:	2417      	movs	r4, #23
 800438e:	193b      	adds	r3, r7, r4
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	7812      	ldrb	r2, [r2, #0]
 8004394:	701a      	strb	r2, [r3, #0]
		uint8_t FunctionCode = buf[1];
 8004396:	2516      	movs	r5, #22
 8004398:	197b      	adds	r3, r7, r5
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	7852      	ldrb	r2, [r2, #1]
 800439e:	701a      	strb	r2, [r3, #0]
		uint16_t Address = buf[2] << 8 | buf[3];
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	3302      	adds	r3, #2
 80043a4:	781b      	ldrb	r3, [r3, #0]
 80043a6:	021b      	lsls	r3, r3, #8
 80043a8:	b21a      	sxth	r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	3303      	adds	r3, #3
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	b21b      	sxth	r3, r3
 80043b2:	4313      	orrs	r3, r2
 80043b4:	b21a      	sxth	r2, r3
 80043b6:	2614      	movs	r6, #20
 80043b8:	19bb      	adds	r3, r7, r6
 80043ba:	801a      	strh	r2, [r3, #0]
		uint16_t NumRegs = buf[4] << 8 | buf[5];
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	3304      	adds	r3, #4
 80043c0:	781b      	ldrb	r3, [r3, #0]
 80043c2:	021b      	lsls	r3, r3, #8
 80043c4:	b21a      	sxth	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	3305      	adds	r3, #5
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	b21b      	sxth	r3, r3
 80043ce:	4313      	orrs	r3, r2
 80043d0:	b21a      	sxth	r2, r3
 80043d2:	2312      	movs	r3, #18
 80043d4:	18fb      	adds	r3, r7, r3
 80043d6:	801a      	strh	r2, [r3, #0]
		uint16_t CRCRecv = buf[7] << 8 | buf[6];
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	3307      	adds	r3, #7
 80043dc:	781b      	ldrb	r3, [r3, #0]
 80043de:	021b      	lsls	r3, r3, #8
 80043e0:	b21a      	sxth	r2, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	3306      	adds	r3, #6
 80043e6:	781b      	ldrb	r3, [r3, #0]
 80043e8:	b21b      	sxth	r3, r3
 80043ea:	4313      	orrs	r3, r2
 80043ec:	b21a      	sxth	r2, r3
 80043ee:	2310      	movs	r3, #16
 80043f0:	18fb      	adds	r3, r7, r3
 80043f2:	801a      	strh	r2, [r3, #0]

		//Check CRC and that we're the target audience (BMS is 0x02)
		if (CRCRecv == UART_CRC(buf, 6) && SlaveID == 0x02) {
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2106      	movs	r1, #6
 80043f8:	0018      	movs	r0, r3
 80043fa:	f7ff fd7b 	bl	8003ef4 <UART_CRC>
 80043fe:	0003      	movs	r3, r0
 8004400:	001a      	movs	r2, r3
 8004402:	2310      	movs	r3, #16
 8004404:	18fb      	adds	r3, r7, r3
 8004406:	881b      	ldrh	r3, [r3, #0]
 8004408:	4293      	cmp	r3, r2
 800440a:	d000      	beq.n	800440e <UART_Respond+0x9a>
 800440c:	e085      	b.n	800451a <UART_Respond+0x1a6>
 800440e:	193b      	adds	r3, r7, r4
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	2b02      	cmp	r3, #2
 8004414:	d000      	beq.n	8004418 <UART_Respond+0xa4>
 8004416:	e080      	b.n	800451a <UART_Respond+0x1a6>
			delayUS(&htim2, 450); //insert 1ms delay to match timing of original battery
 8004418:	23e1      	movs	r3, #225	@ 0xe1
 800441a:	005a      	lsls	r2, r3, #1
 800441c:	4b46      	ldr	r3, [pc, #280]	@ (8004538 <UART_Respond+0x1c4>)
 800441e:	0011      	movs	r1, r2
 8004420:	0018      	movs	r0, r3
 8004422:	f001 fa18 	bl	8005856 <delayUS>
			if (FunctionCode == 0x03) { //it's a read
 8004426:	197b      	adds	r3, r7, r5
 8004428:	781b      	ldrb	r3, [r3, #0]
 800442a:	2b03      	cmp	r3, #3
 800442c:	d000      	beq.n	8004430 <UART_Respond+0xbc>
 800442e:	e074      	b.n	800451a <UART_Respond+0x1a6>
				if (LEDS) {
					HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8004430:	2380      	movs	r3, #128	@ 0x80
 8004432:	0099      	lsls	r1, r3, #2
 8004434:	23a0      	movs	r3, #160	@ 0xa0
 8004436:	05db      	lsls	r3, r3, #23
 8004438:	2201      	movs	r2, #1
 800443a:	0018      	movs	r0, r3
 800443c:	f002 f90f 	bl	800665e <HAL_GPIO_WritePin>
					delayUS(&htim2, 50);
 8004440:	4b3d      	ldr	r3, [pc, #244]	@ (8004538 <UART_Respond+0x1c4>)
 8004442:	2132      	movs	r1, #50	@ 0x32
 8004444:	0018      	movs	r0, r3
 8004446:	f001 fa06 	bl	8005856 <delayUS>
					HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 800444a:	2380      	movs	r3, #128	@ 0x80
 800444c:	0099      	lsls	r1, r3, #2
 800444e:	23a0      	movs	r3, #160	@ 0xa0
 8004450:	05db      	lsls	r3, r3, #23
 8004452:	2200      	movs	r2, #0
 8004454:	0018      	movs	r0, r3
 8004456:	f002 f902 	bl	800665e <HAL_GPIO_WritePin>
				}

				uint8_t len;

				if (Address == 0x02) { //Battery Voltage Message
 800445a:	19bb      	adds	r3, r7, r6
 800445c:	881b      	ldrh	r3, [r3, #0]
 800445e:	2b02      	cmp	r3, #2
 8004460:	d110      	bne.n	8004484 <UART_Respond+0x110>
					len = UART_PrepCellVoltageMessage();
 8004462:	250f      	movs	r5, #15
 8004464:	197c      	adds	r4, r7, r5
 8004466:	f7ff fe0d 	bl	8004084 <UART_PrepCellVoltageMessage>
 800446a:	0003      	movs	r3, r0
 800446c:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 800446e:	f7ff fdb2 	bl	8003fd6 <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 8004472:	197b      	adds	r3, r7, r5
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	b29a      	uxth	r2, r3
 8004478:	4930      	ldr	r1, [pc, #192]	@ (800453c <UART_Respond+0x1c8>)
 800447a:	4831      	ldr	r0, [pc, #196]	@ (8004540 <UART_Respond+0x1cc>)
 800447c:	2303      	movs	r3, #3
 800447e:	f004 fbed 	bl	8008c5c <HAL_UART_Transmit>
 8004482:	e04a      	b.n	800451a <UART_Respond+0x1a6>
					UART_TIMEOUT_S);

				} else if (Address == 0x17) { //Battery Balancing Message
 8004484:	2314      	movs	r3, #20
 8004486:	18fb      	adds	r3, r7, r3
 8004488:	881b      	ldrh	r3, [r3, #0]
 800448a:	2b17      	cmp	r3, #23
 800448c:	d110      	bne.n	80044b0 <UART_Respond+0x13c>
					len = UART_PrepCellBalancingMessage();
 800448e:	250f      	movs	r5, #15
 8004490:	197c      	adds	r4, r7, r5
 8004492:	f7ff fe73 	bl	800417c <UART_PrepCellBalancingMessage>
 8004496:	0003      	movs	r3, r0
 8004498:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 800449a:	f7ff fd9c 	bl	8003fd6 <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 800449e:	197b      	adds	r3, r7, r5
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	b29a      	uxth	r2, r3
 80044a4:	4925      	ldr	r1, [pc, #148]	@ (800453c <UART_Respond+0x1c8>)
 80044a6:	4826      	ldr	r0, [pc, #152]	@ (8004540 <UART_Respond+0x1cc>)
 80044a8:	2303      	movs	r3, #3
 80044aa:	f004 fbd7 	bl	8008c5c <HAL_UART_Transmit>
 80044ae:	e034      	b.n	800451a <UART_Respond+0x1a6>
					UART_TIMEOUT_S);

				} else if (Address == 0x00 && NumRegs == 0x01) { //Battery Status Message 1
 80044b0:	2314      	movs	r3, #20
 80044b2:	18fb      	adds	r3, r7, r3
 80044b4:	881b      	ldrh	r3, [r3, #0]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d115      	bne.n	80044e6 <UART_Respond+0x172>
 80044ba:	2312      	movs	r3, #18
 80044bc:	18fb      	adds	r3, r7, r3
 80044be:	881b      	ldrh	r3, [r3, #0]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d110      	bne.n	80044e6 <UART_Respond+0x172>
					len = UART_PrepBatteryStatusMessage1();
 80044c4:	250f      	movs	r5, #15
 80044c6:	197c      	adds	r4, r7, r5
 80044c8:	f7ff fed2 	bl	8004270 <UART_PrepBatteryStatusMessage1>
 80044cc:	0003      	movs	r3, r0
 80044ce:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 80044d0:	f7ff fd81 	bl	8003fd6 <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 80044d4:	197b      	adds	r3, r7, r5
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	b29a      	uxth	r2, r3
 80044da:	4918      	ldr	r1, [pc, #96]	@ (800453c <UART_Respond+0x1c8>)
 80044dc:	4818      	ldr	r0, [pc, #96]	@ (8004540 <UART_Respond+0x1cc>)
 80044de:	2303      	movs	r3, #3
 80044e0:	f004 fbbc 	bl	8008c5c <HAL_UART_Transmit>
 80044e4:	e019      	b.n	800451a <UART_Respond+0x1a6>
					UART_TIMEOUT_S);

				} else if (Address == 0x01 && NumRegs == 0x01) { //Battery Status Message 1
 80044e6:	2314      	movs	r3, #20
 80044e8:	18fb      	adds	r3, r7, r3
 80044ea:	881b      	ldrh	r3, [r3, #0]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d114      	bne.n	800451a <UART_Respond+0x1a6>
 80044f0:	2312      	movs	r3, #18
 80044f2:	18fb      	adds	r3, r7, r3
 80044f4:	881b      	ldrh	r3, [r3, #0]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d10f      	bne.n	800451a <UART_Respond+0x1a6>
					len = UART_PrepBatteryStatusMessage2();
 80044fa:	250f      	movs	r5, #15
 80044fc:	197c      	adds	r4, r7, r5
 80044fe:	f7ff fef5 	bl	80042ec <UART_PrepBatteryStatusMessage2>
 8004502:	0003      	movs	r3, r0
 8004504:	7023      	strb	r3, [r4, #0]
					THVD2410_Transmit();
 8004506:	f7ff fd66 	bl	8003fd6 <THVD2410_Transmit>
					HAL_UART_Transmit(&huart2, UART_TxData, len,
 800450a:	197b      	adds	r3, r7, r5
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	b29a      	uxth	r2, r3
 8004510:	490a      	ldr	r1, [pc, #40]	@ (800453c <UART_Respond+0x1c8>)
 8004512:	480b      	ldr	r0, [pc, #44]	@ (8004540 <UART_Respond+0x1cc>)
 8004514:	2303      	movs	r3, #3
 8004516:	f004 fba1 	bl	8008c5c <HAL_UART_Transmit>
				}
			}
		}

	}
	THVD2410_Receive();
 800451a:	f7ff fd6f 	bl	8003ffc <THVD2410_Receive>
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 800451e:	2380      	movs	r3, #128	@ 0x80
 8004520:	0099      	lsls	r1, r3, #2
 8004522:	23a0      	movs	r3, #160	@ 0xa0
 8004524:	05db      	lsls	r3, r3, #23
 8004526:	2200      	movs	r2, #0
 8004528:	0018      	movs	r0, r3
 800452a:	f002 f898 	bl	800665e <HAL_GPIO_WritePin>
}
 800452e:	46c0      	nop			@ (mov r8, r8)
 8004530:	46bd      	mov	sp, r7
 8004532:	b007      	add	sp, #28
 8004534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004536:	46c0      	nop			@ (mov r8, r8)
 8004538:	200002e0 	.word	0x200002e0
 800453c:	2000047c 	.word	0x2000047c
 8004540:	20000320 	.word	0x20000320

08004544 <STM32_PetWatchdog>:

/* State Machine Functions
 * ===================== */

/*Pet Independent Watchdog. Must be done once a second or sooner*/
void STM32_PetWatchdog() {
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0

	/* Refresh IWDG: reload counter */
	if (HAL_IWDG_Refresh(&hiwdg) != HAL_OK) {
 8004548:	4b05      	ldr	r3, [pc, #20]	@ (8004560 <STM32_PetWatchdog+0x1c>)
 800454a:	0018      	movs	r0, r3
 800454c:	f002 ff9e 	bl	800748c <HAL_IWDG_Refresh>
 8004550:	1e03      	subs	r3, r0, #0
 8004552:	d001      	beq.n	8004558 <STM32_PetWatchdog+0x14>
		/* Refresh Error */
		Error_Handler();
 8004554:	f000 ff24 	bl	80053a0 <Error_Handler>
	}
}
 8004558:	46c0      	nop			@ (mov r8, r8)
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	46c0      	nop			@ (mov r8, r8)
 8004560:	200003a8 	.word	0x200003a8

08004564 <STM32_HandleButton>:

/* Implement button press timing*/
void STM32_HandleButton() {
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
	if (STM32_Wake_Button_Pressed()) {
 8004568:	f000 f822 	bl	80045b0 <STM32_Wake_Button_Pressed>
 800456c:	1e03      	subs	r3, r0, #0
 800456e:	d006      	beq.n	800457e <STM32_HandleButton+0x1a>
		state.ButtonCount++;
 8004570:	4b0e      	ldr	r3, [pc, #56]	@ (80045ac <STM32_HandleButton+0x48>)
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	3301      	adds	r3, #1
 8004576:	b2da      	uxtb	r2, r3
 8004578:	4b0c      	ldr	r3, [pc, #48]	@ (80045ac <STM32_HandleButton+0x48>)
 800457a:	701a      	strb	r2, [r3, #0]
 800457c:	e009      	b.n	8004592 <STM32_HandleButton+0x2e>

	} else if (state.ButtonCount) {
 800457e:	4b0b      	ldr	r3, [pc, #44]	@ (80045ac <STM32_HandleButton+0x48>)
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d005      	beq.n	8004592 <STM32_HandleButton+0x2e>
		state.ButtonCount -= 1;
 8004586:	4b09      	ldr	r3, [pc, #36]	@ (80045ac <STM32_HandleButton+0x48>)
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	3b01      	subs	r3, #1
 800458c:	b2da      	uxtb	r2, r3
 800458e:	4b07      	ldr	r3, [pc, #28]	@ (80045ac <STM32_HandleButton+0x48>)
 8004590:	701a      	strb	r2, [r3, #0]
	};

	if (state.ButtonCount > BUTTON_LONG_PRESS_LOOPS) {
 8004592:	4b06      	ldr	r3, [pc, #24]	@ (80045ac <STM32_HandleButton+0x48>)
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	2b0f      	cmp	r3, #15
 8004598:	d904      	bls.n	80045a4 <STM32_HandleButton+0x40>
		if (DEBUG) {
			printf("\r\nbutton long press...time to get ready for bed\r\n");
		}
		state.ButtonCount = 0;
 800459a:	4b04      	ldr	r3, [pc, #16]	@ (80045ac <STM32_HandleButton+0x48>)
 800459c:	2200      	movs	r2, #0
 800459e:	701a      	strb	r2, [r3, #0]
		Sleep();
 80045a0:	f000 f95c 	bl	800485c <Sleep>
	};
}
 80045a4:	46c0      	nop			@ (mov r8, r8)
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	46c0      	nop			@ (mov r8, r8)
 80045ac:	200003e0 	.word	0x200003e0

080045b0 <STM32_Wake_Button_Pressed>:

uint8_t STM32_Wake_Button_Pressed() {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
	return !(HAL_GPIO_ReadPin(BUTTON_PORT, BUTTON_PIN));
 80045b4:	23a0      	movs	r3, #160	@ 0xa0
 80045b6:	05db      	lsls	r3, r3, #23
 80045b8:	2101      	movs	r1, #1
 80045ba:	0018      	movs	r0, r3
 80045bc:	f002 f832 	bl	8006624 <HAL_GPIO_ReadPin>
 80045c0:	0003      	movs	r3, r0
 80045c2:	425a      	negs	r2, r3
 80045c4:	4153      	adcs	r3, r2
 80045c6:	b2db      	uxtb	r3, r3
}
 80045c8:	0018      	movs	r0, r3
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
	...

080045d0 <STM32_HandleInactivity>:

/* If current below 250mA for more than XXX loops, activate sleep. Must have a fresh value in Pack_Current */
void STM32_HandleInactivity() {
 80045d0:	b580      	push	{r7, lr}
 80045d2:	af00      	add	r7, sp, #0

	//Increment sleep timer if current is between +20mA and -250mA. Increment much faster if we're done with charge to get the correct Faraday LED behavior.
	if (batt.Pack_Current >= PACK_CURRENT_INACTIVITY_LOWER_LIMIT_MA
 80045d4:	4b19      	ldr	r3, [pc, #100]	@ (800463c <STM32_HandleInactivity+0x6c>)
 80045d6:	2264      	movs	r2, #100	@ 0x64
 80045d8:	5e9b      	ldrsh	r3, [r3, r2]
 80045da:	33fa      	adds	r3, #250	@ 0xfa
 80045dc:	db1d      	blt.n	800461a <STM32_HandleInactivity+0x4a>
			&& batt.Pack_Current <= PACK_CURRENT_INACTIVITY_UPPER_LIMIT_MA) {
 80045de:	4b17      	ldr	r3, [pc, #92]	@ (800463c <STM32_HandleInactivity+0x6c>)
 80045e0:	2264      	movs	r2, #100	@ 0x64
 80045e2:	5e9b      	ldrsh	r3, [r3, r2]
 80045e4:	2b4b      	cmp	r3, #75	@ 0x4b
 80045e6:	dc18      	bgt.n	800461a <STM32_HandleInactivity+0x4a>
		if (!batt.Chg && batt.Dsg) {
 80045e8:	4b14      	ldr	r3, [pc, #80]	@ (800463c <STM32_HandleInactivity+0x6c>)
 80045ea:	227b      	movs	r2, #123	@ 0x7b
 80045ec:	5c9b      	ldrb	r3, [r3, r2]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10c      	bne.n	800460c <STM32_HandleInactivity+0x3c>
 80045f2:	4b12      	ldr	r3, [pc, #72]	@ (800463c <STM32_HandleInactivity+0x6c>)
 80045f4:	227a      	movs	r2, #122	@ 0x7a
 80045f6:	5c9b      	ldrb	r3, [r3, r2]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d007      	beq.n	800460c <STM32_HandleInactivity+0x3c>
			state.InactivityCount += 300; //if CHG fet is off but DSG is still on, we're finished with charge and should sleep in around a second.
 80045fc:	4b10      	ldr	r3, [pc, #64]	@ (8004640 <STM32_HandleInactivity+0x70>)
 80045fe:	889b      	ldrh	r3, [r3, #4]
 8004600:	332d      	adds	r3, #45	@ 0x2d
 8004602:	33ff      	adds	r3, #255	@ 0xff
 8004604:	b29a      	uxth	r2, r3
 8004606:	4b0e      	ldr	r3, [pc, #56]	@ (8004640 <STM32_HandleInactivity+0x70>)
 8004608:	809a      	strh	r2, [r3, #4]
		if (!batt.Chg && batt.Dsg) {
 800460a:	e00c      	b.n	8004626 <STM32_HandleInactivity+0x56>
		} else {
			state.InactivityCount++;
 800460c:	4b0c      	ldr	r3, [pc, #48]	@ (8004640 <STM32_HandleInactivity+0x70>)
 800460e:	889b      	ldrh	r3, [r3, #4]
 8004610:	3301      	adds	r3, #1
 8004612:	b29a      	uxth	r2, r3
 8004614:	4b0a      	ldr	r3, [pc, #40]	@ (8004640 <STM32_HandleInactivity+0x70>)
 8004616:	809a      	strh	r2, [r3, #4]
		if (!batt.Chg && batt.Dsg) {
 8004618:	e005      	b.n	8004626 <STM32_HandleInactivity+0x56>
		}
	} else {
		state.InactivityCount = state.InactivityCount / 2; //exponential decay if current detected
 800461a:	4b09      	ldr	r3, [pc, #36]	@ (8004640 <STM32_HandleInactivity+0x70>)
 800461c:	889b      	ldrh	r3, [r3, #4]
 800461e:	085b      	lsrs	r3, r3, #1
 8004620:	b29a      	uxth	r2, r3
 8004622:	4b07      	ldr	r3, [pc, #28]	@ (8004640 <STM32_HandleInactivity+0x70>)
 8004624:	809a      	strh	r2, [r3, #4]
	}

	if (!DEBUG) {
		if (state.InactivityCount > INACTIVITY_LOOPS_MAX) {
 8004626:	4b06      	ldr	r3, [pc, #24]	@ (8004640 <STM32_HandleInactivity+0x70>)
 8004628:	889b      	ldrh	r3, [r3, #4]
 800462a:	4a06      	ldr	r2, [pc, #24]	@ (8004644 <STM32_HandleInactivity+0x74>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d901      	bls.n	8004634 <STM32_HandleInactivity+0x64>
			Sleep();
 8004630:	f000 f914 	bl	800485c <Sleep>
			printf("\r\ninactivity timeout...time to get ready for bed\r\n");
			Sleep();
		}

	}
}
 8004634:	46c0      	nop			@ (mov r8, r8)
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	46c0      	nop			@ (mov r8, r8)
 800463c:	200003ec 	.word	0x200003ec
 8004640:	200003e0 	.word	0x200003e0
 8004644:	00002af8 	.word	0x00002af8

08004648 <STM32_Stop>:

/* STM32_Stop - puts the STM32 into STOP mode at minimum power consumption.
 * Leaves two ways to wake - EXTI0_1 (PA0 pulldown) and EXTI2_3 (PB5 pullup)
 *
 * Note that this function will fail if IWDG is running. This must be called before IWDG is started to be successful*/
void STM32_Stop() {
 8004648:	b590      	push	{r4, r7, lr}
 800464a:	b08b      	sub	sp, #44	@ 0x2c
 800464c:	af00      	add	r7, sp, #0
	//blink to show that we're entering sleep
	if (LEDS) {
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 800464e:	2380      	movs	r3, #128	@ 0x80
 8004650:	0099      	lsls	r1, r3, #2
 8004652:	23a0      	movs	r3, #160	@ 0xa0
 8004654:	05db      	lsls	r3, r3, #23
 8004656:	2201      	movs	r2, #1
 8004658:	0018      	movs	r0, r3
 800465a:	f002 f800 	bl	800665e <HAL_GPIO_WritePin>
		delayMS(&htim2, 100);
 800465e:	4b66      	ldr	r3, [pc, #408]	@ (80047f8 <STM32_Stop+0x1b0>)
 8004660:	2164      	movs	r1, #100	@ 0x64
 8004662:	0018      	movs	r0, r3
 8004664:	f001 f90c 	bl	8005880 <delayMS>
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 8004668:	2380      	movs	r3, #128	@ 0x80
 800466a:	0099      	lsls	r1, r3, #2
 800466c:	23a0      	movs	r3, #160	@ 0xa0
 800466e:	05db      	lsls	r3, r3, #23
 8004670:	2200      	movs	r2, #0
 8004672:	0018      	movs	r0, r3
 8004674:	f001 fff3 	bl	800665e <HAL_GPIO_WritePin>
	}

	//turn off LEDs
	HAL_GPIO_WritePin(LED_CHG_PORT, LED_CHG_PIN, GPIO_PIN_RESET);
 8004678:	4b60      	ldr	r3, [pc, #384]	@ (80047fc <STM32_Stop+0x1b4>)
 800467a:	2200      	movs	r2, #0
 800467c:	2101      	movs	r1, #1
 800467e:	0018      	movs	r0, r3
 8004680:	f001 ffed 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_DSG_PORT, LED_DSG_PIN, GPIO_PIN_RESET);
 8004684:	4b5d      	ldr	r3, [pc, #372]	@ (80047fc <STM32_Stop+0x1b4>)
 8004686:	2200      	movs	r2, #0
 8004688:	2102      	movs	r1, #2
 800468a:	0018      	movs	r0, r3
 800468c:	f001 ffe7 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_RESET);
 8004690:	2380      	movs	r3, #128	@ 0x80
 8004692:	0059      	lsls	r1, r3, #1
 8004694:	23a0      	movs	r3, #160	@ 0xa0
 8004696:	05db      	lsls	r3, r3, #23
 8004698:	2200      	movs	r2, #0
 800469a:	0018      	movs	r0, r3
 800469c:	f001 ffdf 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
 80046a0:	2380      	movs	r3, #128	@ 0x80
 80046a2:	0099      	lsls	r1, r3, #2
 80046a4:	23a0      	movs	r3, #160	@ 0xa0
 80046a6:	05db      	lsls	r3, r3, #23
 80046a8:	2200      	movs	r2, #0
 80046aa:	0018      	movs	r0, r3
 80046ac:	f001 ffd7 	bl	800665e <HAL_GPIO_WritePin>

	//Turn off FETs
	BQ769x2_ForceDisableFETs(&batt);
 80046b0:	4b53      	ldr	r3, [pc, #332]	@ (8004800 <STM32_Stop+0x1b8>)
 80046b2:	0018      	movs	r0, r3
 80046b4:	f7ff f804 	bl	80036c0 <BQ769x2_ForceDisableFETs>

	//Turn off RS485 Chip
	THVD2410_Sleep();
 80046b8:	f7ff fc7a 	bl	8003fb0 <THVD2410_Sleep>

	//Configure wake Interrupt on ALERT pin
	EXTI2_3_IRQHandler_Config();
 80046bc:	f000 fb32 	bl	8004d24 <EXTI2_3_IRQHandler_Config>

	//Configure wake interrupt on BUTTON pin
	EXTI0_1_IRQHandler_Config();
 80046c0:	f000 fb02 	bl	8004cc8 <EXTI0_1_IRQHandler_Config>

	/* Enable GPIOs clock */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80046c4:	4b4f      	ldr	r3, [pc, #316]	@ (8004804 <STM32_Stop+0x1bc>)
 80046c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046c8:	4b4e      	ldr	r3, [pc, #312]	@ (8004804 <STM32_Stop+0x1bc>)
 80046ca:	2101      	movs	r1, #1
 80046cc:	430a      	orrs	r2, r1
 80046ce:	62da      	str	r2, [r3, #44]	@ 0x2c
 80046d0:	4b4c      	ldr	r3, [pc, #304]	@ (8004804 <STM32_Stop+0x1bc>)
 80046d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d4:	2201      	movs	r2, #1
 80046d6:	4013      	ands	r3, r2
 80046d8:	613b      	str	r3, [r7, #16]
 80046da:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80046dc:	4b49      	ldr	r3, [pc, #292]	@ (8004804 <STM32_Stop+0x1bc>)
 80046de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046e0:	4b48      	ldr	r3, [pc, #288]	@ (8004804 <STM32_Stop+0x1bc>)
 80046e2:	2102      	movs	r1, #2
 80046e4:	430a      	orrs	r2, r1
 80046e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80046e8:	4b46      	ldr	r3, [pc, #280]	@ (8004804 <STM32_Stop+0x1bc>)
 80046ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ec:	2202      	movs	r2, #2
 80046ee:	4013      	ands	r3, r2
 80046f0:	60fb      	str	r3, [r7, #12]
 80046f2:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80046f4:	4b43      	ldr	r3, [pc, #268]	@ (8004804 <STM32_Stop+0x1bc>)
 80046f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046f8:	4b42      	ldr	r3, [pc, #264]	@ (8004804 <STM32_Stop+0x1bc>)
 80046fa:	2104      	movs	r1, #4
 80046fc:	430a      	orrs	r2, r1
 80046fe:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004700:	4b40      	ldr	r3, [pc, #256]	@ (8004804 <STM32_Stop+0x1bc>)
 8004702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004704:	2204      	movs	r2, #4
 8004706:	4013      	ands	r3, r2
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800470c:	4b3d      	ldr	r3, [pc, #244]	@ (8004804 <STM32_Stop+0x1bc>)
 800470e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004710:	4b3c      	ldr	r3, [pc, #240]	@ (8004804 <STM32_Stop+0x1bc>)
 8004712:	2108      	movs	r1, #8
 8004714:	430a      	orrs	r2, r1
 8004716:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004718:	4b3a      	ldr	r3, [pc, #232]	@ (8004804 <STM32_Stop+0x1bc>)
 800471a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800471c:	2208      	movs	r2, #8
 800471e:	4013      	ands	r3, r2
 8004720:	607b      	str	r3, [r7, #4]
 8004722:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8004724:	4b37      	ldr	r3, [pc, #220]	@ (8004804 <STM32_Stop+0x1bc>)
 8004726:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004728:	4b36      	ldr	r3, [pc, #216]	@ (8004804 <STM32_Stop+0x1bc>)
 800472a:	2180      	movs	r1, #128	@ 0x80
 800472c:	430a      	orrs	r2, r1
 800472e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004730:	4b34      	ldr	r3, [pc, #208]	@ (8004804 <STM32_Stop+0x1bc>)
 8004732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004734:	2280      	movs	r2, #128	@ 0x80
 8004736:	4013      	ands	r3, r2
 8004738:	603b      	str	r3, [r7, #0]
 800473a:	683b      	ldr	r3, [r7, #0]

	//Configure all GPIO port pins in Analog Input mode (floating input trigger OFF)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.Mode = GPIO_MODE_ANALOG;
 800473c:	2414      	movs	r4, #20
 800473e:	193b      	adds	r3, r7, r4
 8004740:	2203      	movs	r2, #3
 8004742:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 8004744:	193b      	adds	r3, r7, r4
 8004746:	2200      	movs	r2, #0
 8004748:	609a      	str	r2, [r3, #8]

	//special config for port A since we use it for wake
	GPIO_InitStructure.Pin = GPIO_PIN_All & ~GPIO_PIN_0;
 800474a:	193b      	adds	r3, r7, r4
 800474c:	4a2e      	ldr	r2, [pc, #184]	@ (8004808 <STM32_Stop+0x1c0>)
 800474e:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004750:	193a      	adds	r2, r7, r4
 8004752:	23a0      	movs	r3, #160	@ 0xa0
 8004754:	05db      	lsls	r3, r3, #23
 8004756:	0011      	movs	r1, r2
 8004758:	0018      	movs	r0, r3
 800475a:	f001 fd13 	bl	8006184 <HAL_GPIO_Init>

	//special config for port B since we use it for wake
	GPIO_InitStructure.Pin = GPIO_PIN_All & ~GPIO_PIN_5;
 800475e:	193b      	adds	r3, r7, r4
 8004760:	4a2a      	ldr	r2, [pc, #168]	@ (800480c <STM32_Stop+0x1c4>)
 8004762:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004764:	193b      	adds	r3, r7, r4
 8004766:	4a25      	ldr	r2, [pc, #148]	@ (80047fc <STM32_Stop+0x1b4>)
 8004768:	0019      	movs	r1, r3
 800476a:	0010      	movs	r0, r2
 800476c:	f001 fd0a 	bl	8006184 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin = GPIO_PIN_All;
 8004770:	193b      	adds	r3, r7, r4
 8004772:	4a27      	ldr	r2, [pc, #156]	@ (8004810 <STM32_Stop+0x1c8>)
 8004774:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8004776:	193b      	adds	r3, r7, r4
 8004778:	4a26      	ldr	r2, [pc, #152]	@ (8004814 <STM32_Stop+0x1cc>)
 800477a:	0019      	movs	r1, r3
 800477c:	0010      	movs	r0, r2
 800477e:	f001 fd01 	bl	8006184 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8004782:	193b      	adds	r3, r7, r4
 8004784:	4a24      	ldr	r2, [pc, #144]	@ (8004818 <STM32_Stop+0x1d0>)
 8004786:	0019      	movs	r1, r3
 8004788:	0010      	movs	r0, r2
 800478a:	f001 fcfb 	bl	8006184 <HAL_GPIO_Init>
	HAL_GPIO_Init(GPIOH, &GPIO_InitStructure);
 800478e:	193b      	adds	r3, r7, r4
 8004790:	4a22      	ldr	r2, [pc, #136]	@ (800481c <STM32_Stop+0x1d4>)
 8004792:	0019      	movs	r1, r3
 8004794:	0010      	movs	r0, r2
 8004796:	f001 fcf5 	bl	8006184 <HAL_GPIO_Init>

	//disable GPIO clocks to save power
	__HAL_RCC_GPIOA_CLK_DISABLE();
 800479a:	4b1a      	ldr	r3, [pc, #104]	@ (8004804 <STM32_Stop+0x1bc>)
 800479c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800479e:	4b19      	ldr	r3, [pc, #100]	@ (8004804 <STM32_Stop+0x1bc>)
 80047a0:	2101      	movs	r1, #1
 80047a2:	438a      	bics	r2, r1
 80047a4:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOB_CLK_DISABLE();
 80047a6:	4b17      	ldr	r3, [pc, #92]	@ (8004804 <STM32_Stop+0x1bc>)
 80047a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047aa:	4b16      	ldr	r3, [pc, #88]	@ (8004804 <STM32_Stop+0x1bc>)
 80047ac:	2102      	movs	r1, #2
 80047ae:	438a      	bics	r2, r1
 80047b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOC_CLK_DISABLE();
 80047b2:	4b14      	ldr	r3, [pc, #80]	@ (8004804 <STM32_Stop+0x1bc>)
 80047b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047b6:	4b13      	ldr	r3, [pc, #76]	@ (8004804 <STM32_Stop+0x1bc>)
 80047b8:	2104      	movs	r1, #4
 80047ba:	438a      	bics	r2, r1
 80047bc:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOD_CLK_DISABLE();
 80047be:	4b11      	ldr	r3, [pc, #68]	@ (8004804 <STM32_Stop+0x1bc>)
 80047c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047c2:	4b10      	ldr	r3, [pc, #64]	@ (8004804 <STM32_Stop+0x1bc>)
 80047c4:	2108      	movs	r1, #8
 80047c6:	438a      	bics	r2, r1
 80047c8:	62da      	str	r2, [r3, #44]	@ 0x2c
	__HAL_RCC_GPIOH_CLK_DISABLE();
 80047ca:	4b0e      	ldr	r3, [pc, #56]	@ (8004804 <STM32_Stop+0x1bc>)
 80047cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004804 <STM32_Stop+0x1bc>)
 80047d0:	2180      	movs	r1, #128	@ 0x80
 80047d2:	438a      	bics	r2, r1
 80047d4:	62da      	str	r2, [r3, #44]	@ 0x2c

	//disable RTC to save power
	HAL_RTC_MspDeInit(&hrtc);
 80047d6:	4b12      	ldr	r3, [pc, #72]	@ (8004820 <STM32_Stop+0x1d8>)
 80047d8:	0018      	movs	r0, r3
 80047da:	f000 fea5 	bl	8005528 <HAL_RTC_MspDeInit>

	//here we go!
	//HAL_SuspendTick(); TODO investigate whether this prevents wake-on-detect-load
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80047de:	4b11      	ldr	r3, [pc, #68]	@ (8004824 <STM32_Stop+0x1dc>)
 80047e0:	681a      	ldr	r2, [r3, #0]
 80047e2:	4b10      	ldr	r3, [pc, #64]	@ (8004824 <STM32_Stop+0x1dc>)
 80047e4:	2104      	movs	r1, #4
 80047e6:	430a      	orrs	r2, r1
 80047e8:	601a      	str	r2, [r3, #0]

	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80047ea:	2101      	movs	r1, #1
 80047ec:	2001      	movs	r0, #1
 80047ee:	f002 fe7b 	bl	80074e8 <HAL_PWR_EnterSTOPMode>

	//reset on wake
	NVIC_SystemReset(); //When woken up, just reset, it's simpler that way.
 80047f2:	f7ff fb6d 	bl	8003ed0 <__NVIC_SystemReset>
 80047f6:	46c0      	nop			@ (mov r8, r8)
 80047f8:	200002e0 	.word	0x200002e0
 80047fc:	50000400 	.word	0x50000400
 8004800:	200003ec 	.word	0x200003ec
 8004804:	40021000 	.word	0x40021000
 8004808:	0000fffe 	.word	0x0000fffe
 800480c:	0000ffdf 	.word	0x0000ffdf
 8004810:	0000ffff 	.word	0x0000ffff
 8004814:	50000800 	.word	0x50000800
 8004818:	50000c00 	.word	0x50000c00
 800481c:	50001c00 	.word	0x50001c00
 8004820:	200003b8 	.word	0x200003b8
 8004824:	40007000 	.word	0x40007000

08004828 <STM32_CheckForWatchdogReset>:

}

void STM32_CheckForWatchdogReset() {
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) != RESET) {
 800482c:	4b09      	ldr	r3, [pc, #36]	@ (8004854 <STM32_CheckForWatchdogReset+0x2c>)
 800482e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004830:	2380      	movs	r3, #128	@ 0x80
 8004832:	059b      	lsls	r3, r3, #22
 8004834:	4013      	ands	r3, r2
 8004836:	d002      	beq.n	800483e <STM32_CheckForWatchdogReset+0x16>
		state.ResetByWatchdog = 1;
 8004838:	4b07      	ldr	r3, [pc, #28]	@ (8004858 <STM32_CheckForWatchdogReset+0x30>)
 800483a:	2201      	movs	r2, #1
 800483c:	721a      	strb	r2, [r3, #8]
	}

	/* Clear reset flags in any cases */
	__HAL_RCC_CLEAR_RESET_FLAGS();
 800483e:	4b05      	ldr	r3, [pc, #20]	@ (8004854 <STM32_CheckForWatchdogReset+0x2c>)
 8004840:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004842:	4b04      	ldr	r3, [pc, #16]	@ (8004854 <STM32_CheckForWatchdogReset+0x2c>)
 8004844:	2180      	movs	r1, #128	@ 0x80
 8004846:	0409      	lsls	r1, r1, #16
 8004848:	430a      	orrs	r2, r1
 800484a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800484c:	46c0      	nop			@ (mov r8, r8)
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}
 8004852:	46c0      	nop			@ (mov r8, r8)
 8004854:	40021000 	.word	0x40021000
 8004858:	200003e0 	.word	0x200003e0

0800485c <Sleep>:
/* Sleep() - start the process of putting the BMS in a low power mode
 * Puts the BQ chip to DEEPSLEEP, set a persistent flag that indicates we want to enter STOP,
 * reset the STM32. This clears the IWDG and the main loop reads the flag and puts the STM32 in STOP.
 * When the STM32 resets it will call STM32_Stop().
 * This is the only good way with an STM32L0 to disable IWDG and stay in STOP mode*/
void Sleep() {
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0

	//pet the watchdog so this delay doesn't turn it off
	STM32_PetWatchdog();
 8004860:	f7ff fe70 	bl	8004544 <STM32_PetWatchdog>

	//disable the only interrupt that should be running (RS485 RX interrupt)
	CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE);
 8004864:	4b16      	ldr	r3, [pc, #88]	@ (80048c0 <Sleep+0x64>)
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	681a      	ldr	r2, [r3, #0]
 800486a:	4b15      	ldr	r3, [pc, #84]	@ (80048c0 <Sleep+0x64>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2120      	movs	r1, #32
 8004870:	438a      	bics	r2, r1
 8004872:	601a      	str	r2, [r3, #0]

	//turn off both fets
	BQ769x2_ForceDisableFETs(&batt);
 8004874:	4b13      	ldr	r3, [pc, #76]	@ (80048c4 <Sleep+0x68>)
 8004876:	0018      	movs	r0, r3
 8004878:	f7fe ff22 	bl	80036c0 <BQ769x2_ForceDisableFETs>

	//wait 200ms for the bus voltage to decay
	delayMS(&htim2, 200);
 800487c:	4b12      	ldr	r3, [pc, #72]	@ (80048c8 <Sleep+0x6c>)
 800487e:	21c8      	movs	r1, #200	@ 0xc8
 8004880:	0018      	movs	r0, r3
 8004882:	f000 fffd 	bl	8005880 <delayMS>

	//Put the BQ to sleep
	while (!BQ769x2_EnterDeepSleep(&batt)) {
 8004886:	e005      	b.n	8004894 <Sleep+0x38>
		delayUS(&htim2, 5000);
 8004888:	4a10      	ldr	r2, [pc, #64]	@ (80048cc <Sleep+0x70>)
 800488a:	4b0f      	ldr	r3, [pc, #60]	@ (80048c8 <Sleep+0x6c>)
 800488c:	0011      	movs	r1, r2
 800488e:	0018      	movs	r0, r3
 8004890:	f000 ffe1 	bl	8005856 <delayUS>
	while (!BQ769x2_EnterDeepSleep(&batt)) {
 8004894:	4b0b      	ldr	r3, [pc, #44]	@ (80048c4 <Sleep+0x68>)
 8004896:	0018      	movs	r0, r3
 8004898:	f7fe ff9a 	bl	80037d0 <BQ769x2_EnterDeepSleep>
 800489c:	1e03      	subs	r3, r0, #0
 800489e:	d0f3      	beq.n	8004888 <Sleep+0x2c>
	}

	BQ769x2_ClearFullScan(&batt);
 80048a0:	4b08      	ldr	r3, [pc, #32]	@ (80048c4 <Sleep+0x68>)
 80048a2:	0018      	movs	r0, r3
 80048a4:	f7ff f861 	bl	800396a <BQ769x2_ClearFullScan>
		printf(
				"\r\nbq put into DEEP SLEEP, STM about to reset to disable watchdog...\r\n");
	}

	//set persistent flag that we will want to STOP immediately upon reset
	HAL_PWR_EnableBkUpAccess();
 80048a8:	f002 fe00 	bl	80074ac <HAL_PWR_EnableBkUpAccess>
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0xDEAD); // Writes a data in a RTC Backup data Register 1
 80048ac:	4a08      	ldr	r2, [pc, #32]	@ (80048d0 <Sleep+0x74>)
 80048ae:	4b09      	ldr	r3, [pc, #36]	@ (80048d4 <Sleep+0x78>)
 80048b0:	2101      	movs	r1, #1
 80048b2:	0018      	movs	r0, r3
 80048b4:	f003 fe8e 	bl	80085d4 <HAL_RTCEx_BKUPWrite>
	HAL_PWR_DisableBkUpAccess();
 80048b8:	f002 fe06 	bl	80074c8 <HAL_PWR_DisableBkUpAccess>

	//restart into STOP mode
	NVIC_SystemReset();
 80048bc:	f7ff fb08 	bl	8003ed0 <__NVIC_SystemReset>
 80048c0:	20000320 	.word	0x20000320
 80048c4:	200003ec 	.word	0x200003ec
 80048c8:	200002e0 	.word	0x200002e0
 80048cc:	00001388 	.word	0x00001388
 80048d0:	0000dead 	.word	0x0000dead
 80048d4:	200003b8 	.word	0x200003b8

080048d8 <STM32_UpdateFETLEDs>:

/* LED Helper Functions
 * ===================== */

/* Update FET LEDs with most recent status */
void STM32_UpdateFETLEDs() {
 80048d8:	b580      	push	{r7, lr}
 80048da:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LED_CHG_PORT, LED_CHG_PIN, batt.Chg);
 80048dc:	4b09      	ldr	r3, [pc, #36]	@ (8004904 <STM32_UpdateFETLEDs+0x2c>)
 80048de:	227b      	movs	r2, #123	@ 0x7b
 80048e0:	5c9b      	ldrb	r3, [r3, r2]
 80048e2:	4809      	ldr	r0, [pc, #36]	@ (8004908 <STM32_UpdateFETLEDs+0x30>)
 80048e4:	001a      	movs	r2, r3
 80048e6:	2101      	movs	r1, #1
 80048e8:	f001 feb9 	bl	800665e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_DSG_PORT, LED_DSG_PIN, batt.Dsg);
 80048ec:	4b05      	ldr	r3, [pc, #20]	@ (8004904 <STM32_UpdateFETLEDs+0x2c>)
 80048ee:	227a      	movs	r2, #122	@ 0x7a
 80048f0:	5c9b      	ldrb	r3, [r3, r2]
 80048f2:	4805      	ldr	r0, [pc, #20]	@ (8004908 <STM32_UpdateFETLEDs+0x30>)
 80048f4:	001a      	movs	r2, r3
 80048f6:	2102      	movs	r1, #2
 80048f8:	f001 feb1 	bl	800665e <HAL_GPIO_WritePin>
}
 80048fc:	46c0      	nop			@ (mov r8, r8)
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	46c0      	nop			@ (mov r8, r8)
 8004904:	200003ec 	.word	0x200003ec
 8004908:	50000400 	.word	0x50000400

0800490c <STM32_ShouldStop>:
	HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_RESET);
	delayMS(&htim2, period_ms);
}

/* Check to see if the magic value was written into the persistent RTC registers on the last reboot. Return 1 if true, 0 if not. */
uint8_t STM32_ShouldStop() {
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
	if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR1) == 0xDEAD) {
 8004910:	4b0c      	ldr	r3, [pc, #48]	@ (8004944 <STM32_ShouldStop+0x38>)
 8004912:	2101      	movs	r1, #1
 8004914:	0018      	movs	r0, r3
 8004916:	f003 fe75 	bl	8008604 <HAL_RTCEx_BKUPRead>
 800491a:	0003      	movs	r3, r0
 800491c:	4a0a      	ldr	r2, [pc, #40]	@ (8004948 <STM32_ShouldStop+0x3c>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d10b      	bne.n	800493a <STM32_ShouldStop+0x2e>
		HAL_PWR_EnableBkUpAccess(); // Write Back Up Register 1 Data
 8004922:	f002 fdc3 	bl	80074ac <HAL_PWR_EnableBkUpAccess>
		HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x0000); // Writes a data in a RTC Backup data Register 1
 8004926:	4b07      	ldr	r3, [pc, #28]	@ (8004944 <STM32_ShouldStop+0x38>)
 8004928:	2200      	movs	r2, #0
 800492a:	2101      	movs	r1, #1
 800492c:	0018      	movs	r0, r3
 800492e:	f003 fe51 	bl	80085d4 <HAL_RTCEx_BKUPWrite>
		HAL_PWR_DisableBkUpAccess(); //Disable access
 8004932:	f002 fdc9 	bl	80074c8 <HAL_PWR_DisableBkUpAccess>
		return 1;
 8004936:	2301      	movs	r3, #1
 8004938:	e000      	b.n	800493c <STM32_ShouldStop+0x30>
	}

	return 0;
 800493a:	2300      	movs	r3, #0
}
 800493c:	0018      	movs	r0, r3
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	46c0      	nop			@ (mov r8, r8)
 8004944:	200003b8 	.word	0x200003b8
 8004948:	0000dead 	.word	0x0000dead

0800494c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800494c:	b580      	push	{r7, lr}
 800494e:	b088      	sub	sp, #32
 8004950:	af08      	add	r7, sp, #32

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8004952:	f001 f833 	bl	80059bc <HAL_Init>

	/* USER CODE BEGIN Init */
	if (!DEBUG) {
		STM32_CheckForWatchdogReset();
 8004956:	f7ff ff67 	bl	8004828 <STM32_CheckForWatchdogReset>
	}
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800495a:	f000 fa13 	bl	8004d84 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	MX_GPIO_Init();
 800495e:	f000 fc0b 	bl	8005178 <MX_GPIO_Init>
	MX_ADC_Init();
 8004962:	f000 fa81 	bl	8004e68 <MX_ADC_Init>
	MX_I2C1_Init();
 8004966:	f000 fae5 	bl	8004f34 <MX_I2C1_Init>
	MX_TIM2_Init();
 800496a:	f000 fb57 	bl	800501c <MX_TIM2_Init>
	MX_USART2_UART_Init();
 800496e:	f000 fba9 	bl	80050c4 <MX_USART2_UART_Init>
	SystemPower_Config();
 8004972:	f000 fb1f 	bl	8004fb4 <SystemPower_Config>
	MX_RTC_Init();
 8004976:	f000 fbd5 	bl	8005124 <MX_RTC_Init>
	HAL_TIM_Base_Start(&htim2);
 800497a:	4ba8      	ldr	r3, [pc, #672]	@ (8004c1c <main+0x2d0>)
 800497c:	0018      	movs	r0, r3
 800497e:	f003 fe97 	bl	80086b0 <HAL_TIM_Base_Start>
	if (DEBUG) {
		printf("stm32 init complete\r\n");
	}

	/*Check to see if the button is currently pressed*/
	if (STM32_Wake_Button_Pressed()) {
 8004982:	f7ff fe15 	bl	80045b0 <STM32_Wake_Button_Pressed>
 8004986:	1e03      	subs	r3, r0, #0
 8004988:	d002      	beq.n	8004990 <main+0x44>
		state.ButtonPressedDuringBoot = 1;
 800498a:	4ba5      	ldr	r3, [pc, #660]	@ (8004c20 <main+0x2d4>)
 800498c:	2201      	movs	r2, #1
 800498e:	725a      	strb	r2, [r3, #9]
	}

	/* Check to see if the STOP flag is set from prior reset. If so, initiate STOP*/
	if (STM32_ShouldStop()) {
 8004990:	f7ff ffbc 	bl	800490c <STM32_ShouldStop>
 8004994:	1e03      	subs	r3, r0, #0
 8004996:	d001      	beq.n	800499c <main+0x50>
		if (DEBUG) {
			printf("stm32 reset with intent to sleep, time to sleep...zzz\r\n");
		}
		STM32_Stop();
 8004998:	f7ff fe56 	bl	8004648 <STM32_Stop>
	}

	/* Initialize BQ State*/
	BQ769x2_ResetShutdownPin(&batt); // RST_SHUT pin set low just in case
 800499c:	4ba1      	ldr	r3, [pc, #644]	@ (8004c24 <main+0x2d8>)
 800499e:	0018      	movs	r0, r3
 80049a0:	f7fe ff06 	bl	80037b0 <BQ769x2_ResetShutdownPin>
	BQ769x2_InitState(&batt, &hi2c1, BQ_DEV_ADDR, BQ_CRC_MODE, &htim2,
 80049a4:	49a0      	ldr	r1, [pc, #640]	@ (8004c28 <main+0x2dc>)
 80049a6:	489f      	ldr	r0, [pc, #636]	@ (8004c24 <main+0x2d8>)
 80049a8:	2310      	movs	r3, #16
 80049aa:	9307      	str	r3, [sp, #28]
 80049ac:	4b9f      	ldr	r3, [pc, #636]	@ (8004c2c <main+0x2e0>)
 80049ae:	9306      	str	r3, [sp, #24]
 80049b0:	2308      	movs	r3, #8
 80049b2:	9305      	str	r3, [sp, #20]
 80049b4:	4b9d      	ldr	r3, [pc, #628]	@ (8004c2c <main+0x2e0>)
 80049b6:	9304      	str	r3, [sp, #16]
 80049b8:	2302      	movs	r3, #2
 80049ba:	9303      	str	r3, [sp, #12]
 80049bc:	23a0      	movs	r3, #160	@ 0xa0
 80049be:	05db      	lsls	r3, r3, #23
 80049c0:	9302      	str	r3, [sp, #8]
 80049c2:	4b9b      	ldr	r3, [pc, #620]	@ (8004c30 <main+0x2e4>)
 80049c4:	9301      	str	r3, [sp, #4]
 80049c6:	4b95      	ldr	r3, [pc, #596]	@ (8004c1c <main+0x2d0>)
 80049c8:	9300      	str	r3, [sp, #0]
 80049ca:	2301      	movs	r3, #1
 80049cc:	2210      	movs	r2, #16
 80049ce:	f7fd ff83 	bl	80028d8 <BQ769x2_InitState>
	ACTIVE_CELLS, RST_SHUT_PORT, RST_SHUT_PIN, CFETOFF_PORT, CFETOFF_PIN,
	DFETOFF_PORT, DFETOFF_PIN);

	delayMS(&htim2, 50); //Wait for everything to stabilize
 80049d2:	4b92      	ldr	r3, [pc, #584]	@ (8004c1c <main+0x2d0>)
 80049d4:	2132      	movs	r1, #50	@ 0x32
 80049d6:	0018      	movs	r0, r3
 80049d8:	f000 ff52 	bl	8005880 <delayMS>

	/* Init watchdog */
	if (WATCHDOG) {
		MX_IWDG_Init();
 80049dc:	f000 fafc 	bl	8004fd8 <MX_IWDG_Init>
	if (RESET_3V3) {
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
		BQ769x2_Reset(&batt); //Use this for several reasons - the main reason is to kill the 3.3V rail and power cycle the STM32, which may be necessary if the programmer puts it into a state where it won't sleep properly
	}

	UART_WaitForCommand(); //Start UART Receiving
 80049e0:	f7ff fb20 	bl	8004024 <UART_WaitForCommand>

	while (1) {

		/* USER CODE BEGIN 3 */
		BQ769x2_ForceDisableFETs(&batt); //disable FETs until we are getting communication from the BQ chip
 80049e4:	4b8f      	ldr	r3, [pc, #572]	@ (8004c24 <main+0x2d8>)
 80049e6:	0018      	movs	r0, r3
 80049e8:	f7fe fe6a 	bl	80036c0 <BQ769x2_ForceDisableFETs>
		BQ769x2_SoftWake(&batt); //wiggle RST_SHUT to do a partial reset of the BQ chip. Not sure if this is necessary but it doesn't seem to hurt.
 80049ec:	4b8d      	ldr	r3, [pc, #564]	@ (8004c24 <main+0x2d8>)
 80049ee:	0018      	movs	r0, r3
 80049f0:	f7fe ff93 	bl	800391a <BQ769x2_SoftWake>
			}
		}

		//Check for BQ state FULLACCESS, SEALED, or UNSEALED. Device must be connected and ACKing to get past this point.
		// This may take quite a few reads for the chip to wake up if it's the first time it's booting (I've seen 15 reads!)
		while (!BQ769x2_Ready(&batt)) {
 80049f4:	e01c      	b.n	8004a30 <main+0xe4>
			if (DEBUG) {
				printf("bq not ready\r\n");
			}
			delayUS(&htim2, 1000);
 80049f6:	23fa      	movs	r3, #250	@ 0xfa
 80049f8:	009a      	lsls	r2, r3, #2
 80049fa:	4b88      	ldr	r3, [pc, #544]	@ (8004c1c <main+0x2d0>)
 80049fc:	0011      	movs	r1, r2
 80049fe:	0018      	movs	r0, r3
 8004a00:	f000 ff29 	bl	8005856 <delayUS>
			if (state.RetryCount > RETRY_LIMIT) {
 8004a04:	4b86      	ldr	r3, [pc, #536]	@ (8004c20 <main+0x2d4>)
 8004a06:	88db      	ldrh	r3, [r3, #6]
 8004a08:	2b64      	cmp	r3, #100	@ 0x64
 8004a0a:	d90b      	bls.n	8004a24 <main+0xd8>
				HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8004a0c:	2380      	movs	r3, #128	@ 0x80
 8004a0e:	0099      	lsls	r1, r3, #2
 8004a10:	23a0      	movs	r3, #160	@ 0xa0
 8004a12:	05db      	lsls	r3, r3, #23
 8004a14:	2201      	movs	r2, #1
 8004a16:	0018      	movs	r0, r3
 8004a18:	f001 fe21 	bl	800665e <HAL_GPIO_WritePin>
				BQ769x2_Reset(&batt); //gotta reset the BQ and try again. This kills the 3V3 rail
 8004a1c:	4b81      	ldr	r3, [pc, #516]	@ (8004c24 <main+0x2d8>)
 8004a1e:	0018      	movs	r0, r3
 8004a20:	f7fe ff38 	bl	8003894 <BQ769x2_Reset>
			}
			state.RetryCount++;
 8004a24:	4b7e      	ldr	r3, [pc, #504]	@ (8004c20 <main+0x2d4>)
 8004a26:	88db      	ldrh	r3, [r3, #6]
 8004a28:	3301      	adds	r3, #1
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	4b7c      	ldr	r3, [pc, #496]	@ (8004c20 <main+0x2d4>)
 8004a2e:	80da      	strh	r2, [r3, #6]
		while (!BQ769x2_Ready(&batt)) {
 8004a30:	4b7c      	ldr	r3, [pc, #496]	@ (8004c24 <main+0x2d8>)
 8004a32:	0018      	movs	r0, r3
 8004a34:	f7fe ff54 	bl	80038e0 <BQ769x2_Ready>
 8004a38:	1e03      	subs	r3, r0, #0
 8004a3a:	d0dc      	beq.n	80049f6 <main+0xaa>
		};

		state.RetryCount = 0;
 8004a3c:	4b78      	ldr	r3, [pc, #480]	@ (8004c20 <main+0x2d4>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	80da      	strh	r2, [r3, #6]

		//Wake up the device if it isn't already awake
		while (!BQ769x2_Wake(&batt)) {
 8004a42:	e01c      	b.n	8004a7e <main+0x132>
			if (DEBUG) {
				printf("bq not awake\r\n");
			}
			delayUS(&htim2, 1000);
 8004a44:	23fa      	movs	r3, #250	@ 0xfa
 8004a46:	009a      	lsls	r2, r3, #2
 8004a48:	4b74      	ldr	r3, [pc, #464]	@ (8004c1c <main+0x2d0>)
 8004a4a:	0011      	movs	r1, r2
 8004a4c:	0018      	movs	r0, r3
 8004a4e:	f000 ff02 	bl	8005856 <delayUS>
			if (state.RetryCount > RETRY_LIMIT) {
 8004a52:	4b73      	ldr	r3, [pc, #460]	@ (8004c20 <main+0x2d4>)
 8004a54:	88db      	ldrh	r3, [r3, #6]
 8004a56:	2b64      	cmp	r3, #100	@ 0x64
 8004a58:	d90b      	bls.n	8004a72 <main+0x126>
				HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8004a5a:	2380      	movs	r3, #128	@ 0x80
 8004a5c:	0099      	lsls	r1, r3, #2
 8004a5e:	23a0      	movs	r3, #160	@ 0xa0
 8004a60:	05db      	lsls	r3, r3, #23
 8004a62:	2201      	movs	r2, #1
 8004a64:	0018      	movs	r0, r3
 8004a66:	f001 fdfa 	bl	800665e <HAL_GPIO_WritePin>
				BQ769x2_Reset(&batt); //gotta reset the BQ and try again. This kills the 3V3 rail
 8004a6a:	4b6e      	ldr	r3, [pc, #440]	@ (8004c24 <main+0x2d8>)
 8004a6c:	0018      	movs	r0, r3
 8004a6e:	f7fe ff11 	bl	8003894 <BQ769x2_Reset>
			}
			state.RetryCount++;
 8004a72:	4b6b      	ldr	r3, [pc, #428]	@ (8004c20 <main+0x2d4>)
 8004a74:	88db      	ldrh	r3, [r3, #6]
 8004a76:	3301      	adds	r3, #1
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	4b69      	ldr	r3, [pc, #420]	@ (8004c20 <main+0x2d4>)
 8004a7c:	80da      	strh	r2, [r3, #6]
		while (!BQ769x2_Wake(&batt)) {
 8004a7e:	4b69      	ldr	r3, [pc, #420]	@ (8004c24 <main+0x2d8>)
 8004a80:	0018      	movs	r0, r3
 8004a82:	f7fe fed3 	bl	800382c <BQ769x2_Wake>
 8004a86:	1e03      	subs	r3, r0, #0
 8004a88:	d0dc      	beq.n	8004a44 <main+0xf8>
		}

		state.RetryCount = 0;
 8004a8a:	4b65      	ldr	r3, [pc, #404]	@ (8004c20 <main+0x2d4>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	80da      	strh	r2, [r3, #6]

		//Initialize registers by calling BQ769x2_Init and then checking that the configuration was successful
		// BQ769x2 does a spot check of a register that should have been configured if BQ769x2_Init() was successful.
		while (!BQ769x2_Initialize(&batt)) {
 8004a90:	e015      	b.n	8004abe <main+0x172>
			if (DEBUG) {
				printf("bq not configured\r\n");
			}
			if (state.RetryCount > RETRY_LIMIT) {
 8004a92:	4b63      	ldr	r3, [pc, #396]	@ (8004c20 <main+0x2d4>)
 8004a94:	88db      	ldrh	r3, [r3, #6]
 8004a96:	2b64      	cmp	r3, #100	@ 0x64
 8004a98:	d90b      	bls.n	8004ab2 <main+0x166>
				HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8004a9a:	2380      	movs	r3, #128	@ 0x80
 8004a9c:	0099      	lsls	r1, r3, #2
 8004a9e:	23a0      	movs	r3, #160	@ 0xa0
 8004aa0:	05db      	lsls	r3, r3, #23
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	f001 fdda 	bl	800665e <HAL_GPIO_WritePin>
				BQ769x2_Reset(&batt); //gotta reset the BQ and try again. This kills the 3V3 rail
 8004aaa:	4b5e      	ldr	r3, [pc, #376]	@ (8004c24 <main+0x2d8>)
 8004aac:	0018      	movs	r0, r3
 8004aae:	f7fe fef1 	bl	8003894 <BQ769x2_Reset>
			}
			state.RetryCount++;
 8004ab2:	4b5b      	ldr	r3, [pc, #364]	@ (8004c20 <main+0x2d4>)
 8004ab4:	88db      	ldrh	r3, [r3, #6]
 8004ab6:	3301      	adds	r3, #1
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	4b59      	ldr	r3, [pc, #356]	@ (8004c20 <main+0x2d4>)
 8004abc:	80da      	strh	r2, [r3, #6]
		while (!BQ769x2_Initialize(&batt)) {
 8004abe:	4b59      	ldr	r3, [pc, #356]	@ (8004c24 <main+0x2d8>)
 8004ac0:	0018      	movs	r0, r3
 8004ac2:	f7fe fdd3 	bl	800366c <BQ769x2_Initialize>
 8004ac6:	1e03      	subs	r3, r0, #0
 8004ac8:	d0e3      	beq.n	8004a92 <main+0x146>
		}

		state.RetryCount = 0;
 8004aca:	4b55      	ldr	r3, [pc, #340]	@ (8004c20 <main+0x2d4>)
 8004acc:	2200      	movs	r2, #0
 8004ace:	80da      	strh	r2, [r3, #6]

		// get first ADC reading. Normal for this to take a few retries
		while (!BQ769x2_ReadBatteryData(&batt)) {
 8004ad0:	e01b      	b.n	8004b0a <main+0x1be>
			if (state.RetryCount > RETRY_LIMIT) {
 8004ad2:	4b53      	ldr	r3, [pc, #332]	@ (8004c20 <main+0x2d4>)
 8004ad4:	88db      	ldrh	r3, [r3, #6]
 8004ad6:	2b64      	cmp	r3, #100	@ 0x64
 8004ad8:	d90b      	bls.n	8004af2 <main+0x1a6>
				HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8004ada:	2380      	movs	r3, #128	@ 0x80
 8004adc:	0099      	lsls	r1, r3, #2
 8004ade:	23a0      	movs	r3, #160	@ 0xa0
 8004ae0:	05db      	lsls	r3, r3, #23
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	0018      	movs	r0, r3
 8004ae6:	f001 fdba 	bl	800665e <HAL_GPIO_WritePin>
				BQ769x2_Reset(&batt); //gotta reset the BQ and try again. This kills the 3V3 rail
 8004aea:	4b4e      	ldr	r3, [pc, #312]	@ (8004c24 <main+0x2d8>)
 8004aec:	0018      	movs	r0, r3
 8004aee:	f7fe fed1 	bl	8003894 <BQ769x2_Reset>
			}
			state.RetryCount++;
 8004af2:	4b4b      	ldr	r3, [pc, #300]	@ (8004c20 <main+0x2d4>)
 8004af4:	88db      	ldrh	r3, [r3, #6]
 8004af6:	3301      	adds	r3, #1
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	4b49      	ldr	r3, [pc, #292]	@ (8004c20 <main+0x2d4>)
 8004afc:	80da      	strh	r2, [r3, #6]
			delayUS(&htim2, 5000); //wait a bit for the ADC to finish measuring
 8004afe:	4a4d      	ldr	r2, [pc, #308]	@ (8004c34 <main+0x2e8>)
 8004b00:	4b46      	ldr	r3, [pc, #280]	@ (8004c1c <main+0x2d0>)
 8004b02:	0011      	movs	r1, r2
 8004b04:	0018      	movs	r0, r3
 8004b06:	f000 fea6 	bl	8005856 <delayUS>
		while (!BQ769x2_ReadBatteryData(&batt)) {
 8004b0a:	4b46      	ldr	r3, [pc, #280]	@ (8004c24 <main+0x2d8>)
 8004b0c:	0018      	movs	r0, r3
 8004b0e:	f7ff f8e3 	bl	8003cd8 <BQ769x2_ReadBatteryData>
 8004b12:	1e03      	subs	r3, r0, #0
 8004b14:	d0dd      	beq.n	8004ad2 <main+0x186>
		}

		state.RetryCount = 0;
 8004b16:	4b42      	ldr	r3, [pc, #264]	@ (8004c20 <main+0x2d4>)
 8004b18:	2200      	movs	r2, #0
 8004b1a:	80da      	strh	r2, [r3, #6]

		// check whether a charger >15V is connected and the button wasn't pressed during boot. If not, go back to sleep.
		if (!state.ButtonPressedDuringBoot && batt.Pack_Voltage < 15000) {
 8004b1c:	4b40      	ldr	r3, [pc, #256]	@ (8004c20 <main+0x2d4>)
 8004b1e:	7a5b      	ldrb	r3, [r3, #9]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d107      	bne.n	8004b34 <main+0x1e8>
 8004b24:	4b3f      	ldr	r3, [pc, #252]	@ (8004c24 <main+0x2d8>)
 8004b26:	2260      	movs	r2, #96	@ 0x60
 8004b28:	5a9b      	ldrh	r3, [r3, r2]
 8004b2a:	4a43      	ldr	r2, [pc, #268]	@ (8004c38 <main+0x2ec>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d801      	bhi.n	8004b34 <main+0x1e8>
			if (DEBUG) {
				printf(
						"stm32 going back to sleep because user didn't press button and charger isn't connected...zzz\r\n");
			}
			Sleep();
 8004b30:	f7ff fe94 	bl	800485c <Sleep>
				printf("\r\ncharger connected, time to allow FETs\r\n");
			}
		}

		//Enable FETs because the BQ chip is up and running
		BQ769x2_AllowFETs(&batt);
 8004b34:	4b3b      	ldr	r3, [pc, #236]	@ (8004c24 <main+0x2d8>)
 8004b36:	0018      	movs	r0, r3
 8004b38:	f7fe fddb 	bl	80036f2 <BQ769x2_AllowFETs>

		//Start UART interrupt
		UART_WaitForCommand();
 8004b3c:	f7ff fa72 	bl	8004024 <UART_WaitForCommand>

		while (1) {

			//detect button press and take action if needed
			STM32_HandleButton();
 8004b40:	f7ff fd10 	bl	8004564 <STM32_HandleButton>

			//Update FET registers and update LEDs
			BQ769x2_ReadFETStatus(&batt);
 8004b44:	4b37      	ldr	r3, [pc, #220]	@ (8004c24 <main+0x2d8>)
 8004b46:	0018      	movs	r0, r3
 8004b48:	f7fe fdf6 	bl	8003738 <BQ769x2_ReadFETStatus>
			if (LEDS) {
				STM32_UpdateFETLEDs();
 8004b4c:	f7ff fec4 	bl	80048d8 <STM32_UpdateFETLEDs>
			}

			//Handle sleep current and put battery to sleep if not much is going on
			STM32_HandleInactivity();
 8004b50:	f7ff fd3e 	bl	80045d0 <STM32_HandleInactivity>

			//Useful for logging
			BQ769x2_CalcMinMaxCellV(&batt);
 8004b54:	4b33      	ldr	r3, [pc, #204]	@ (8004c24 <main+0x2d8>)
 8004b56:	0018      	movs	r0, r3
 8004b58:	f7ff f910 	bl	8003d7c <BQ769x2_CalcMinMaxCellV>

			//Needed for battery status message 2
			BQ769x2_CalcMinMaxCellT(&batt);
 8004b5c:	4b31      	ldr	r3, [pc, #196]	@ (8004c24 <main+0x2d8>)
 8004b5e:	0018      	movs	r0, r3
 8004b60:	f7ff f960 	bl	8003e24 <BQ769x2_CalcMinMaxCellT>

			//Print battery status over RS485 for debug
			BQ769x2_ReadBatteryStatus(&batt);
 8004b64:	4b2f      	ldr	r3, [pc, #188]	@ (8004c24 <main+0x2d8>)
 8004b66:	0018      	movs	r0, r3
 8004b68:	f7fe ff3e 	bl	80039e8 <BQ769x2_ReadBatteryStatus>
			if (DEBUG) {
				BQ769x2_PrintStatus(&batt);
			}

			//Get the latest data from the BQ chip
			if (BQ769x2_ReadBatteryData(&batt)) {
 8004b6c:	4b2d      	ldr	r3, [pc, #180]	@ (8004c24 <main+0x2d8>)
 8004b6e:	0018      	movs	r0, r3
 8004b70:	f7ff f8b2 	bl	8003cd8 <BQ769x2_ReadBatteryData>
 8004b74:	1e03      	subs	r3, r0, #0
 8004b76:	d003      	beq.n	8004b80 <main+0x234>
				state.RetryCount = 0;
 8004b78:	4b29      	ldr	r3, [pc, #164]	@ (8004c20 <main+0x2d4>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	80da      	strh	r2, [r3, #6]
 8004b7e:	e005      	b.n	8004b8c <main+0x240>
			} else {
				state.RetryCount++;
 8004b80:	4b27      	ldr	r3, [pc, #156]	@ (8004c20 <main+0x2d4>)
 8004b82:	88db      	ldrh	r3, [r3, #6]
 8004b84:	3301      	adds	r3, #1
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	4b25      	ldr	r3, [pc, #148]	@ (8004c20 <main+0x2d4>)
 8004b8a:	80da      	strh	r2, [r3, #6]
			}

			//Check for faults and trigger the LED if so
			if (BQ769x2_ReadSafetyStatus(&batt)) {
 8004b8c:	4b25      	ldr	r3, [pc, #148]	@ (8004c24 <main+0x2d8>)
 8004b8e:	0018      	movs	r0, r3
 8004b90:	f7fe ff46 	bl	8003a20 <BQ769x2_ReadSafetyStatus>
 8004b94:	1e03      	subs	r3, r0, #0
 8004b96:	d003      	beq.n	8004ba0 <main+0x254>
				state.RetryCount = 0;
 8004b98:	4b21      	ldr	r3, [pc, #132]	@ (8004c20 <main+0x2d4>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	80da      	strh	r2, [r3, #6]
 8004b9e:	e005      	b.n	8004bac <main+0x260>
			} else {
				state.RetryCount++;
 8004ba0:	4b1f      	ldr	r3, [pc, #124]	@ (8004c20 <main+0x2d4>)
 8004ba2:	88db      	ldrh	r3, [r3, #6]
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	b29a      	uxth	r2, r3
 8004ba8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c20 <main+0x2d4>)
 8004baa:	80da      	strh	r2, [r3, #6]
			};

			//Set Fault LED
			if (LEDS && (batt.ProtectionsTriggered & 1)) {
 8004bac:	4b1d      	ldr	r3, [pc, #116]	@ (8004c24 <main+0x2d8>)
 8004bae:	2278      	movs	r2, #120	@ 0x78
 8004bb0:	5c9b      	ldrb	r3, [r3, r2]
 8004bb2:	001a      	movs	r2, r3
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	d008      	beq.n	8004bcc <main+0x280>
				HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_SET);
 8004bba:	2380      	movs	r3, #128	@ 0x80
 8004bbc:	0059      	lsls	r1, r3, #1
 8004bbe:	23a0      	movs	r3, #160	@ 0xa0
 8004bc0:	05db      	lsls	r3, r3, #23
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	0018      	movs	r0, r3
 8004bc6:	f001 fd4a 	bl	800665e <HAL_GPIO_WritePin>
 8004bca:	e007      	b.n	8004bdc <main+0x290>
			} else {
				HAL_GPIO_WritePin(LED_BF_PORT, LED_BF_PIN, GPIO_PIN_RESET);
 8004bcc:	2380      	movs	r3, #128	@ 0x80
 8004bce:	0059      	lsls	r1, r3, #1
 8004bd0:	23a0      	movs	r3, #160	@ 0xa0
 8004bd2:	05db      	lsls	r3, r3, #23
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	0018      	movs	r0, r3
 8004bd8:	f001 fd41 	bl	800665e <HAL_GPIO_WritePin>
			}

			//If there are too many failures, reset the BQ chip
			if (state.RetryCount > RETRY_LIMIT) {
 8004bdc:	4b10      	ldr	r3, [pc, #64]	@ (8004c20 <main+0x2d4>)
 8004bde:	88db      	ldrh	r3, [r3, #6]
 8004be0:	2b64      	cmp	r3, #100	@ 0x64
 8004be2:	d910      	bls.n	8004c06 <main+0x2ba>
				HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 8004be4:	2380      	movs	r3, #128	@ 0x80
 8004be6:	0099      	lsls	r1, r3, #2
 8004be8:	23a0      	movs	r3, #160	@ 0xa0
 8004bea:	05db      	lsls	r3, r3, #23
 8004bec:	2201      	movs	r2, #1
 8004bee:	0018      	movs	r0, r3
 8004bf0:	f001 fd35 	bl	800665e <HAL_GPIO_WritePin>
				if (!BQ769x2_Reset(&batt)) {
 8004bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8004c24 <main+0x2d8>)
 8004bf6:	0018      	movs	r0, r3
 8004bf8:	f7fe fe4c 	bl	8003894 <BQ769x2_Reset>
 8004bfc:	1e03      	subs	r3, r0, #0
 8004bfe:	d10a      	bne.n	8004c16 <main+0x2ca>
					Error_Handler(); //If we end up here, something is truly messed up
 8004c00:	f000 fbce 	bl	80053a0 <Error_Handler>
					//gotta reset the BQ and try again. This kills the 3V3 rail
				}
				break;
 8004c04:	e007      	b.n	8004c16 <main+0x2ca>
			}

			STM32_PetWatchdog();
 8004c06:	f7ff fc9d 	bl	8004544 <STM32_PetWatchdog>
			delayMS(&htim2, 10);  // repeat loop every 20 ms
 8004c0a:	4b04      	ldr	r3, [pc, #16]	@ (8004c1c <main+0x2d0>)
 8004c0c:	210a      	movs	r1, #10
 8004c0e:	0018      	movs	r0, r3
 8004c10:	f000 fe36 	bl	8005880 <delayMS>
			STM32_HandleButton();
 8004c14:	e794      	b.n	8004b40 <main+0x1f4>
				break;
 8004c16:	46c0      	nop			@ (mov r8, r8)
		BQ769x2_ForceDisableFETs(&batt); //disable FETs until we are getting communication from the BQ chip
 8004c18:	e6e4      	b.n	80049e4 <main+0x98>
 8004c1a:	46c0      	nop			@ (mov r8, r8)
 8004c1c:	200002e0 	.word	0x200002e0
 8004c20:	200003e0 	.word	0x200003e0
 8004c24:	200003ec 	.word	0x200003ec
 8004c28:	2000028c 	.word	0x2000028c
 8004c2c:	50000400 	.word	0x50000400
 8004c30:	0000aaff 	.word	0x0000aaff
 8004c34:	00001388 	.word	0x00001388
 8004c38:	00003a97 	.word	0x00003a97

08004c3c <__io_putchar>:
		}
	}
	/* USER CODE END 3 */
}

PUTCHAR_PROTOTYPE {
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET); // Receive Off
 8004c44:	23a0      	movs	r3, #160	@ 0xa0
 8004c46:	05db      	lsls	r3, r3, #23
 8004c48:	2201      	movs	r2, #1
 8004c4a:	2180      	movs	r1, #128	@ 0x80
 8004c4c:	0018      	movs	r0, r3
 8004c4e:	f001 fd06 	bl	800665e <HAL_GPIO_WritePin>
	delayUS(&htim2, 20);
 8004c52:	4b1a      	ldr	r3, [pc, #104]	@ (8004cbc <__io_putchar+0x80>)
 8004c54:	2114      	movs	r1, #20
 8004c56:	0018      	movs	r0, r3
 8004c58:	f000 fdfd 	bl	8005856 <delayUS>
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_SET); // Transmit On
 8004c5c:	23a0      	movs	r3, #160	@ 0xa0
 8004c5e:	05db      	lsls	r3, r3, #23
 8004c60:	2201      	movs	r2, #1
 8004c62:	2140      	movs	r1, #64	@ 0x40
 8004c64:	0018      	movs	r0, r3
 8004c66:	f001 fcfa 	bl	800665e <HAL_GPIO_WritePin>
	delayUS(&htim2, 20);
 8004c6a:	4b14      	ldr	r3, [pc, #80]	@ (8004cbc <__io_putchar+0x80>)
 8004c6c:	2114      	movs	r1, #20
 8004c6e:	0018      	movs	r0, r3
 8004c70:	f000 fdf1 	bl	8005856 <delayUS>
	HAL_UART_Transmit(&huart2, (uint8_t*) &ch, 1, 0xFFFF);
 8004c74:	4b12      	ldr	r3, [pc, #72]	@ (8004cc0 <__io_putchar+0x84>)
 8004c76:	1d39      	adds	r1, r7, #4
 8004c78:	4812      	ldr	r0, [pc, #72]	@ (8004cc4 <__io_putchar+0x88>)
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f003 ffee 	bl	8008c5c <HAL_UART_Transmit>
	HAL_GPIO_WritePin(UART_TX_EN_PORT, UART_TX_EN_PIN, GPIO_PIN_RESET); //Transmit off
 8004c80:	23a0      	movs	r3, #160	@ 0xa0
 8004c82:	05db      	lsls	r3, r3, #23
 8004c84:	2200      	movs	r2, #0
 8004c86:	2140      	movs	r1, #64	@ 0x40
 8004c88:	0018      	movs	r0, r3
 8004c8a:	f001 fce8 	bl	800665e <HAL_GPIO_WritePin>
	delayUS(&htim2, 20);
 8004c8e:	4b0b      	ldr	r3, [pc, #44]	@ (8004cbc <__io_putchar+0x80>)
 8004c90:	2114      	movs	r1, #20
 8004c92:	0018      	movs	r0, r3
 8004c94:	f000 fddf 	bl	8005856 <delayUS>
	HAL_GPIO_WritePin(UART_RX_EN_PORT, UART_RX_EN_PIN, GPIO_PIN_SET); // Receive still off
 8004c98:	23a0      	movs	r3, #160	@ 0xa0
 8004c9a:	05db      	lsls	r3, r3, #23
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	2180      	movs	r1, #128	@ 0x80
 8004ca0:	0018      	movs	r0, r3
 8004ca2:	f001 fcdc 	bl	800665e <HAL_GPIO_WritePin>
	delayUS(&htim2, 20);
 8004ca6:	4b05      	ldr	r3, [pc, #20]	@ (8004cbc <__io_putchar+0x80>)
 8004ca8:	2114      	movs	r1, #20
 8004caa:	0018      	movs	r0, r3
 8004cac:	f000 fdd3 	bl	8005856 <delayUS>

	return ch;
 8004cb0:	687b      	ldr	r3, [r7, #4]
}
 8004cb2:	0018      	movs	r0, r3
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	b002      	add	sp, #8
 8004cb8:	bd80      	pop	{r7, pc}
 8004cba:	46c0      	nop			@ (mov r8, r8)
 8004cbc:	200002e0 	.word	0x200002e0
 8004cc0:	0000ffff 	.word	0x0000ffff
 8004cc4:	20000320 	.word	0x20000320

08004cc8 <EXTI0_1_IRQHandler_Config>:
/**
 * @brief  Configures EXTI Port A PIN 0 as an interrupt
 * @param  None
 * @retval None
 */
static void EXTI0_1_IRQHandler_Config(void) {
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable GPIOC clock */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8004cce:	4b14      	ldr	r3, [pc, #80]	@ (8004d20 <EXTI0_1_IRQHandler_Config+0x58>)
 8004cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cd2:	4b13      	ldr	r3, [pc, #76]	@ (8004d20 <EXTI0_1_IRQHandler_Config+0x58>)
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	430a      	orrs	r2, r1
 8004cd8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004cda:	4b11      	ldr	r3, [pc, #68]	@ (8004d20 <EXTI0_1_IRQHandler_Config+0x58>)
 8004cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cde:	2201      	movs	r2, #1
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	603b      	str	r3, [r7, #0]
 8004ce4:	683b      	ldr	r3, [r7, #0]

	/* Configure PC.13 pin as input floating */
	GPIO_InitStructure.Mode = GPIO_MODE_IT_FALLING;
 8004ce6:	1d3b      	adds	r3, r7, #4
 8004ce8:	2284      	movs	r2, #132	@ 0x84
 8004cea:	0392      	lsls	r2, r2, #14
 8004cec:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_PULLUP;
 8004cee:	1d3b      	adds	r3, r7, #4
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	609a      	str	r2, [r3, #8]
	GPIO_InitStructure.Pin = GPIO_PIN_0;
 8004cf4:	1d3b      	adds	r3, r7, #4
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8004cfa:	1d3a      	adds	r2, r7, #4
 8004cfc:	23a0      	movs	r3, #160	@ 0xa0
 8004cfe:	05db      	lsls	r3, r3, #23
 8004d00:	0011      	movs	r1, r2
 8004d02:	0018      	movs	r0, r3
 8004d04:	f001 fa3e 	bl	8006184 <HAL_GPIO_Init>

	/* Enable and set EXTI lines 4 to 15 Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(EXTI0_1_IRQn, 2, 0);
 8004d08:	2200      	movs	r2, #0
 8004d0a:	2102      	movs	r1, #2
 8004d0c:	2005      	movs	r0, #5
 8004d0e:	f001 f96f 	bl	8005ff0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8004d12:	2005      	movs	r0, #5
 8004d14:	f001 f981 	bl	800601a <HAL_NVIC_EnableIRQ>
}
 8004d18:	46c0      	nop			@ (mov r8, r8)
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	b006      	add	sp, #24
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	40021000 	.word	0x40021000

08004d24 <EXTI2_3_IRQHandler_Config>:
/**
 * @brief  Configures EXTI Port B Pin 5 as an interrupt
 * @param  None
 * @retval None
 */
static void EXTI2_3_IRQHandler_Config(void) {
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b086      	sub	sp, #24
 8004d28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable GPIOC clock */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004d2a:	4b14      	ldr	r3, [pc, #80]	@ (8004d7c <EXTI2_3_IRQHandler_Config+0x58>)
 8004d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d2e:	4b13      	ldr	r3, [pc, #76]	@ (8004d7c <EXTI2_3_IRQHandler_Config+0x58>)
 8004d30:	2102      	movs	r1, #2
 8004d32:	430a      	orrs	r2, r1
 8004d34:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004d36:	4b11      	ldr	r3, [pc, #68]	@ (8004d7c <EXTI2_3_IRQHandler_Config+0x58>)
 8004d38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d3a:	2202      	movs	r2, #2
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	603b      	str	r3, [r7, #0]
 8004d40:	683b      	ldr	r3, [r7, #0]

	/* Configure PC.13 pin as input floating */
	GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 8004d42:	1d3b      	adds	r3, r7, #4
 8004d44:	2288      	movs	r2, #136	@ 0x88
 8004d46:	0352      	lsls	r2, r2, #13
 8004d48:	605a      	str	r2, [r3, #4]
	GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 8004d4a:	1d3b      	adds	r3, r7, #4
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	609a      	str	r2, [r3, #8]
	GPIO_InitStructure.Pin = GPIO_PIN_5;
 8004d50:	1d3b      	adds	r3, r7, #4
 8004d52:	2220      	movs	r2, #32
 8004d54:	601a      	str	r2, [r3, #0]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8004d56:	1d3b      	adds	r3, r7, #4
 8004d58:	4a09      	ldr	r2, [pc, #36]	@ (8004d80 <EXTI2_3_IRQHandler_Config+0x5c>)
 8004d5a:	0019      	movs	r1, r3
 8004d5c:	0010      	movs	r0, r2
 8004d5e:	f001 fa11 	bl	8006184 <HAL_GPIO_Init>

	/* Enable and set EXTI lines 4 to 15 Interrupt to the lowest priority */
	HAL_NVIC_SetPriority(EXTI2_3_IRQn, 2, 0);
 8004d62:	2200      	movs	r2, #0
 8004d64:	2102      	movs	r1, #2
 8004d66:	2006      	movs	r0, #6
 8004d68:	f001 f942 	bl	8005ff0 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004d6c:	2006      	movs	r0, #6
 8004d6e:	f001 f954 	bl	800601a <HAL_NVIC_EnableIRQ>
}
 8004d72:	46c0      	nop			@ (mov r8, r8)
 8004d74:	46bd      	mov	sp, r7
 8004d76:	b006      	add	sp, #24
 8004d78:	bd80      	pop	{r7, pc}
 8004d7a:	46c0      	nop			@ (mov r8, r8)
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	50000400 	.word	0x50000400

08004d84 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004d84:	b590      	push	{r4, r7, lr}
 8004d86:	b099      	sub	sp, #100	@ 0x64
 8004d88:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004d8a:	242c      	movs	r4, #44	@ 0x2c
 8004d8c:	193b      	adds	r3, r7, r4
 8004d8e:	0018      	movs	r0, r3
 8004d90:	2334      	movs	r3, #52	@ 0x34
 8004d92:	001a      	movs	r2, r3
 8004d94:	2100      	movs	r1, #0
 8004d96:	f006 f819 	bl	800adcc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004d9a:	2318      	movs	r3, #24
 8004d9c:	18fb      	adds	r3, r7, r3
 8004d9e:	0018      	movs	r0, r3
 8004da0:	2314      	movs	r3, #20
 8004da2:	001a      	movs	r2, r3
 8004da4:	2100      	movs	r1, #0
 8004da6:	f006 f811 	bl	800adcc <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8004daa:	003b      	movs	r3, r7
 8004dac:	0018      	movs	r0, r3
 8004dae:	2318      	movs	r3, #24
 8004db0:	001a      	movs	r2, r3
 8004db2:	2100      	movs	r1, #0
 8004db4:	f006 f80a 	bl	800adcc <memset>

	/** Configure the main internal regulator output voltage
	 */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004db8:	4b29      	ldr	r3, [pc, #164]	@ (8004e60 <SystemClock_Config+0xdc>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a29      	ldr	r2, [pc, #164]	@ (8004e64 <SystemClock_Config+0xe0>)
 8004dbe:	401a      	ands	r2, r3
 8004dc0:	4b27      	ldr	r3, [pc, #156]	@ (8004e60 <SystemClock_Config+0xdc>)
 8004dc2:	2180      	movs	r1, #128	@ 0x80
 8004dc4:	0109      	lsls	r1, r1, #4
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	601a      	str	r2, [r3, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI
 8004dca:	0021      	movs	r1, r4
 8004dcc:	187b      	adds	r3, r7, r1
 8004dce:	220a      	movs	r2, #10
 8004dd0:	601a      	str	r2, [r3, #0]
			| RCC_OSCILLATORTYPE_LSI;
	;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004dd2:	187b      	adds	r3, r7, r1
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004dd8:	187b      	adds	r3, r7, r1
 8004dda:	2210      	movs	r2, #16
 8004ddc:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004dde:	187b      	adds	r3, r7, r1
 8004de0:	2201      	movs	r2, #1
 8004de2:	615a      	str	r2, [r3, #20]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8004de4:	187b      	adds	r3, r7, r1
 8004de6:	2200      	movs	r2, #0
 8004de8:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004dea:	187b      	adds	r3, r7, r1
 8004dec:	0018      	movs	r0, r3
 8004dee:	f002 fbf3 	bl	80075d8 <HAL_RCC_OscConfig>
 8004df2:	1e03      	subs	r3, r0, #0
 8004df4:	d001      	beq.n	8004dfa <SystemClock_Config+0x76>
		Error_Handler();
 8004df6:	f000 fad3 	bl	80053a0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004dfa:	2118      	movs	r1, #24
 8004dfc:	187b      	adds	r3, r7, r1
 8004dfe:	220f      	movs	r2, #15
 8004e00:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8004e02:	187b      	adds	r3, r7, r1
 8004e04:	2201      	movs	r2, #1
 8004e06:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e08:	187b      	adds	r3, r7, r1
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004e0e:	187b      	adds	r3, r7, r1
 8004e10:	2200      	movs	r2, #0
 8004e12:	60da      	str	r2, [r3, #12]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004e14:	187b      	adds	r3, r7, r1
 8004e16:	2200      	movs	r2, #0
 8004e18:	611a      	str	r2, [r3, #16]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8004e1a:	187b      	adds	r3, r7, r1
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	0018      	movs	r0, r3
 8004e20:	f002 ff56 	bl	8007cd0 <HAL_RCC_ClockConfig>
 8004e24:	1e03      	subs	r3, r0, #0
 8004e26:	d001      	beq.n	8004e2c <SystemClock_Config+0xa8>
		Error_Handler();
 8004e28:	f000 faba 	bl	80053a0 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8004e2c:	003b      	movs	r3, r7
 8004e2e:	222a      	movs	r2, #42	@ 0x2a
 8004e30:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_RTC;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_HSI;
 8004e32:	003b      	movs	r3, r7
 8004e34:	2208      	movs	r2, #8
 8004e36:	609a      	str	r2, [r3, #8]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8004e38:	003b      	movs	r3, r7
 8004e3a:	2280      	movs	r2, #128	@ 0x80
 8004e3c:	0192      	lsls	r2, r2, #6
 8004e3e:	611a      	str	r2, [r3, #16]
	PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004e40:	003b      	movs	r3, r7
 8004e42:	2280      	movs	r2, #128	@ 0x80
 8004e44:	0292      	lsls	r2, r2, #10
 8004e46:	605a      	str	r2, [r3, #4]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8004e48:	003b      	movs	r3, r7
 8004e4a:	0018      	movs	r0, r3
 8004e4c:	f003 f964 	bl	8008118 <HAL_RCCEx_PeriphCLKConfig>
 8004e50:	1e03      	subs	r3, r0, #0
 8004e52:	d001      	beq.n	8004e58 <SystemClock_Config+0xd4>
		Error_Handler();
 8004e54:	f000 faa4 	bl	80053a0 <Error_Handler>
	}
}
 8004e58:	46c0      	nop			@ (mov r8, r8)
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	b019      	add	sp, #100	@ 0x64
 8004e5e:	bd90      	pop	{r4, r7, pc}
 8004e60:	40007000 	.word	0x40007000
 8004e64:	ffffe7ff 	.word	0xffffe7ff

08004e68 <MX_ADC_Init>:
/**
 * @brief ADC Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC_Init(void) {
 8004e68:	b580      	push	{r7, lr}
 8004e6a:	b082      	sub	sp, #8
 8004e6c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC_Init 0 */

	/* USER CODE END ADC_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8004e6e:	003b      	movs	r3, r7
 8004e70:	0018      	movs	r0, r3
 8004e72:	2308      	movs	r3, #8
 8004e74:	001a      	movs	r2, r3
 8004e76:	2100      	movs	r1, #0
 8004e78:	f005 ffa8 	bl	800adcc <memset>

	/* USER CODE END ADC_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc.Instance = ADC1;
 8004e7c:	4b2a      	ldr	r3, [pc, #168]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004e7e:	4a2b      	ldr	r2, [pc, #172]	@ (8004f2c <MX_ADC_Init+0xc4>)
 8004e80:	601a      	str	r2, [r3, #0]
	hadc.Init.OversamplingMode = DISABLE;
 8004e82:	4b29      	ldr	r3, [pc, #164]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8004e88:	4b27      	ldr	r3, [pc, #156]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004e8a:	22c0      	movs	r2, #192	@ 0xc0
 8004e8c:	0612      	lsls	r2, r2, #24
 8004e8e:	605a      	str	r2, [r3, #4]
	hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8004e90:	4b25      	ldr	r3, [pc, #148]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004e92:	2200      	movs	r2, #0
 8004e94:	609a      	str	r2, [r3, #8]
	hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8004e96:	4b24      	ldr	r3, [pc, #144]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	639a      	str	r2, [r3, #56]	@ 0x38
	hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8004e9c:	4b22      	ldr	r3, [pc, #136]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	611a      	str	r2, [r3, #16]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004ea2:	4b21      	ldr	r3, [pc, #132]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	60da      	str	r2, [r3, #12]
	hadc.Init.ContinuousConvMode = DISABLE;
 8004ea8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004eaa:	2220      	movs	r2, #32
 8004eac:	2100      	movs	r1, #0
 8004eae:	5499      	strb	r1, [r3, r2]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8004eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004eb2:	2221      	movs	r2, #33	@ 0x21
 8004eb4:	2100      	movs	r1, #0
 8004eb6:	5499      	strb	r1, [r3, r2]
	hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004eb8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004ec0:	22c2      	movs	r2, #194	@ 0xc2
 8004ec2:	32ff      	adds	r2, #255	@ 0xff
 8004ec4:	625a      	str	r2, [r3, #36]	@ 0x24
	hadc.Init.DMAContinuousRequests = DISABLE;
 8004ec6:	4b18      	ldr	r3, [pc, #96]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004ec8:	222c      	movs	r2, #44	@ 0x2c
 8004eca:	2100      	movs	r1, #0
 8004ecc:	5499      	strb	r1, [r3, r2]
	hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ece:	4b16      	ldr	r3, [pc, #88]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004ed0:	2204      	movs	r2, #4
 8004ed2:	615a      	str	r2, [r3, #20]
	hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004ed4:	4b14      	ldr	r3, [pc, #80]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc.Init.LowPowerAutoWait = DISABLE;
 8004eda:	4b13      	ldr	r3, [pc, #76]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004edc:	2200      	movs	r2, #0
 8004ede:	619a      	str	r2, [r3, #24]
	hadc.Init.LowPowerFrequencyMode = DISABLE;
 8004ee0:	4b11      	ldr	r3, [pc, #68]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	635a      	str	r2, [r3, #52]	@ 0x34
	hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8004ee6:	4b10      	ldr	r3, [pc, #64]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	61da      	str	r2, [r3, #28]
	if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8004eec:	4b0e      	ldr	r3, [pc, #56]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004eee:	0018      	movs	r0, r3
 8004ef0:	f000 fdd4 	bl	8005a9c <HAL_ADC_Init>
 8004ef4:	1e03      	subs	r3, r0, #0
 8004ef6:	d001      	beq.n	8004efc <MX_ADC_Init+0x94>
		Error_Handler();
 8004ef8:	f000 fa52 	bl	80053a0 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel to be converted.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 8004efc:	003b      	movs	r3, r7
 8004efe:	4a0c      	ldr	r2, [pc, #48]	@ (8004f30 <MX_ADC_Init+0xc8>)
 8004f00:	601a      	str	r2, [r3, #0]
	sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8004f02:	003b      	movs	r3, r7
 8004f04:	2280      	movs	r2, #128	@ 0x80
 8004f06:	0152      	lsls	r2, r2, #5
 8004f08:	605a      	str	r2, [r3, #4]
	if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK) {
 8004f0a:	003a      	movs	r2, r7
 8004f0c:	4b06      	ldr	r3, [pc, #24]	@ (8004f28 <MX_ADC_Init+0xc0>)
 8004f0e:	0011      	movs	r1, r2
 8004f10:	0018      	movs	r0, r3
 8004f12:	f000 ff37 	bl	8005d84 <HAL_ADC_ConfigChannel>
 8004f16:	1e03      	subs	r3, r0, #0
 8004f18:	d001      	beq.n	8004f1e <MX_ADC_Init+0xb6>
		Error_Handler();
 8004f1a:	f000 fa41 	bl	80053a0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC_Init 2 */

	/* USER CODE END ADC_Init 2 */

}
 8004f1e:	46c0      	nop			@ (mov r8, r8)
 8004f20:	46bd      	mov	sp, r7
 8004f22:	b002      	add	sp, #8
 8004f24:	bd80      	pop	{r7, pc}
 8004f26:	46c0      	nop			@ (mov r8, r8)
 8004f28:	20000230 	.word	0x20000230
 8004f2c:	40012400 	.word	0x40012400
 8004f30:	14000020 	.word	0x14000020

08004f34 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8004f34:	b580      	push	{r7, lr}
 8004f36:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8004f38:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8004fac <MX_I2C1_Init+0x78>)
 8004f3c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x00300617;
 8004f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f40:	4a1b      	ldr	r2, [pc, #108]	@ (8004fb0 <MX_I2C1_Init+0x7c>)
 8004f42:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 8004f44:	4b18      	ldr	r3, [pc, #96]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004f4a:	4b17      	ldr	r3, [pc, #92]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004f50:	4b15      	ldr	r3, [pc, #84]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 8004f56:	4b14      	ldr	r3, [pc, #80]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004f5c:	4b12      	ldr	r3, [pc, #72]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f5e:	2200      	movs	r2, #0
 8004f60:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004f62:	4b11      	ldr	r3, [pc, #68]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f64:	2200      	movs	r2, #0
 8004f66:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004f68:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8004f6e:	4b0e      	ldr	r3, [pc, #56]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f70:	0018      	movs	r0, r3
 8004f72:	f001 fbb7 	bl	80066e4 <HAL_I2C_Init>
 8004f76:	1e03      	subs	r3, r0, #0
 8004f78:	d001      	beq.n	8004f7e <MX_I2C1_Init+0x4a>
		Error_Handler();
 8004f7a:	f000 fa11 	bl	80053a0 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 8004f7e:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f80:	2100      	movs	r1, #0
 8004f82:	0018      	movs	r0, r3
 8004f84:	f002 f998 	bl	80072b8 <HAL_I2CEx_ConfigAnalogFilter>
 8004f88:	1e03      	subs	r3, r0, #0
 8004f8a:	d001      	beq.n	8004f90 <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8004f8c:	f000 fa08 	bl	80053a0 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 8004f90:	4b05      	ldr	r3, [pc, #20]	@ (8004fa8 <MX_I2C1_Init+0x74>)
 8004f92:	2100      	movs	r1, #0
 8004f94:	0018      	movs	r0, r3
 8004f96:	f002 f9db 	bl	8007350 <HAL_I2CEx_ConfigDigitalFilter>
 8004f9a:	1e03      	subs	r3, r0, #0
 8004f9c:	d001      	beq.n	8004fa2 <MX_I2C1_Init+0x6e>
		Error_Handler();
 8004f9e:	f000 f9ff 	bl	80053a0 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8004fa2:	46c0      	nop			@ (mov r8, r8)
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	2000028c 	.word	0x2000028c
 8004fac:	40005400 	.word	0x40005400
 8004fb0:	00300617 	.word	0x00300617

08004fb4 <SystemPower_Config>:
 *            + No IWDG
 *            + Wakeup using EXTI Line (Key Button PC.13)
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void) {
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	af00      	add	r7, sp, #0
	//GPIO_InitTypeDef GPIO_InitStructure;

	/* Enable Ultra low power mode */
	HAL_PWREx_EnableUltraLowPower();
 8004fb8:	f002 fb00 	bl	80075bc <HAL_PWREx_EnableUltraLowPower>

	/* Enable the fast wake up from Ultra low power mode */
	HAL_PWREx_EnableFastWakeUp();
 8004fbc:	f002 faf0 	bl	80075a0 <HAL_PWREx_EnableFastWakeUp>

	/* Select HSI as system clock source after Wake Up from Stop mode */
	__HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_HSI); //probably not necessary given reset upon resume from STOP
 8004fc0:	4b04      	ldr	r3, [pc, #16]	@ (8004fd4 <SystemPower_Config+0x20>)
 8004fc2:	68da      	ldr	r2, [r3, #12]
 8004fc4:	4b03      	ldr	r3, [pc, #12]	@ (8004fd4 <SystemPower_Config+0x20>)
 8004fc6:	2180      	movs	r1, #128	@ 0x80
 8004fc8:	0209      	lsls	r1, r1, #8
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	60da      	str	r2, [r3, #12]
}
 8004fce:	46c0      	nop			@ (mov r8, r8)
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}
 8004fd4:	40021000 	.word	0x40021000

08004fd8 <MX_IWDG_Init>:
/**
 * @brief IWDG Initialization Function
 * @param None
 * @retval None
 */
static void MX_IWDG_Init(void) {
 8004fd8:	b580      	push	{r7, lr}
 8004fda:	af00      	add	r7, sp, #0
	/* USER CODE END IWDG_Init 0 */

	/* USER CODE BEGIN IWDG_Init 1 */

	/* USER CODE END IWDG_Init 1 */
	hiwdg.Instance = IWDG;
 8004fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800500c <MX_IWDG_Init+0x34>)
 8004fde:	4a0c      	ldr	r2, [pc, #48]	@ (8005010 <MX_IWDG_Init+0x38>)
 8004fe0:	601a      	str	r2, [r3, #0]
	hiwdg.Init.Prescaler = IWDG_PRESCALER_16;
 8004fe2:	4b0a      	ldr	r3, [pc, #40]	@ (800500c <MX_IWDG_Init+0x34>)
 8004fe4:	2202      	movs	r2, #2
 8004fe6:	605a      	str	r2, [r3, #4]
	hiwdg.Init.Window = 0xFFF;
 8004fe8:	4b08      	ldr	r3, [pc, #32]	@ (800500c <MX_IWDG_Init+0x34>)
 8004fea:	4a0a      	ldr	r2, [pc, #40]	@ (8005014 <MX_IWDG_Init+0x3c>)
 8004fec:	60da      	str	r2, [r3, #12]
	hiwdg.Init.Reload = 2300; //around 1 second with prescaler 16
 8004fee:	4b07      	ldr	r3, [pc, #28]	@ (800500c <MX_IWDG_Init+0x34>)
 8004ff0:	4a09      	ldr	r2, [pc, #36]	@ (8005018 <MX_IWDG_Init+0x40>)
 8004ff2:	609a      	str	r2, [r3, #8]
	if (HAL_IWDG_Init(&hiwdg) != HAL_OK) {
 8004ff4:	4b05      	ldr	r3, [pc, #20]	@ (800500c <MX_IWDG_Init+0x34>)
 8004ff6:	0018      	movs	r0, r3
 8004ff8:	f002 f9f6 	bl	80073e8 <HAL_IWDG_Init>
 8004ffc:	1e03      	subs	r3, r0, #0
 8004ffe:	d001      	beq.n	8005004 <MX_IWDG_Init+0x2c>
		Error_Handler();
 8005000:	f000 f9ce 	bl	80053a0 <Error_Handler>
	}
	/* USER CODE BEGIN IWDG_Init 2 */

	/* USER CODE END IWDG_Init 2 */

}
 8005004:	46c0      	nop			@ (mov r8, r8)
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
 800500a:	46c0      	nop			@ (mov r8, r8)
 800500c:	200003a8 	.word	0x200003a8
 8005010:	40003000 	.word	0x40003000
 8005014:	00000fff 	.word	0x00000fff
 8005018:	000008fc 	.word	0x000008fc

0800501c <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8005022:	2308      	movs	r3, #8
 8005024:	18fb      	adds	r3, r7, r3
 8005026:	0018      	movs	r0, r3
 8005028:	2310      	movs	r3, #16
 800502a:	001a      	movs	r2, r3
 800502c:	2100      	movs	r1, #0
 800502e:	f005 fecd 	bl	800adcc <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8005032:	003b      	movs	r3, r7
 8005034:	0018      	movs	r0, r3
 8005036:	2308      	movs	r3, #8
 8005038:	001a      	movs	r2, r3
 800503a:	2100      	movs	r1, #0
 800503c:	f005 fec6 	bl	800adcc <memset>

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8005040:	4b1e      	ldr	r3, [pc, #120]	@ (80050bc <MX_TIM2_Init+0xa0>)
 8005042:	2280      	movs	r2, #128	@ 0x80
 8005044:	05d2      	lsls	r2, r2, #23
 8005046:	601a      	str	r2, [r3, #0]
	//htim2.Init.Prescaler = 31; for 32Mhz
	htim2.Init.Prescaler = 14; //for 16MHz
 8005048:	4b1c      	ldr	r3, [pc, #112]	@ (80050bc <MX_TIM2_Init+0xa0>)
 800504a:	220e      	movs	r2, #14
 800504c:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800504e:	4b1b      	ldr	r3, [pc, #108]	@ (80050bc <MX_TIM2_Init+0xa0>)
 8005050:	2200      	movs	r2, #0
 8005052:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535;
 8005054:	4b19      	ldr	r3, [pc, #100]	@ (80050bc <MX_TIM2_Init+0xa0>)
 8005056:	4a1a      	ldr	r2, [pc, #104]	@ (80050c0 <MX_TIM2_Init+0xa4>)
 8005058:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800505a:	4b18      	ldr	r3, [pc, #96]	@ (80050bc <MX_TIM2_Init+0xa0>)
 800505c:	2200      	movs	r2, #0
 800505e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005060:	4b16      	ldr	r3, [pc, #88]	@ (80050bc <MX_TIM2_Init+0xa0>)
 8005062:	2200      	movs	r2, #0
 8005064:	615a      	str	r2, [r3, #20]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8005066:	4b15      	ldr	r3, [pc, #84]	@ (80050bc <MX_TIM2_Init+0xa0>)
 8005068:	0018      	movs	r0, r3
 800506a:	f003 fae1 	bl	8008630 <HAL_TIM_Base_Init>
 800506e:	1e03      	subs	r3, r0, #0
 8005070:	d001      	beq.n	8005076 <MX_TIM2_Init+0x5a>
		Error_Handler();
 8005072:	f000 f995 	bl	80053a0 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005076:	2108      	movs	r1, #8
 8005078:	187b      	adds	r3, r7, r1
 800507a:	2280      	movs	r2, #128	@ 0x80
 800507c:	0152      	lsls	r2, r2, #5
 800507e:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8005080:	187a      	adds	r2, r7, r1
 8005082:	4b0e      	ldr	r3, [pc, #56]	@ (80050bc <MX_TIM2_Init+0xa0>)
 8005084:	0011      	movs	r1, r2
 8005086:	0018      	movs	r0, r3
 8005088:	f003 fb4e 	bl	8008728 <HAL_TIM_ConfigClockSource>
 800508c:	1e03      	subs	r3, r0, #0
 800508e:	d001      	beq.n	8005094 <MX_TIM2_Init+0x78>
		Error_Handler();
 8005090:	f000 f986 	bl	80053a0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005094:	003b      	movs	r3, r7
 8005096:	2200      	movs	r2, #0
 8005098:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800509a:	003b      	movs	r3, r7
 800509c:	2200      	movs	r2, #0
 800509e:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80050a0:	003a      	movs	r2, r7
 80050a2:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <MX_TIM2_Init+0xa0>)
 80050a4:	0011      	movs	r1, r2
 80050a6:	0018      	movs	r0, r3
 80050a8:	f003 fcf6 	bl	8008a98 <HAL_TIMEx_MasterConfigSynchronization>
 80050ac:	1e03      	subs	r3, r0, #0
 80050ae:	d001      	beq.n	80050b4 <MX_TIM2_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 80050b0:	f000 f976 	bl	80053a0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80050b4:	46c0      	nop			@ (mov r8, r8)
 80050b6:	46bd      	mov	sp, r7
 80050b8:	b006      	add	sp, #24
 80050ba:	bd80      	pop	{r7, pc}
 80050bc:	200002e0 	.word	0x200002e0
 80050c0:	0000ffff 	.word	0x0000ffff

080050c4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80050c4:	b580      	push	{r7, lr}
 80050c6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80050c8:	4b14      	ldr	r3, [pc, #80]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050ca:	4a15      	ldr	r2, [pc, #84]	@ (8005120 <MX_USART2_UART_Init+0x5c>)
 80050cc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80050ce:	4b13      	ldr	r3, [pc, #76]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050d0:	22e1      	movs	r2, #225	@ 0xe1
 80050d2:	0252      	lsls	r2, r2, #9
 80050d4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80050d6:	4b11      	ldr	r3, [pc, #68]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050d8:	2200      	movs	r2, #0
 80050da:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80050dc:	4b0f      	ldr	r3, [pc, #60]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050de:	2200      	movs	r2, #0
 80050e0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80050e2:	4b0e      	ldr	r3, [pc, #56]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050e4:	2200      	movs	r2, #0
 80050e6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80050e8:	4b0c      	ldr	r3, [pc, #48]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050ea:	220c      	movs	r2, #12
 80050ec:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80050ee:	4b0b      	ldr	r3, [pc, #44]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050f0:	2200      	movs	r2, #0
 80050f2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80050f4:	4b09      	ldr	r3, [pc, #36]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050f6:	2200      	movs	r2, #0
 80050f8:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80050fa:	4b08      	ldr	r3, [pc, #32]	@ (800511c <MX_USART2_UART_Init+0x58>)
 80050fc:	2200      	movs	r2, #0
 80050fe:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005100:	4b06      	ldr	r3, [pc, #24]	@ (800511c <MX_USART2_UART_Init+0x58>)
 8005102:	2200      	movs	r2, #0
 8005104:	625a      	str	r2, [r3, #36]	@ 0x24

	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8005106:	4b05      	ldr	r3, [pc, #20]	@ (800511c <MX_USART2_UART_Init+0x58>)
 8005108:	0018      	movs	r0, r3
 800510a:	f003 fd15 	bl	8008b38 <HAL_UART_Init>
 800510e:	1e03      	subs	r3, r0, #0
 8005110:	d001      	beq.n	8005116 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8005112:	f000 f945 	bl	80053a0 <Error_Handler>
	}

}
 8005116:	46c0      	nop			@ (mov r8, r8)
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	20000320 	.word	0x20000320
 8005120:	40004400 	.word	0x40004400

08005124 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8005128:	4b11      	ldr	r3, [pc, #68]	@ (8005170 <MX_RTC_Init+0x4c>)
 800512a:	4a12      	ldr	r2, [pc, #72]	@ (8005174 <MX_RTC_Init+0x50>)
 800512c:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800512e:	4b10      	ldr	r3, [pc, #64]	@ (8005170 <MX_RTC_Init+0x4c>)
 8005130:	2200      	movs	r2, #0
 8005132:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8005134:	4b0e      	ldr	r3, [pc, #56]	@ (8005170 <MX_RTC_Init+0x4c>)
 8005136:	227f      	movs	r2, #127	@ 0x7f
 8005138:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 800513a:	4b0d      	ldr	r3, [pc, #52]	@ (8005170 <MX_RTC_Init+0x4c>)
 800513c:	22ff      	movs	r2, #255	@ 0xff
 800513e:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005140:	4b0b      	ldr	r3, [pc, #44]	@ (8005170 <MX_RTC_Init+0x4c>)
 8005142:	2200      	movs	r2, #0
 8005144:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8005146:	4b0a      	ldr	r3, [pc, #40]	@ (8005170 <MX_RTC_Init+0x4c>)
 8005148:	2200      	movs	r2, #0
 800514a:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800514c:	4b08      	ldr	r3, [pc, #32]	@ (8005170 <MX_RTC_Init+0x4c>)
 800514e:	2200      	movs	r2, #0
 8005150:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005152:	4b07      	ldr	r3, [pc, #28]	@ (8005170 <MX_RTC_Init+0x4c>)
 8005154:	2200      	movs	r2, #0
 8005156:	61da      	str	r2, [r3, #28]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8005158:	4b05      	ldr	r3, [pc, #20]	@ (8005170 <MX_RTC_Init+0x4c>)
 800515a:	0018      	movs	r0, r3
 800515c:	f003 f908 	bl	8008370 <HAL_RTC_Init>
 8005160:	1e03      	subs	r3, r0, #0
 8005162:	d001      	beq.n	8005168 <MX_RTC_Init+0x44>
		Error_Handler();
 8005164:	f000 f91c 	bl	80053a0 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8005168:	46c0      	nop			@ (mov r8, r8)
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	46c0      	nop			@ (mov r8, r8)
 8005170:	200003b8 	.word	0x200003b8
 8005174:	40002800 	.word	0x40002800

08005178 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8005178:	b590      	push	{r4, r7, lr}
 800517a:	b089      	sub	sp, #36	@ 0x24
 800517c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800517e:	240c      	movs	r4, #12
 8005180:	193b      	adds	r3, r7, r4
 8005182:	0018      	movs	r0, r3
 8005184:	2314      	movs	r3, #20
 8005186:	001a      	movs	r2, r3
 8005188:	2100      	movs	r1, #0
 800518a:	f005 fe1f 	bl	800adcc <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800518e:	4b3d      	ldr	r3, [pc, #244]	@ (8005284 <MX_GPIO_Init+0x10c>)
 8005190:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005192:	4b3c      	ldr	r3, [pc, #240]	@ (8005284 <MX_GPIO_Init+0x10c>)
 8005194:	2104      	movs	r1, #4
 8005196:	430a      	orrs	r2, r1
 8005198:	62da      	str	r2, [r3, #44]	@ 0x2c
 800519a:	4b3a      	ldr	r3, [pc, #232]	@ (8005284 <MX_GPIO_Init+0x10c>)
 800519c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519e:	2204      	movs	r2, #4
 80051a0:	4013      	ands	r3, r2
 80051a2:	60bb      	str	r3, [r7, #8]
 80051a4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80051a6:	4b37      	ldr	r3, [pc, #220]	@ (8005284 <MX_GPIO_Init+0x10c>)
 80051a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051aa:	4b36      	ldr	r3, [pc, #216]	@ (8005284 <MX_GPIO_Init+0x10c>)
 80051ac:	2101      	movs	r1, #1
 80051ae:	430a      	orrs	r2, r1
 80051b0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80051b2:	4b34      	ldr	r3, [pc, #208]	@ (8005284 <MX_GPIO_Init+0x10c>)
 80051b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051b6:	2201      	movs	r2, #1
 80051b8:	4013      	ands	r3, r2
 80051ba:	607b      	str	r3, [r7, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80051be:	4b31      	ldr	r3, [pc, #196]	@ (8005284 <MX_GPIO_Init+0x10c>)
 80051c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051c2:	4b30      	ldr	r3, [pc, #192]	@ (8005284 <MX_GPIO_Init+0x10c>)
 80051c4:	2102      	movs	r1, #2
 80051c6:	430a      	orrs	r2, r1
 80051c8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80051ca:	4b2e      	ldr	r3, [pc, #184]	@ (8005284 <MX_GPIO_Init+0x10c>)
 80051cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ce:	2202      	movs	r2, #2
 80051d0:	4013      	ands	r3, r2
 80051d2:	603b      	str	r3, [r7, #0]
 80051d4:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 80051d6:	492c      	ldr	r1, [pc, #176]	@ (8005288 <MX_GPIO_Init+0x110>)
 80051d8:	23a0      	movs	r3, #160	@ 0xa0
 80051da:	05db      	lsls	r3, r3, #23
 80051dc:	2200      	movs	r2, #0
 80051de:	0018      	movs	r0, r3
 80051e0:	f001 fa3d 	bl	800665e <HAL_GPIO_WritePin>
	GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 80051e4:	4b29      	ldr	r3, [pc, #164]	@ (800528c <MX_GPIO_Init+0x114>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	211b      	movs	r1, #27
 80051ea:	0018      	movs	r0, r3
 80051ec:	f001 fa37 	bl	800665e <HAL_GPIO_WritePin>
	GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_RESET);

	/*Configure GPIO pins : PA1 PA8 PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8
 80051f0:	193b      	adds	r3, r7, r4
 80051f2:	4a25      	ldr	r2, [pc, #148]	@ (8005288 <MX_GPIO_Init+0x110>)
 80051f4:	601a      	str	r2, [r3, #0]
			| GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80051f6:	193b      	adds	r3, r7, r4
 80051f8:	2201      	movs	r2, #1
 80051fa:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051fc:	193b      	adds	r3, r7, r4
 80051fe:	2200      	movs	r2, #0
 8005200:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005202:	193b      	adds	r3, r7, r4
 8005204:	2200      	movs	r2, #0
 8005206:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005208:	193a      	adds	r2, r7, r4
 800520a:	23a0      	movs	r3, #160	@ 0xa0
 800520c:	05db      	lsls	r3, r3, #23
 800520e:	0011      	movs	r1, r2
 8005210:	0018      	movs	r0, r3
 8005212:	f000 ffb7 	bl	8006184 <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB1 PB3 PB4 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_3 | GPIO_PIN_4;
 8005216:	193b      	adds	r3, r7, r4
 8005218:	221b      	movs	r2, #27
 800521a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800521c:	193b      	adds	r3, r7, r4
 800521e:	2201      	movs	r2, #1
 8005220:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005222:	193b      	adds	r3, r7, r4
 8005224:	2200      	movs	r2, #0
 8005226:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005228:	193b      	adds	r3, r7, r4
 800522a:	2200      	movs	r2, #0
 800522c:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800522e:	193b      	adds	r3, r7, r4
 8005230:	4a16      	ldr	r2, [pc, #88]	@ (800528c <MX_GPIO_Init+0x114>)
 8005232:	0019      	movs	r1, r3
 8005234:	0010      	movs	r0, r2
 8005236:	f000 ffa5 	bl	8006184 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 800523a:	193b      	adds	r3, r7, r4
 800523c:	2220      	movs	r2, #32
 800523e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005240:	193b      	adds	r3, r7, r4
 8005242:	2200      	movs	r2, #0
 8005244:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005246:	193b      	adds	r3, r7, r4
 8005248:	2200      	movs	r2, #0
 800524a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800524c:	193b      	adds	r3, r7, r4
 800524e:	4a0f      	ldr	r2, [pc, #60]	@ (800528c <MX_GPIO_Init+0x114>)
 8005250:	0019      	movs	r1, r3
 8005252:	0010      	movs	r0, r2
 8005254:	f000 ff96 	bl	8006184 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005258:	0021      	movs	r1, r4
 800525a:	187b      	adds	r3, r7, r1
 800525c:	2201      	movs	r2, #1
 800525e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005260:	187b      	adds	r3, r7, r1
 8005262:	2200      	movs	r2, #0
 8005264:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005266:	187b      	adds	r3, r7, r1
 8005268:	2201      	movs	r2, #1
 800526a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800526c:	187a      	adds	r2, r7, r1
 800526e:	23a0      	movs	r3, #160	@ 0xa0
 8005270:	05db      	lsls	r3, r3, #23
 8005272:	0011      	movs	r1, r2
 8005274:	0018      	movs	r0, r3
 8005276:	f000 ff85 	bl	8006184 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800527a:	46c0      	nop			@ (mov r8, r8)
 800527c:	46bd      	mov	sp, r7
 800527e:	b009      	add	sp, #36	@ 0x24
 8005280:	bd90      	pop	{r4, r7, pc}
 8005282:	46c0      	nop			@ (mov r8, r8)
 8005284:	40021000 	.word	0x40021000
 8005288:	000003c2 	.word	0x000003c2
 800528c:	50000400 	.word	0x50000400

08005290 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

//receive commands, all of which should be 8 bytes long
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	000a      	movs	r2, r1
 800529a:	1cbb      	adds	r3, r7, #2
 800529c:	801a      	strh	r2, [r3, #0]
	if (!UartBusy) {
 800529e:	4b12      	ldr	r3, [pc, #72]	@ (80052e8 <HAL_UARTEx_RxEventCallback+0x58>)
 80052a0:	781b      	ldrb	r3, [r3, #0]
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d11a      	bne.n	80052de <HAL_UARTEx_RxEventCallback+0x4e>
		UartBusy = SET;
 80052a8:	4b0f      	ldr	r3, [pc, #60]	@ (80052e8 <HAL_UARTEx_RxEventCallback+0x58>)
 80052aa:	2201      	movs	r2, #1
 80052ac:	701a      	strb	r2, [r3, #0]
		CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE); //prevent interrupt from pre-empting responding and re-initialization
 80052ae:	4b0f      	ldr	r3, [pc, #60]	@ (80052ec <HAL_UARTEx_RxEventCallback+0x5c>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	4b0d      	ldr	r3, [pc, #52]	@ (80052ec <HAL_UARTEx_RxEventCallback+0x5c>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2120      	movs	r1, #32
 80052ba:	438a      	bics	r2, r1
 80052bc:	601a      	str	r2, [r3, #0]
		if (Size == 8) {
 80052be:	1cbb      	adds	r3, r7, #2
 80052c0:	881b      	ldrh	r3, [r3, #0]
 80052c2:	2b08      	cmp	r3, #8
 80052c4:	d104      	bne.n	80052d0 <HAL_UARTEx_RxEventCallback+0x40>
			UART_Respond(UART_RxData, 8);
 80052c6:	4b0a      	ldr	r3, [pc, #40]	@ (80052f0 <HAL_UARTEx_RxEventCallback+0x60>)
 80052c8:	2108      	movs	r1, #8
 80052ca:	0018      	movs	r0, r3
 80052cc:	f7ff f852 	bl	8004374 <UART_Respond>
		}

		UartBusy = RESET;
 80052d0:	4b05      	ldr	r3, [pc, #20]	@ (80052e8 <HAL_UARTEx_RxEventCallback+0x58>)
 80052d2:	2200      	movs	r2, #0
 80052d4:	701a      	strb	r2, [r3, #0]
		THVD2410_Receive();
 80052d6:	f7fe fe91 	bl	8003ffc <THVD2410_Receive>
		UART_WaitForCommand();
 80052da:	f7fe fea3 	bl	8004024 <UART_WaitForCommand>
	}
}
 80052de:	46c0      	nop			@ (mov r8, r8)
 80052e0:	46bd      	mov	sp, r7
 80052e2:	b002      	add	sp, #8
 80052e4:	bd80      	pop	{r7, pc}
 80052e6:	46c0      	nop			@ (mov r8, r8)
 80052e8:	200003dc 	.word	0x200003dc
 80052ec:	20000320 	.word	0x20000320
 80052f0:	20000474 	.word	0x20000474

080052f4 <HAL_UART_ErrorCallback>:

/* Function handle UART errors. Tries to clear the error bit. If the error isn't one of these, then we reset the UART */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 80052f4:	b580      	push	{r7, lr}
 80052f6:	b082      	sub	sp, #8
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
	CLEAR_BIT(huart2.Instance->CR1, USART_CR1_RXNEIE); //disable interrupt
 80052fc:	4b26      	ldr	r3, [pc, #152]	@ (8005398 <HAL_UART_ErrorCallback+0xa4>)
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	4b25      	ldr	r3, [pc, #148]	@ (8005398 <HAL_UART_ErrorCallback+0xa4>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	2120      	movs	r1, #32
 8005308:	438a      	bics	r2, r1
 800530a:	601a      	str	r2, [r3, #0]

	if (huart->ErrorCode & HAL_UART_ERROR_FE) {
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2284      	movs	r2, #132	@ 0x84
 8005310:	589b      	ldr	r3, [r3, r2]
 8005312:	2204      	movs	r2, #4
 8005314:	4013      	ands	r3, r2
 8005316:	d003      	beq.n	8005320 <HAL_UART_ErrorCallback+0x2c>
		// frame error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_FEF);
 8005318:	4b1f      	ldr	r3, [pc, #124]	@ (8005398 <HAL_UART_ErrorCallback+0xa4>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2202      	movs	r2, #2
 800531e:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2284      	movs	r2, #132	@ 0x84
 8005324:	589b      	ldr	r3, [r3, r2]
 8005326:	2208      	movs	r2, #8
 8005328:	4013      	ands	r3, r2
 800532a:	d003      	beq.n	8005334 <HAL_UART_ErrorCallback+0x40>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_OREF);
 800532c:	4b1a      	ldr	r3, [pc, #104]	@ (8005398 <HAL_UART_ErrorCallback+0xa4>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2208      	movs	r2, #8
 8005332:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_NE) {
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	2284      	movs	r2, #132	@ 0x84
 8005338:	589b      	ldr	r3, [r3, r2]
 800533a:	2202      	movs	r2, #2
 800533c:	4013      	ands	r3, r2
 800533e:	d003      	beq.n	8005348 <HAL_UART_ErrorCallback+0x54>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_NEF);
 8005340:	4b15      	ldr	r3, [pc, #84]	@ (8005398 <HAL_UART_ErrorCallback+0xa4>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2204      	movs	r2, #4
 8005346:	621a      	str	r2, [r3, #32]
	}
	if (huart->ErrorCode & HAL_UART_ERROR_PE) {
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2284      	movs	r2, #132	@ 0x84
 800534c:	589b      	ldr	r3, [r3, r2]
 800534e:	2201      	movs	r2, #1
 8005350:	4013      	ands	r3, r2
 8005352:	d003      	beq.n	800535c <HAL_UART_ErrorCallback+0x68>
		// overrun error
		__HAL_UART_CLEAR_FLAG(&huart2, UART_CLEAR_PEF);
 8005354:	4b10      	ldr	r3, [pc, #64]	@ (8005398 <HAL_UART_ErrorCallback+0xa4>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2201      	movs	r2, #1
 800535a:	621a      	str	r2, [r3, #32]
	}

	// if there are any remaining error codes, reset the UART peripheral
	if (!huart->ErrorCode) {
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2284      	movs	r2, #132	@ 0x84
 8005360:	589b      	ldr	r3, [r3, r2]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10f      	bne.n	8005386 <HAL_UART_ErrorCallback+0x92>
		//fully re-initialize uart. Slower, but we might need to recover from a new error
		if (HAL_UART_DeInit(&huart2) != HAL_OK) {
 8005366:	4b0c      	ldr	r3, [pc, #48]	@ (8005398 <HAL_UART_ErrorCallback+0xa4>)
 8005368:	0018      	movs	r0, r3
 800536a:	f003 fc39 	bl	8008be0 <HAL_UART_DeInit>
 800536e:	1e03      	subs	r3, r0, #0
 8005370:	d001      	beq.n	8005376 <HAL_UART_ErrorCallback+0x82>
			Error_Handler();
 8005372:	f000 f815 	bl	80053a0 <Error_Handler>
		}
		if (HAL_UART_Init(&huart2) != HAL_OK) {
 8005376:	4b08      	ldr	r3, [pc, #32]	@ (8005398 <HAL_UART_ErrorCallback+0xa4>)
 8005378:	0018      	movs	r0, r3
 800537a:	f003 fbdd 	bl	8008b38 <HAL_UART_Init>
 800537e:	1e03      	subs	r3, r0, #0
 8005380:	d001      	beq.n	8005386 <HAL_UART_ErrorCallback+0x92>
			Error_Handler();
 8005382:	f000 f80d 	bl	80053a0 <Error_Handler>

		}
	}

	UartBusy = RESET;
 8005386:	4b05      	ldr	r3, [pc, #20]	@ (800539c <HAL_UART_ErrorCallback+0xa8>)
 8005388:	2200      	movs	r2, #0
 800538a:	701a      	strb	r2, [r3, #0]
	UART_WaitForCommand();
 800538c:	f7fe fe4a 	bl	8004024 <UART_WaitForCommand>
}
 8005390:	46c0      	nop			@ (mov r8, r8)
 8005392:	46bd      	mov	sp, r7
 8005394:	b002      	add	sp, #8
 8005396:	bd80      	pop	{r7, pc}
 8005398:	20000320 	.word	0x20000320
 800539c:	200003dc 	.word	0x200003dc

080053a0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80053a0:	b580      	push	{r7, lr}
 80053a2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	if (LEDS) {
		HAL_GPIO_WritePin(LED_SF_PORT, LED_SF_PIN, GPIO_PIN_SET);
 80053a4:	2380      	movs	r3, #128	@ 0x80
 80053a6:	0099      	lsls	r1, r3, #2
 80053a8:	23a0      	movs	r3, #160	@ 0xa0
 80053aa:	05db      	lsls	r3, r3, #23
 80053ac:	2201      	movs	r2, #1
 80053ae:	0018      	movs	r0, r3
 80053b0:	f001 f955 	bl	800665e <HAL_GPIO_WritePin>
  __ASM volatile ("cpsid i" : : : "memory");
 80053b4:	b672      	cpsid	i
}
 80053b6:	46c0      	nop			@ (mov r8, r8)
	if (DEBUG) {
		STM32_BlinkForever(2000); //watchdog should be disabled in DEBUG mode, so this is OK.
	}

	//reset and hope things go better the next time around
	delayMS(&htim2, 1000); //wait a second
 80053b8:	23fa      	movs	r3, #250	@ 0xfa
 80053ba:	009a      	lsls	r2, r3, #2
 80053bc:	4b03      	ldr	r3, [pc, #12]	@ (80053cc <Error_Handler+0x2c>)
 80053be:	0011      	movs	r1, r2
 80053c0:	0018      	movs	r0, r3
 80053c2:	f000 fa5d 	bl	8005880 <delayMS>
	while (1)
 80053c6:	46c0      	nop			@ (mov r8, r8)
 80053c8:	e7fd      	b.n	80053c6 <Error_Handler+0x26>
 80053ca:	46c0      	nop			@ (mov r8, r8)
 80053cc:	200002e0 	.word	0x200002e0

080053d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053d4:	4b07      	ldr	r3, [pc, #28]	@ (80053f4 <HAL_MspInit+0x24>)
 80053d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053d8:	4b06      	ldr	r3, [pc, #24]	@ (80053f4 <HAL_MspInit+0x24>)
 80053da:	2101      	movs	r1, #1
 80053dc:	430a      	orrs	r2, r1
 80053de:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80053e0:	4b04      	ldr	r3, [pc, #16]	@ (80053f4 <HAL_MspInit+0x24>)
 80053e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053e4:	4b03      	ldr	r3, [pc, #12]	@ (80053f4 <HAL_MspInit+0x24>)
 80053e6:	2180      	movs	r1, #128	@ 0x80
 80053e8:	0549      	lsls	r1, r1, #21
 80053ea:	430a      	orrs	r2, r1
 80053ec:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80053ee:	46c0      	nop			@ (mov r8, r8)
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	40021000 	.word	0x40021000

080053f8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80053f8:	b590      	push	{r4, r7, lr}
 80053fa:	b089      	sub	sp, #36	@ 0x24
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005400:	240c      	movs	r4, #12
 8005402:	193b      	adds	r3, r7, r4
 8005404:	0018      	movs	r0, r3
 8005406:	2314      	movs	r3, #20
 8005408:	001a      	movs	r2, r3
 800540a:	2100      	movs	r1, #0
 800540c:	f005 fcde 	bl	800adcc <memset>
  if(hadc->Instance==ADC1)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4a14      	ldr	r2, [pc, #80]	@ (8005468 <HAL_ADC_MspInit+0x70>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d122      	bne.n	8005460 <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800541a:	4b14      	ldr	r3, [pc, #80]	@ (800546c <HAL_ADC_MspInit+0x74>)
 800541c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800541e:	4b13      	ldr	r3, [pc, #76]	@ (800546c <HAL_ADC_MspInit+0x74>)
 8005420:	2180      	movs	r1, #128	@ 0x80
 8005422:	0089      	lsls	r1, r1, #2
 8005424:	430a      	orrs	r2, r1
 8005426:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005428:	4b10      	ldr	r3, [pc, #64]	@ (800546c <HAL_ADC_MspInit+0x74>)
 800542a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800542c:	4b0f      	ldr	r3, [pc, #60]	@ (800546c <HAL_ADC_MspInit+0x74>)
 800542e:	2101      	movs	r1, #1
 8005430:	430a      	orrs	r2, r1
 8005432:	62da      	str	r2, [r3, #44]	@ 0x2c
 8005434:	4b0d      	ldr	r3, [pc, #52]	@ (800546c <HAL_ADC_MspInit+0x74>)
 8005436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005438:	2201      	movs	r2, #1
 800543a:	4013      	ands	r3, r2
 800543c:	60bb      	str	r3, [r7, #8]
 800543e:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8005440:	193b      	adds	r3, r7, r4
 8005442:	2220      	movs	r2, #32
 8005444:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005446:	193b      	adds	r3, r7, r4
 8005448:	2203      	movs	r2, #3
 800544a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800544c:	193b      	adds	r3, r7, r4
 800544e:	2200      	movs	r2, #0
 8005450:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005452:	193a      	adds	r2, r7, r4
 8005454:	23a0      	movs	r3, #160	@ 0xa0
 8005456:	05db      	lsls	r3, r3, #23
 8005458:	0011      	movs	r1, r2
 800545a:	0018      	movs	r0, r3
 800545c:	f000 fe92 	bl	8006184 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005460:	46c0      	nop			@ (mov r8, r8)
 8005462:	46bd      	mov	sp, r7
 8005464:	b009      	add	sp, #36	@ 0x24
 8005466:	bd90      	pop	{r4, r7, pc}
 8005468:	40012400 	.word	0x40012400
 800546c:	40021000 	.word	0x40021000

08005470 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005470:	b590      	push	{r4, r7, lr}
 8005472:	b089      	sub	sp, #36	@ 0x24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005478:	240c      	movs	r4, #12
 800547a:	193b      	adds	r3, r7, r4
 800547c:	0018      	movs	r0, r3
 800547e:	2314      	movs	r3, #20
 8005480:	001a      	movs	r2, r3
 8005482:	2100      	movs	r1, #0
 8005484:	f005 fca2 	bl	800adcc <memset>
  if(hi2c->Instance==I2C1)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a17      	ldr	r2, [pc, #92]	@ (80054ec <HAL_I2C_MspInit+0x7c>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d128      	bne.n	80054e4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005492:	4b17      	ldr	r3, [pc, #92]	@ (80054f0 <HAL_I2C_MspInit+0x80>)
 8005494:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005496:	4b16      	ldr	r3, [pc, #88]	@ (80054f0 <HAL_I2C_MspInit+0x80>)
 8005498:	2102      	movs	r1, #2
 800549a:	430a      	orrs	r2, r1
 800549c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800549e:	4b14      	ldr	r3, [pc, #80]	@ (80054f0 <HAL_I2C_MspInit+0x80>)
 80054a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a2:	2202      	movs	r2, #2
 80054a4:	4013      	ands	r3, r2
 80054a6:	60bb      	str	r3, [r7, #8]
 80054a8:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80054aa:	0021      	movs	r1, r4
 80054ac:	187b      	adds	r3, r7, r1
 80054ae:	22c0      	movs	r2, #192	@ 0xc0
 80054b0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80054b2:	187b      	adds	r3, r7, r1
 80054b4:	2212      	movs	r2, #18
 80054b6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80054b8:	187b      	adds	r3, r7, r1
 80054ba:	2200      	movs	r2, #0
 80054bc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80054be:	187b      	adds	r3, r7, r1
 80054c0:	2203      	movs	r2, #3
 80054c2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80054c4:	187b      	adds	r3, r7, r1
 80054c6:	2201      	movs	r2, #1
 80054c8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80054ca:	187b      	adds	r3, r7, r1
 80054cc:	4a09      	ldr	r2, [pc, #36]	@ (80054f4 <HAL_I2C_MspInit+0x84>)
 80054ce:	0019      	movs	r1, r3
 80054d0:	0010      	movs	r0, r2
 80054d2:	f000 fe57 	bl	8006184 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80054d6:	4b06      	ldr	r3, [pc, #24]	@ (80054f0 <HAL_I2C_MspInit+0x80>)
 80054d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054da:	4b05      	ldr	r3, [pc, #20]	@ (80054f0 <HAL_I2C_MspInit+0x80>)
 80054dc:	2180      	movs	r1, #128	@ 0x80
 80054de:	0389      	lsls	r1, r1, #14
 80054e0:	430a      	orrs	r2, r1
 80054e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80054e4:	46c0      	nop			@ (mov r8, r8)
 80054e6:	46bd      	mov	sp, r7
 80054e8:	b009      	add	sp, #36	@ 0x24
 80054ea:	bd90      	pop	{r4, r7, pc}
 80054ec:	40005400 	.word	0x40005400
 80054f0:	40021000 	.word	0x40021000
 80054f4:	50000400 	.word	0x50000400

080054f8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a06      	ldr	r2, [pc, #24]	@ (8005520 <HAL_RTC_MspInit+0x28>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d106      	bne.n	8005518 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800550a:	4b06      	ldr	r3, [pc, #24]	@ (8005524 <HAL_RTC_MspInit+0x2c>)
 800550c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800550e:	4b05      	ldr	r3, [pc, #20]	@ (8005524 <HAL_RTC_MspInit+0x2c>)
 8005510:	2180      	movs	r1, #128	@ 0x80
 8005512:	02c9      	lsls	r1, r1, #11
 8005514:	430a      	orrs	r2, r1
 8005516:	651a      	str	r2, [r3, #80]	@ 0x50

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8005518:	46c0      	nop			@ (mov r8, r8)
 800551a:	46bd      	mov	sp, r7
 800551c:	b002      	add	sp, #8
 800551e:	bd80      	pop	{r7, pc}
 8005520:	40002800 	.word	0x40002800
 8005524:	40021000 	.word	0x40021000

08005528 <HAL_RTC_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	4a06      	ldr	r2, [pc, #24]	@ (8005550 <HAL_RTC_MspDeInit+0x28>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d105      	bne.n	8005546 <HAL_RTC_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspDeInit 0 */

  /* USER CODE END RTC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_RTC_DISABLE();
 800553a:	4b06      	ldr	r3, [pc, #24]	@ (8005554 <HAL_RTC_MspDeInit+0x2c>)
 800553c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800553e:	4b05      	ldr	r3, [pc, #20]	@ (8005554 <HAL_RTC_MspDeInit+0x2c>)
 8005540:	4905      	ldr	r1, [pc, #20]	@ (8005558 <HAL_RTC_MspDeInit+0x30>)
 8005542:	400a      	ands	r2, r1
 8005544:	651a      	str	r2, [r3, #80]	@ 0x50
  /* USER CODE BEGIN RTC_MspDeInit 1 */

  /* USER CODE END RTC_MspDeInit 1 */
  }

}
 8005546:	46c0      	nop			@ (mov r8, r8)
 8005548:	46bd      	mov	sp, r7
 800554a:	b002      	add	sp, #8
 800554c:	bd80      	pop	{r7, pc}
 800554e:	46c0      	nop			@ (mov r8, r8)
 8005550:	40002800 	.word	0x40002800
 8005554:	40021000 	.word	0x40021000
 8005558:	fffbffff 	.word	0xfffbffff

0800555c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	2380      	movs	r3, #128	@ 0x80
 800556a:	05db      	lsls	r3, r3, #23
 800556c:	429a      	cmp	r2, r3
 800556e:	d105      	bne.n	800557c <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005570:	4b04      	ldr	r3, [pc, #16]	@ (8005584 <HAL_TIM_Base_MspInit+0x28>)
 8005572:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005574:	4b03      	ldr	r3, [pc, #12]	@ (8005584 <HAL_TIM_Base_MspInit+0x28>)
 8005576:	2101      	movs	r1, #1
 8005578:	430a      	orrs	r2, r1
 800557a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800557c:	46c0      	nop			@ (mov r8, r8)
 800557e:	46bd      	mov	sp, r7
 8005580:	b002      	add	sp, #8
 8005582:	bd80      	pop	{r7, pc}
 8005584:	40021000 	.word	0x40021000

08005588 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005588:	b590      	push	{r4, r7, lr}
 800558a:	b089      	sub	sp, #36	@ 0x24
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005590:	240c      	movs	r4, #12
 8005592:	193b      	adds	r3, r7, r4
 8005594:	0018      	movs	r0, r3
 8005596:	2314      	movs	r3, #20
 8005598:	001a      	movs	r2, r3
 800559a:	2100      	movs	r1, #0
 800559c:	f005 fc16 	bl	800adcc <memset>
  if(huart->Instance==USART2)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a1c      	ldr	r2, [pc, #112]	@ (8005618 <HAL_UART_MspInit+0x90>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d131      	bne.n	800560e <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80055aa:	4b1c      	ldr	r3, [pc, #112]	@ (800561c <HAL_UART_MspInit+0x94>)
 80055ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055ae:	4b1b      	ldr	r3, [pc, #108]	@ (800561c <HAL_UART_MspInit+0x94>)
 80055b0:	2180      	movs	r1, #128	@ 0x80
 80055b2:	0289      	lsls	r1, r1, #10
 80055b4:	430a      	orrs	r2, r1
 80055b6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80055b8:	4b18      	ldr	r3, [pc, #96]	@ (800561c <HAL_UART_MspInit+0x94>)
 80055ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055bc:	4b17      	ldr	r3, [pc, #92]	@ (800561c <HAL_UART_MspInit+0x94>)
 80055be:	2101      	movs	r1, #1
 80055c0:	430a      	orrs	r2, r1
 80055c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80055c4:	4b15      	ldr	r3, [pc, #84]	@ (800561c <HAL_UART_MspInit+0x94>)
 80055c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c8:	2201      	movs	r2, #1
 80055ca:	4013      	ands	r3, r2
 80055cc:	60bb      	str	r3, [r7, #8]
 80055ce:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80055d0:	0021      	movs	r1, r4
 80055d2:	187b      	adds	r3, r7, r1
 80055d4:	220c      	movs	r2, #12
 80055d6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055d8:	187b      	adds	r3, r7, r1
 80055da:	2202      	movs	r2, #2
 80055dc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055de:	187b      	adds	r3, r7, r1
 80055e0:	2200      	movs	r2, #0
 80055e2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80055e4:	187b      	adds	r3, r7, r1
 80055e6:	2203      	movs	r2, #3
 80055e8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 80055ea:	187b      	adds	r3, r7, r1
 80055ec:	2204      	movs	r2, #4
 80055ee:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055f0:	187a      	adds	r2, r7, r1
 80055f2:	23a0      	movs	r3, #160	@ 0xa0
 80055f4:	05db      	lsls	r3, r3, #23
 80055f6:	0011      	movs	r1, r2
 80055f8:	0018      	movs	r0, r3
 80055fa:	f000 fdc3 	bl	8006184 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0); //changed to 2 to match other function
 80055fe:	2200      	movs	r2, #0
 8005600:	2100      	movs	r1, #0
 8005602:	201c      	movs	r0, #28
 8005604:	f000 fcf4 	bl	8005ff0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005608:	201c      	movs	r0, #28
 800560a:	f000 fd06 	bl	800601a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 800560e:	46c0      	nop			@ (mov r8, r8)
 8005610:	46bd      	mov	sp, r7
 8005612:	b009      	add	sp, #36	@ 0x24
 8005614:	bd90      	pop	{r4, r7, pc}
 8005616:	46c0      	nop			@ (mov r8, r8)
 8005618:	40004400 	.word	0x40004400
 800561c:	40021000 	.word	0x40021000

08005620 <HAL_UART_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  if(huart->Instance==USART2)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a0a      	ldr	r2, [pc, #40]	@ (8005658 <HAL_UART_MspDeInit+0x38>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d10e      	bne.n	8005650 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 8005632:	4b0a      	ldr	r3, [pc, #40]	@ (800565c <HAL_UART_MspDeInit+0x3c>)
 8005634:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005636:	4b09      	ldr	r3, [pc, #36]	@ (800565c <HAL_UART_MspDeInit+0x3c>)
 8005638:	4909      	ldr	r1, [pc, #36]	@ (8005660 <HAL_UART_MspDeInit+0x40>)
 800563a:	400a      	ands	r2, r1
 800563c:	639a      	str	r2, [r3, #56]	@ 0x38

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 800563e:	23a0      	movs	r3, #160	@ 0xa0
 8005640:	05db      	lsls	r3, r3, #23
 8005642:	210c      	movs	r1, #12
 8005644:	0018      	movs	r0, r3
 8005646:	f000 ff13 	bl	8006470 <HAL_GPIO_DeInit>

    /* USART2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 800564a:	201c      	movs	r0, #28
 800564c:	f000 fcf5 	bl	800603a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 8005650:	46c0      	nop			@ (mov r8, r8)
 8005652:	46bd      	mov	sp, r7
 8005654:	b002      	add	sp, #8
 8005656:	bd80      	pop	{r7, pc}
 8005658:	40004400 	.word	0x40004400
 800565c:	40021000 	.word	0x40021000
 8005660:	fffdffff 	.word	0xfffdffff

08005664 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005664:	b580      	push	{r7, lr}
 8005666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005668:	46c0      	nop			@ (mov r8, r8)
 800566a:	e7fd      	b.n	8005668 <NMI_Handler+0x4>

0800566c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//NVIC_SystemReset(); //reset on hard fault
  /* USER CODE END HardFault_IRQn 0 */

	while (1)
 8005670:	46c0      	nop			@ (mov r8, r8)
 8005672:	e7fd      	b.n	8005670 <HardFault_Handler+0x4>

08005674 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8005678:	46c0      	nop			@ (mov r8, r8)
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}

0800567e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800567e:	b580      	push	{r7, lr}
 8005680:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005682:	46c0      	nop			@ (mov r8, r8)
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800568c:	f000 f9ea 	bl	8005a64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005690:	46c0      	nop			@ (mov r8, r8)
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
	...

08005698 <USART2_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800569c:	4b03      	ldr	r3, [pc, #12]	@ (80056ac <USART2_IRQHandler+0x14>)
 800569e:	0018      	movs	r0, r3
 80056a0:	f003 fb7c 	bl	8008d9c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80056a4:	46c0      	nop			@ (mov r8, r8)
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	46c0      	nop			@ (mov r8, r8)
 80056ac:	20000320 	.word	0x20000320

080056b0 <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler(void)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80056b4:	2001      	movs	r0, #1
 80056b6:	f000 ffef 	bl	8006698 <HAL_GPIO_EXTI_IRQHandler>
	//EXTI->PR = EXTI_PR_PIF0;
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);

}
 80056ba:	46c0      	nop			@ (mov r8, r8)
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <EXTI2_3_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_3_IRQHandler(void)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80056c4:	2020      	movs	r0, #32
 80056c6:	f000 ffe7 	bl	8006698 <HAL_GPIO_EXTI_IRQHandler>
	//EXTI->PR = EXTI_PR_PIF0;
	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);

}
 80056ca:	46c0      	nop			@ (mov r8, r8)
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	af00      	add	r7, sp, #0
  return 1;
 80056d4:	2301      	movs	r3, #1
}
 80056d6:	0018      	movs	r0, r3
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <_kill>:

int _kill(int pid, int sig)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b082      	sub	sp, #8
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
 80056e4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80056e6:	f005 fbcb 	bl	800ae80 <__errno>
 80056ea:	0003      	movs	r3, r0
 80056ec:	2216      	movs	r2, #22
 80056ee:	601a      	str	r2, [r3, #0]
  return -1;
 80056f0:	2301      	movs	r3, #1
 80056f2:	425b      	negs	r3, r3
}
 80056f4:	0018      	movs	r0, r3
 80056f6:	46bd      	mov	sp, r7
 80056f8:	b002      	add	sp, #8
 80056fa:	bd80      	pop	{r7, pc}

080056fc <_exit>:

void _exit (int status)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b082      	sub	sp, #8
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005704:	2301      	movs	r3, #1
 8005706:	425a      	negs	r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	0011      	movs	r1, r2
 800570c:	0018      	movs	r0, r3
 800570e:	f7ff ffe5 	bl	80056dc <_kill>
  while (1) {}    /* Make sure we hang here */
 8005712:	46c0      	nop			@ (mov r8, r8)
 8005714:	e7fd      	b.n	8005712 <_exit+0x16>

08005716 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005716:	b580      	push	{r7, lr}
 8005718:	b086      	sub	sp, #24
 800571a:	af00      	add	r7, sp, #0
 800571c:	60f8      	str	r0, [r7, #12]
 800571e:	60b9      	str	r1, [r7, #8]
 8005720:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005722:	2300      	movs	r3, #0
 8005724:	617b      	str	r3, [r7, #20]
 8005726:	e00a      	b.n	800573e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005728:	e000      	b.n	800572c <_read+0x16>
 800572a:	bf00      	nop
 800572c:	0001      	movs	r1, r0
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	1c5a      	adds	r2, r3, #1
 8005732:	60ba      	str	r2, [r7, #8]
 8005734:	b2ca      	uxtb	r2, r1
 8005736:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005738:	697b      	ldr	r3, [r7, #20]
 800573a:	3301      	adds	r3, #1
 800573c:	617b      	str	r3, [r7, #20]
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	429a      	cmp	r2, r3
 8005744:	dbf0      	blt.n	8005728 <_read+0x12>
  }

  return len;
 8005746:	687b      	ldr	r3, [r7, #4]
}
 8005748:	0018      	movs	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	b006      	add	sp, #24
 800574e:	bd80      	pop	{r7, pc}

08005750 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b086      	sub	sp, #24
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800575c:	2300      	movs	r3, #0
 800575e:	617b      	str	r3, [r7, #20]
 8005760:	e009      	b.n	8005776 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	1c5a      	adds	r2, r3, #1
 8005766:	60ba      	str	r2, [r7, #8]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	0018      	movs	r0, r3
 800576c:	f7ff fa66 	bl	8004c3c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	3301      	adds	r3, #1
 8005774:	617b      	str	r3, [r7, #20]
 8005776:	697a      	ldr	r2, [r7, #20]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	429a      	cmp	r2, r3
 800577c:	dbf1      	blt.n	8005762 <_write+0x12>
  }
  return len;
 800577e:	687b      	ldr	r3, [r7, #4]
}
 8005780:	0018      	movs	r0, r3
 8005782:	46bd      	mov	sp, r7
 8005784:	b006      	add	sp, #24
 8005786:	bd80      	pop	{r7, pc}

08005788 <_close>:

int _close(int file)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b082      	sub	sp, #8
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005790:	2301      	movs	r3, #1
 8005792:	425b      	negs	r3, r3
}
 8005794:	0018      	movs	r0, r3
 8005796:	46bd      	mov	sp, r7
 8005798:	b002      	add	sp, #8
 800579a:	bd80      	pop	{r7, pc}

0800579c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
 80057a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2280      	movs	r2, #128	@ 0x80
 80057aa:	0192      	lsls	r2, r2, #6
 80057ac:	605a      	str	r2, [r3, #4]
  return 0;
 80057ae:	2300      	movs	r3, #0
}
 80057b0:	0018      	movs	r0, r3
 80057b2:	46bd      	mov	sp, r7
 80057b4:	b002      	add	sp, #8
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <_isatty>:

int _isatty(int file)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80057c0:	2301      	movs	r3, #1
}
 80057c2:	0018      	movs	r0, r3
 80057c4:	46bd      	mov	sp, r7
 80057c6:	b002      	add	sp, #8
 80057c8:	bd80      	pop	{r7, pc}

080057ca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80057ca:	b580      	push	{r7, lr}
 80057cc:	b084      	sub	sp, #16
 80057ce:	af00      	add	r7, sp, #0
 80057d0:	60f8      	str	r0, [r7, #12]
 80057d2:	60b9      	str	r1, [r7, #8]
 80057d4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	0018      	movs	r0, r3
 80057da:	46bd      	mov	sp, r7
 80057dc:	b004      	add	sp, #16
 80057de:	bd80      	pop	{r7, pc}

080057e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80057e0:	b580      	push	{r7, lr}
 80057e2:	b086      	sub	sp, #24
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80057e8:	4a14      	ldr	r2, [pc, #80]	@ (800583c <_sbrk+0x5c>)
 80057ea:	4b15      	ldr	r3, [pc, #84]	@ (8005840 <_sbrk+0x60>)
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80057f4:	4b13      	ldr	r3, [pc, #76]	@ (8005844 <_sbrk+0x64>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d102      	bne.n	8005802 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80057fc:	4b11      	ldr	r3, [pc, #68]	@ (8005844 <_sbrk+0x64>)
 80057fe:	4a12      	ldr	r2, [pc, #72]	@ (8005848 <_sbrk+0x68>)
 8005800:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005802:	4b10      	ldr	r3, [pc, #64]	@ (8005844 <_sbrk+0x64>)
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	18d3      	adds	r3, r2, r3
 800580a:	693a      	ldr	r2, [r7, #16]
 800580c:	429a      	cmp	r2, r3
 800580e:	d207      	bcs.n	8005820 <_sbrk+0x40>
  {
      errno = ENOMEM;
 8005810:	f005 fb36 	bl	800ae80 <__errno>
 8005814:	0003      	movs	r3, r0
 8005816:	220c      	movs	r2, #12
 8005818:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800581a:	2301      	movs	r3, #1
 800581c:	425b      	negs	r3, r3
 800581e:	e009      	b.n	8005834 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005820:	4b08      	ldr	r3, [pc, #32]	@ (8005844 <_sbrk+0x64>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005826:	4b07      	ldr	r3, [pc, #28]	@ (8005844 <_sbrk+0x64>)
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	18d2      	adds	r2, r2, r3
 800582e:	4b05      	ldr	r3, [pc, #20]	@ (8005844 <_sbrk+0x64>)
 8005830:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005832:	68fb      	ldr	r3, [r7, #12]
}
 8005834:	0018      	movs	r0, r3
 8005836:	46bd      	mov	sp, r7
 8005838:	b006      	add	sp, #24
 800583a:	bd80      	pop	{r7, pc}
 800583c:	20002000 	.word	0x20002000
 8005840:	00000400 	.word	0x00000400
 8005844:	2000049c 	.word	0x2000049c
 8005848:	200005f0 	.word	0x200005f0

0800584c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005850:	46c0      	nop			@ (mov r8, r8)
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}

08005856 <delayUS>:

#include "utils.h"
#include "stm32l0xx_hal.h"

void delayUS(TIM_HandleTypeDef* timer,uint32_t us) {   // Sets the delay in microseconds.
 8005856:	b580      	push	{r7, lr}
 8005858:	b082      	sub	sp, #8
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
 800585e:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_COUNTER(timer, 0);  // set the counter value a 0
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	2200      	movs	r2, #0
 8005866:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(timer) < us);
 8005868:	46c0      	nop			@ (mov r8, r8)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005870:	683a      	ldr	r2, [r7, #0]
 8005872:	429a      	cmp	r2, r3
 8005874:	d8f9      	bhi.n	800586a <delayUS+0x14>
}
 8005876:	46c0      	nop			@ (mov r8, r8)
 8005878:	46c0      	nop			@ (mov r8, r8)
 800587a:	46bd      	mov	sp, r7
 800587c:	b002      	add	sp, #8
 800587e:	bd80      	pop	{r7, pc}

08005880 <delayMS>:

void delayMS(TIM_HandleTypeDef* timer,uint32_t ms) {
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
	for (int i = 0; i < ms; i++) {
 800588a:	2300      	movs	r3, #0
 800588c:	60fb      	str	r3, [r7, #12]
 800588e:	e009      	b.n	80058a4 <delayMS+0x24>
		delayUS(timer,1000);
 8005890:	23fa      	movs	r3, #250	@ 0xfa
 8005892:	009a      	lsls	r2, r3, #2
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	0011      	movs	r1, r2
 8005898:	0018      	movs	r0, r3
 800589a:	f7ff ffdc 	bl	8005856 <delayUS>
	for (int i = 0; i < ms; i++) {
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	3301      	adds	r3, #1
 80058a2:	60fb      	str	r3, [r7, #12]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	683a      	ldr	r2, [r7, #0]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d8f1      	bhi.n	8005890 <delayMS+0x10>
	}
}
 80058ac:	46c0      	nop			@ (mov r8, r8)
 80058ae:	46c0      	nop			@ (mov r8, r8)
 80058b0:	46bd      	mov	sp, r7
 80058b2:	b004      	add	sp, #16
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <CopyArray>:

void CopyArray(uint8_t *source, uint8_t *dest, uint8_t count) {
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b086      	sub	sp, #24
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	60f8      	str	r0, [r7, #12]
 80058be:	60b9      	str	r1, [r7, #8]
 80058c0:	1dfb      	adds	r3, r7, #7
 80058c2:	701a      	strb	r2, [r3, #0]
	uint8_t copyIndex = 0;
 80058c4:	2117      	movs	r1, #23
 80058c6:	187b      	adds	r3, r7, r1
 80058c8:	2200      	movs	r2, #0
 80058ca:	701a      	strb	r2, [r3, #0]
	for (copyIndex = 0; copyIndex < count; copyIndex++) {
 80058cc:	187b      	adds	r3, r7, r1
 80058ce:	2200      	movs	r2, #0
 80058d0:	701a      	strb	r2, [r3, #0]
 80058d2:	e00f      	b.n	80058f4 <CopyArray+0x3e>
		dest[copyIndex] = source[copyIndex];
 80058d4:	2017      	movs	r0, #23
 80058d6:	183b      	adds	r3, r7, r0
 80058d8:	781b      	ldrb	r3, [r3, #0]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	18d2      	adds	r2, r2, r3
 80058de:	183b      	adds	r3, r7, r0
 80058e0:	781b      	ldrb	r3, [r3, #0]
 80058e2:	68b9      	ldr	r1, [r7, #8]
 80058e4:	18cb      	adds	r3, r1, r3
 80058e6:	7812      	ldrb	r2, [r2, #0]
 80058e8:	701a      	strb	r2, [r3, #0]
	for (copyIndex = 0; copyIndex < count; copyIndex++) {
 80058ea:	183b      	adds	r3, r7, r0
 80058ec:	781a      	ldrb	r2, [r3, #0]
 80058ee:	183b      	adds	r3, r7, r0
 80058f0:	3201      	adds	r2, #1
 80058f2:	701a      	strb	r2, [r3, #0]
 80058f4:	2317      	movs	r3, #23
 80058f6:	18fa      	adds	r2, r7, r3
 80058f8:	1dfb      	adds	r3, r7, #7
 80058fa:	7812      	ldrb	r2, [r2, #0]
 80058fc:	781b      	ldrb	r3, [r3, #0]
 80058fe:	429a      	cmp	r2, r3
 8005900:	d3e8      	bcc.n	80058d4 <CopyArray+0x1e>
	}
}
 8005902:	46c0      	nop			@ (mov r8, r8)
 8005904:	46c0      	nop			@ (mov r8, r8)
 8005906:	46bd      	mov	sp, r7
 8005908:	b006      	add	sp, #24
 800590a:	bd80      	pop	{r7, pc}

0800590c <FloatToUInt32t>:
	returnFloat[3] = floatToConvert[0];

	return retVal;
}

uint32_t FloatToUInt32t(float n) {
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
	return (uint32_t) (*(uint32_t*) &n);
 8005914:	1d3b      	adds	r3, r7, #4
 8005916:	681b      	ldr	r3, [r3, #0]
}
 8005918:	0018      	movs	r0, r3
 800591a:	46bd      	mov	sp, r7
 800591c:	b002      	add	sp, #8
 800591e:	bd80      	pop	{r7, pc}

08005920 <FloatToInt8t>:

int8_t FloatToInt8t(float n) {
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
	return (int8_t) (*(int8_t*) &n);
 8005928:	1d3b      	adds	r3, r7, #4
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	b25b      	sxtb	r3, r3
}
 800592e:	0018      	movs	r0, r3
 8005930:	46bd      	mov	sp, r7
 8005932:	b002      	add	sp, #8
 8005934:	bd80      	pop	{r7, pc}
	...

08005938 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8005938:	4813      	ldr	r0, [pc, #76]	@ (8005988 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800593a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 800593c:	f7ff ff86 	bl	800584c <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8005940:	4812      	ldr	r0, [pc, #72]	@ (800598c <LoopForever+0x6>)
    LDR R1, [R0]
 8005942:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8005944:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8005946:	4a12      	ldr	r2, [pc, #72]	@ (8005990 <LoopForever+0xa>)
    CMP R1, R2
 8005948:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800594a:	d105      	bne.n	8005958 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800594c:	4811      	ldr	r0, [pc, #68]	@ (8005994 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800594e:	4912      	ldr	r1, [pc, #72]	@ (8005998 <LoopForever+0x12>)
    STR R1, [R0]
 8005950:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8005952:	4812      	ldr	r0, [pc, #72]	@ (800599c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8005954:	4912      	ldr	r1, [pc, #72]	@ (80059a0 <LoopForever+0x1a>)
    STR R1, [R0]
 8005956:	6001      	str	r1, [r0, #0]

08005958 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005958:	4812      	ldr	r0, [pc, #72]	@ (80059a4 <LoopForever+0x1e>)
  ldr r1, =_edata
 800595a:	4913      	ldr	r1, [pc, #76]	@ (80059a8 <LoopForever+0x22>)
  ldr r2, =_sidata
 800595c:	4a13      	ldr	r2, [pc, #76]	@ (80059ac <LoopForever+0x26>)
  movs r3, #0
 800595e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005960:	e002      	b.n	8005968 <LoopCopyDataInit>

08005962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005966:	3304      	adds	r3, #4

08005968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800596a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800596c:	d3f9      	bcc.n	8005962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800596e:	4a10      	ldr	r2, [pc, #64]	@ (80059b0 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8005970:	4c10      	ldr	r4, [pc, #64]	@ (80059b4 <LoopForever+0x2e>)
  movs r3, #0
 8005972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005974:	e001      	b.n	800597a <LoopFillZerobss>

08005976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005978:	3204      	adds	r2, #4

0800597a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800597a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800597c:	d3fb      	bcc.n	8005976 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800597e:	f005 fa85 	bl	800ae8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005982:	f7fe ffe3 	bl	800494c <main>

08005986 <LoopForever>:

LoopForever:
    b LoopForever
 8005986:	e7fe      	b.n	8005986 <LoopForever>
   ldr   r0, =_estack
 8005988:	20002000 	.word	0x20002000
    LDR R0,=0x00000004
 800598c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8005990:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8005994:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8005998:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 800599c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80059a0:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80059a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80059a8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80059ac:	0800d1f0 	.word	0x0800d1f0
  ldr r2, =_sbss
 80059b0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80059b4:	200005f0 	.word	0x200005f0

080059b8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059b8:	e7fe      	b.n	80059b8 <ADC1_IRQHandler>
	...

080059bc <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b082      	sub	sp, #8
 80059c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80059c2:	1dfb      	adds	r3, r7, #7
 80059c4:	2200      	movs	r2, #0
 80059c6:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80059c8:	4b0b      	ldr	r3, [pc, #44]	@ (80059f8 <HAL_Init+0x3c>)
 80059ca:	681a      	ldr	r2, [r3, #0]
 80059cc:	4b0a      	ldr	r3, [pc, #40]	@ (80059f8 <HAL_Init+0x3c>)
 80059ce:	2140      	movs	r1, #64	@ 0x40
 80059d0:	430a      	orrs	r2, r1
 80059d2:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80059d4:	2003      	movs	r0, #3
 80059d6:	f000 f811 	bl	80059fc <HAL_InitTick>
 80059da:	1e03      	subs	r3, r0, #0
 80059dc:	d003      	beq.n	80059e6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80059de:	1dfb      	adds	r3, r7, #7
 80059e0:	2201      	movs	r2, #1
 80059e2:	701a      	strb	r2, [r3, #0]
 80059e4:	e001      	b.n	80059ea <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80059e6:	f7ff fcf3 	bl	80053d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80059ea:	1dfb      	adds	r3, r7, #7
 80059ec:	781b      	ldrb	r3, [r3, #0]
}
 80059ee:	0018      	movs	r0, r3
 80059f0:	46bd      	mov	sp, r7
 80059f2:	b002      	add	sp, #8
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	46c0      	nop			@ (mov r8, r8)
 80059f8:	40022000 	.word	0x40022000

080059fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80059fc:	b590      	push	{r4, r7, lr}
 80059fe:	b083      	sub	sp, #12
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005a04:	4b14      	ldr	r3, [pc, #80]	@ (8005a58 <HAL_InitTick+0x5c>)
 8005a06:	681c      	ldr	r4, [r3, #0]
 8005a08:	4b14      	ldr	r3, [pc, #80]	@ (8005a5c <HAL_InitTick+0x60>)
 8005a0a:	781b      	ldrb	r3, [r3, #0]
 8005a0c:	0019      	movs	r1, r3
 8005a0e:	23fa      	movs	r3, #250	@ 0xfa
 8005a10:	0098      	lsls	r0, r3, #2
 8005a12:	f7fa fb95 	bl	8000140 <__udivsi3>
 8005a16:	0003      	movs	r3, r0
 8005a18:	0019      	movs	r1, r3
 8005a1a:	0020      	movs	r0, r4
 8005a1c:	f7fa fb90 	bl	8000140 <__udivsi3>
 8005a20:	0003      	movs	r3, r0
 8005a22:	0018      	movs	r0, r3
 8005a24:	f000 fb19 	bl	800605a <HAL_SYSTICK_Config>
 8005a28:	1e03      	subs	r3, r0, #0
 8005a2a:	d001      	beq.n	8005a30 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	e00f      	b.n	8005a50 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2b03      	cmp	r3, #3
 8005a34:	d80b      	bhi.n	8005a4e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005a36:	6879      	ldr	r1, [r7, #4]
 8005a38:	2301      	movs	r3, #1
 8005a3a:	425b      	negs	r3, r3
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	0018      	movs	r0, r3
 8005a40:	f000 fad6 	bl	8005ff0 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005a44:	4b06      	ldr	r3, [pc, #24]	@ (8005a60 <HAL_InitTick+0x64>)
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	e000      	b.n	8005a50 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
}
 8005a50:	0018      	movs	r0, r3
 8005a52:	46bd      	mov	sp, r7
 8005a54:	b003      	add	sp, #12
 8005a56:	bd90      	pop	{r4, r7, pc}
 8005a58:	20000000 	.word	0x20000000
 8005a5c:	20000008 	.word	0x20000008
 8005a60:	20000004 	.word	0x20000004

08005a64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005a68:	4b05      	ldr	r3, [pc, #20]	@ (8005a80 <HAL_IncTick+0x1c>)
 8005a6a:	781b      	ldrb	r3, [r3, #0]
 8005a6c:	001a      	movs	r2, r3
 8005a6e:	4b05      	ldr	r3, [pc, #20]	@ (8005a84 <HAL_IncTick+0x20>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	18d2      	adds	r2, r2, r3
 8005a74:	4b03      	ldr	r3, [pc, #12]	@ (8005a84 <HAL_IncTick+0x20>)
 8005a76:	601a      	str	r2, [r3, #0]
}
 8005a78:	46c0      	nop			@ (mov r8, r8)
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
 8005a7e:	46c0      	nop			@ (mov r8, r8)
 8005a80:	20000008 	.word	0x20000008
 8005a84:	200004a0 	.word	0x200004a0

08005a88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	af00      	add	r7, sp, #0
	return uwTick;
 8005a8c:	4b02      	ldr	r3, [pc, #8]	@ (8005a98 <HAL_GetTick+0x10>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
}
 8005a90:	0018      	movs	r0, r3
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	46c0      	nop			@ (mov r8, r8)
 8005a98:	200004a0 	.word	0x200004a0

08005a9c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b082      	sub	sp, #8
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d101      	bne.n	8005aae <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e159      	b.n	8005d62 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d10a      	bne.n	8005acc <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2250      	movs	r2, #80	@ 0x50
 8005ac0:	2100      	movs	r1, #0
 8005ac2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	0018      	movs	r0, r3
 8005ac8:	f7ff fc96 	bl	80053f8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ad0:	2210      	movs	r2, #16
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	2b10      	cmp	r3, #16
 8005ad6:	d005      	beq.n	8005ae4 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	2204      	movs	r2, #4
 8005ae0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8005ae2:	d00b      	beq.n	8005afc <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ae8:	2210      	movs	r2, #16
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	2250      	movs	r2, #80	@ 0x50
 8005af4:	2100      	movs	r1, #0
 8005af6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	e132      	b.n	8005d62 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b00:	4a9a      	ldr	r2, [pc, #616]	@ (8005d6c <HAL_ADC_Init+0x2d0>)
 8005b02:	4013      	ands	r3, r2
 8005b04:	2202      	movs	r2, #2
 8005b06:	431a      	orrs	r2, r3
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	2203      	movs	r2, #3
 8005b14:	4013      	ands	r3, r2
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d108      	bne.n	8005b2c <HAL_ADC_Init+0x90>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2201      	movs	r2, #1
 8005b22:	4013      	ands	r3, r2
 8005b24:	2b01      	cmp	r3, #1
 8005b26:	d101      	bne.n	8005b2c <HAL_ADC_Init+0x90>
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e000      	b.n	8005b2e <HAL_ADC_Init+0x92>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d149      	bne.n	8005bc6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	23c0      	movs	r3, #192	@ 0xc0
 8005b38:	061b      	lsls	r3, r3, #24
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d00b      	beq.n	8005b56 <HAL_ADC_Init+0xba>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	685a      	ldr	r2, [r3, #4]
 8005b42:	2380      	movs	r3, #128	@ 0x80
 8005b44:	05db      	lsls	r3, r3, #23
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d005      	beq.n	8005b56 <HAL_ADC_Init+0xba>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	2380      	movs	r3, #128	@ 0x80
 8005b50:	061b      	lsls	r3, r3, #24
 8005b52:	429a      	cmp	r2, r3
 8005b54:	d111      	bne.n	8005b7a <HAL_ADC_Init+0xde>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	691a      	ldr	r2, [r3, #16]
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	0092      	lsls	r2, r2, #2
 8005b62:	0892      	lsrs	r2, r2, #2
 8005b64:	611a      	str	r2, [r3, #16]
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	6919      	ldr	r1, [r3, #16]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	685a      	ldr	r2, [r3, #4]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	430a      	orrs	r2, r1
 8005b76:	611a      	str	r2, [r3, #16]
 8005b78:	e014      	b.n	8005ba4 <HAL_ADC_Init+0x108>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	691a      	ldr	r2, [r3, #16]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	0092      	lsls	r2, r2, #2
 8005b86:	0892      	lsrs	r2, r2, #2
 8005b88:	611a      	str	r2, [r3, #16]
 8005b8a:	4b79      	ldr	r3, [pc, #484]	@ (8005d70 <HAL_ADC_Init+0x2d4>)
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	4b78      	ldr	r3, [pc, #480]	@ (8005d70 <HAL_ADC_Init+0x2d4>)
 8005b90:	4978      	ldr	r1, [pc, #480]	@ (8005d74 <HAL_ADC_Init+0x2d8>)
 8005b92:	400a      	ands	r2, r1
 8005b94:	601a      	str	r2, [r3, #0]
 8005b96:	4b76      	ldr	r3, [pc, #472]	@ (8005d70 <HAL_ADC_Init+0x2d4>)
 8005b98:	6819      	ldr	r1, [r3, #0]
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	685a      	ldr	r2, [r3, #4]
 8005b9e:	4b74      	ldr	r3, [pc, #464]	@ (8005d70 <HAL_ADC_Init+0x2d4>)
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68da      	ldr	r2, [r3, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2118      	movs	r1, #24
 8005bb0:	438a      	bics	r2, r1
 8005bb2:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	68d9      	ldr	r1, [r3, #12]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689a      	ldr	r2, [r3, #8]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	430a      	orrs	r2, r1
 8005bc4:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8005bc6:	4b6a      	ldr	r3, [pc, #424]	@ (8005d70 <HAL_ADC_Init+0x2d4>)
 8005bc8:	681a      	ldr	r2, [r3, #0]
 8005bca:	4b69      	ldr	r3, [pc, #420]	@ (8005d70 <HAL_ADC_Init+0x2d4>)
 8005bcc:	496a      	ldr	r1, [pc, #424]	@ (8005d78 <HAL_ADC_Init+0x2dc>)
 8005bce:	400a      	ands	r2, r1
 8005bd0:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8005bd2:	4b67      	ldr	r3, [pc, #412]	@ (8005d70 <HAL_ADC_Init+0x2d4>)
 8005bd4:	6819      	ldr	r1, [r3, #0]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005bda:	065a      	lsls	r2, r3, #25
 8005bdc:	4b64      	ldr	r3, [pc, #400]	@ (8005d70 <HAL_ADC_Init+0x2d4>)
 8005bde:	430a      	orrs	r2, r1
 8005be0:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	689a      	ldr	r2, [r3, #8]
 8005be8:	2380      	movs	r3, #128	@ 0x80
 8005bea:	055b      	lsls	r3, r3, #21
 8005bec:	4013      	ands	r3, r2
 8005bee:	d108      	bne.n	8005c02 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	689a      	ldr	r2, [r3, #8]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2180      	movs	r1, #128	@ 0x80
 8005bfc:	0549      	lsls	r1, r1, #21
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68da      	ldr	r2, [r3, #12]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	495b      	ldr	r1, [pc, #364]	@ (8005d7c <HAL_ADC_Init+0x2e0>)
 8005c0e:	400a      	ands	r2, r1
 8005c10:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	68d9      	ldr	r1, [r3, #12]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	2b02      	cmp	r3, #2
 8005c22:	d101      	bne.n	8005c28 <HAL_ADC_Init+0x18c>
 8005c24:	2304      	movs	r3, #4
 8005c26:	e000      	b.n	8005c2a <HAL_ADC_Init+0x18e>
 8005c28:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005c2a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2020      	movs	r0, #32
 8005c30:	5c1b      	ldrb	r3, [r3, r0]
 8005c32:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8005c34:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	202c      	movs	r0, #44	@ 0x2c
 8005c3a:	5c1b      	ldrb	r3, [r3, r0]
 8005c3c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8005c3e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8005c44:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8005c4c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	69db      	ldr	r3, [r3, #28]
 8005c52:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8005c54:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	430a      	orrs	r2, r1
 8005c5c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005c62:	23c2      	movs	r3, #194	@ 0xc2
 8005c64:	33ff      	adds	r3, #255	@ 0xff
 8005c66:	429a      	cmp	r2, r3
 8005c68:	d00b      	beq.n	8005c82 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	68d9      	ldr	r1, [r3, #12]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8005c78:	431a      	orrs	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	430a      	orrs	r2, r1
 8005c80:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	2221      	movs	r2, #33	@ 0x21
 8005c86:	5c9b      	ldrb	r3, [r3, r2]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d11a      	bne.n	8005cc2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	2220      	movs	r2, #32
 8005c90:	5c9b      	ldrb	r3, [r3, r2]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d109      	bne.n	8005caa <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	68da      	ldr	r2, [r3, #12]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2180      	movs	r1, #128	@ 0x80
 8005ca2:	0249      	lsls	r1, r1, #9
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	60da      	str	r2, [r3, #12]
 8005ca8:	e00b      	b.n	8005cc2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cae:	2220      	movs	r2, #32
 8005cb0:	431a      	orrs	r2, r3
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cba:	2201      	movs	r2, #1
 8005cbc:	431a      	orrs	r2, r3
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d11f      	bne.n	8005d0a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	691a      	ldr	r2, [r3, #16]
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	492a      	ldr	r1, [pc, #168]	@ (8005d80 <HAL_ADC_Init+0x2e4>)
 8005cd6:	400a      	ands	r2, r1
 8005cd8:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	6919      	ldr	r1, [r3, #16]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005ce8:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8005cee:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	430a      	orrs	r2, r1
 8005cf6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	691a      	ldr	r2, [r3, #16]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2101      	movs	r1, #1
 8005d04:	430a      	orrs	r2, r1
 8005d06:	611a      	str	r2, [r3, #16]
 8005d08:	e00e      	b.n	8005d28 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	2201      	movs	r2, #1
 8005d12:	4013      	ands	r3, r2
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d107      	bne.n	8005d28 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	691a      	ldr	r2, [r3, #16]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	2101      	movs	r1, #1
 8005d24:	438a      	bics	r2, r1
 8005d26:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	695a      	ldr	r2, [r3, #20]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	2107      	movs	r1, #7
 8005d34:	438a      	bics	r2, r1
 8005d36:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6959      	ldr	r1, [r3, #20]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	430a      	orrs	r2, r1
 8005d48:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d54:	2203      	movs	r2, #3
 8005d56:	4393      	bics	r3, r2
 8005d58:	2201      	movs	r2, #1
 8005d5a:	431a      	orrs	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8005d60:	2300      	movs	r3, #0
}
 8005d62:	0018      	movs	r0, r3
 8005d64:	46bd      	mov	sp, r7
 8005d66:	b002      	add	sp, #8
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	46c0      	nop			@ (mov r8, r8)
 8005d6c:	fffffefd 	.word	0xfffffefd
 8005d70:	40012708 	.word	0x40012708
 8005d74:	ffc3ffff 	.word	0xffc3ffff
 8005d78:	fdffffff 	.word	0xfdffffff
 8005d7c:	fffe0219 	.word	0xfffe0219
 8005d80:	fffffc03 	.word	0xfffffc03

08005d84 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b082      	sub	sp, #8
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	2250      	movs	r2, #80	@ 0x50
 8005d92:	5c9b      	ldrb	r3, [r3, r2]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d101      	bne.n	8005d9c <HAL_ADC_ConfigChannel+0x18>
 8005d98:	2302      	movs	r3, #2
 8005d9a:	e050      	b.n	8005e3e <HAL_ADC_ConfigChannel+0xba>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2250      	movs	r2, #80	@ 0x50
 8005da0:	2101      	movs	r1, #1
 8005da2:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	2204      	movs	r2, #4
 8005dac:	4013      	ands	r3, r2
 8005dae:	d00b      	beq.n	8005dc8 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005db4:	2220      	movs	r2, #32
 8005db6:	431a      	orrs	r2, r3
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2250      	movs	r2, #80	@ 0x50
 8005dc0:	2100      	movs	r1, #0
 8005dc2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e03a      	b.n	8005e3e <HAL_ADC_ConfigChannel+0xba>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	4a1e      	ldr	r2, [pc, #120]	@ (8005e48 <HAL_ADC_ConfigChannel+0xc4>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d018      	beq.n	8005e04 <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	035b      	lsls	r3, r3, #13
 8005dde:	0b5a      	lsrs	r2, r3, #13
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	430a      	orrs	r2, r1
 8005de6:	629a      	str	r2, [r3, #40]	@ 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	681a      	ldr	r2, [r3, #0]
 8005dec:	2380      	movs	r3, #128	@ 0x80
 8005dee:	029b      	lsls	r3, r3, #10
 8005df0:	4013      	ands	r3, r2
 8005df2:	d01f      	beq.n	8005e34 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 8005df4:	4b15      	ldr	r3, [pc, #84]	@ (8005e4c <HAL_ADC_ConfigChannel+0xc8>)
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	4b14      	ldr	r3, [pc, #80]	@ (8005e4c <HAL_ADC_ConfigChannel+0xc8>)
 8005dfa:	2180      	movs	r1, #128	@ 0x80
 8005dfc:	03c9      	lsls	r1, r1, #15
 8005dfe:	430a      	orrs	r2, r1
 8005e00:	601a      	str	r2, [r3, #0]
 8005e02:	e017      	b.n	8005e34 <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	035b      	lsls	r3, r3, #13
 8005e10:	0b5b      	lsrs	r3, r3, #13
 8005e12:	43d9      	mvns	r1, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	400a      	ands	r2, r1
 8005e1a:	629a      	str	r2, [r3, #40]	@ 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	681a      	ldr	r2, [r3, #0]
 8005e20:	2380      	movs	r3, #128	@ 0x80
 8005e22:	029b      	lsls	r3, r3, #10
 8005e24:	4013      	ands	r3, r2
 8005e26:	d005      	beq.n	8005e34 <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8005e28:	4b08      	ldr	r3, [pc, #32]	@ (8005e4c <HAL_ADC_ConfigChannel+0xc8>)
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	4b07      	ldr	r3, [pc, #28]	@ (8005e4c <HAL_ADC_ConfigChannel+0xc8>)
 8005e2e:	4908      	ldr	r1, [pc, #32]	@ (8005e50 <HAL_ADC_ConfigChannel+0xcc>)
 8005e30:	400a      	ands	r2, r1
 8005e32:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2250      	movs	r2, #80	@ 0x50
 8005e38:	2100      	movs	r1, #0
 8005e3a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8005e3c:	2300      	movs	r3, #0
}
 8005e3e:	0018      	movs	r0, r3
 8005e40:	46bd      	mov	sp, r7
 8005e42:	b002      	add	sp, #8
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	46c0      	nop			@ (mov r8, r8)
 8005e48:	00001001 	.word	0x00001001
 8005e4c:	40012708 	.word	0x40012708
 8005e50:	ffbfffff 	.word	0xffbfffff

08005e54 <__NVIC_EnableIRQ>:
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b082      	sub	sp, #8
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	0002      	movs	r2, r0
 8005e5c:	1dfb      	adds	r3, r7, #7
 8005e5e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005e60:	1dfb      	adds	r3, r7, #7
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e66:	d809      	bhi.n	8005e7c <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e68:	1dfb      	adds	r3, r7, #7
 8005e6a:	781b      	ldrb	r3, [r3, #0]
 8005e6c:	001a      	movs	r2, r3
 8005e6e:	231f      	movs	r3, #31
 8005e70:	401a      	ands	r2, r3
 8005e72:	4b04      	ldr	r3, [pc, #16]	@ (8005e84 <__NVIC_EnableIRQ+0x30>)
 8005e74:	2101      	movs	r1, #1
 8005e76:	4091      	lsls	r1, r2
 8005e78:	000a      	movs	r2, r1
 8005e7a:	601a      	str	r2, [r3, #0]
}
 8005e7c:	46c0      	nop			@ (mov r8, r8)
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	b002      	add	sp, #8
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	e000e100 	.word	0xe000e100

08005e88 <__NVIC_DisableIRQ>:
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b082      	sub	sp, #8
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	0002      	movs	r2, r0
 8005e90:	1dfb      	adds	r3, r7, #7
 8005e92:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005e94:	1dfb      	adds	r3, r7, #7
 8005e96:	781b      	ldrb	r3, [r3, #0]
 8005e98:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e9a:	d810      	bhi.n	8005ebe <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e9c:	1dfb      	adds	r3, r7, #7
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	001a      	movs	r2, r3
 8005ea2:	231f      	movs	r3, #31
 8005ea4:	4013      	ands	r3, r2
 8005ea6:	4908      	ldr	r1, [pc, #32]	@ (8005ec8 <__NVIC_DisableIRQ+0x40>)
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	409a      	lsls	r2, r3
 8005eac:	0013      	movs	r3, r2
 8005eae:	2280      	movs	r2, #128	@ 0x80
 8005eb0:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005eb2:	f3bf 8f4f 	dsb	sy
}
 8005eb6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 8005eb8:	f3bf 8f6f 	isb	sy
}
 8005ebc:	46c0      	nop			@ (mov r8, r8)
}
 8005ebe:	46c0      	nop			@ (mov r8, r8)
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	b002      	add	sp, #8
 8005ec4:	bd80      	pop	{r7, pc}
 8005ec6:	46c0      	nop			@ (mov r8, r8)
 8005ec8:	e000e100 	.word	0xe000e100

08005ecc <__NVIC_SetPriority>:
{
 8005ecc:	b590      	push	{r4, r7, lr}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	0002      	movs	r2, r0
 8005ed4:	6039      	str	r1, [r7, #0]
 8005ed6:	1dfb      	adds	r3, r7, #7
 8005ed8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005eda:	1dfb      	adds	r3, r7, #7
 8005edc:	781b      	ldrb	r3, [r3, #0]
 8005ede:	2b7f      	cmp	r3, #127	@ 0x7f
 8005ee0:	d828      	bhi.n	8005f34 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005ee2:	4a2f      	ldr	r2, [pc, #188]	@ (8005fa0 <__NVIC_SetPriority+0xd4>)
 8005ee4:	1dfb      	adds	r3, r7, #7
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	b25b      	sxtb	r3, r3
 8005eea:	089b      	lsrs	r3, r3, #2
 8005eec:	33c0      	adds	r3, #192	@ 0xc0
 8005eee:	009b      	lsls	r3, r3, #2
 8005ef0:	589b      	ldr	r3, [r3, r2]
 8005ef2:	1dfa      	adds	r2, r7, #7
 8005ef4:	7812      	ldrb	r2, [r2, #0]
 8005ef6:	0011      	movs	r1, r2
 8005ef8:	2203      	movs	r2, #3
 8005efa:	400a      	ands	r2, r1
 8005efc:	00d2      	lsls	r2, r2, #3
 8005efe:	21ff      	movs	r1, #255	@ 0xff
 8005f00:	4091      	lsls	r1, r2
 8005f02:	000a      	movs	r2, r1
 8005f04:	43d2      	mvns	r2, r2
 8005f06:	401a      	ands	r2, r3
 8005f08:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	019b      	lsls	r3, r3, #6
 8005f0e:	22ff      	movs	r2, #255	@ 0xff
 8005f10:	401a      	ands	r2, r3
 8005f12:	1dfb      	adds	r3, r7, #7
 8005f14:	781b      	ldrb	r3, [r3, #0]
 8005f16:	0018      	movs	r0, r3
 8005f18:	2303      	movs	r3, #3
 8005f1a:	4003      	ands	r3, r0
 8005f1c:	00db      	lsls	r3, r3, #3
 8005f1e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005f20:	481f      	ldr	r0, [pc, #124]	@ (8005fa0 <__NVIC_SetPriority+0xd4>)
 8005f22:	1dfb      	adds	r3, r7, #7
 8005f24:	781b      	ldrb	r3, [r3, #0]
 8005f26:	b25b      	sxtb	r3, r3
 8005f28:	089b      	lsrs	r3, r3, #2
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	33c0      	adds	r3, #192	@ 0xc0
 8005f2e:	009b      	lsls	r3, r3, #2
 8005f30:	501a      	str	r2, [r3, r0]
}
 8005f32:	e031      	b.n	8005f98 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005f34:	4a1b      	ldr	r2, [pc, #108]	@ (8005fa4 <__NVIC_SetPriority+0xd8>)
 8005f36:	1dfb      	adds	r3, r7, #7
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	0019      	movs	r1, r3
 8005f3c:	230f      	movs	r3, #15
 8005f3e:	400b      	ands	r3, r1
 8005f40:	3b08      	subs	r3, #8
 8005f42:	089b      	lsrs	r3, r3, #2
 8005f44:	3306      	adds	r3, #6
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	18d3      	adds	r3, r2, r3
 8005f4a:	3304      	adds	r3, #4
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	1dfa      	adds	r2, r7, #7
 8005f50:	7812      	ldrb	r2, [r2, #0]
 8005f52:	0011      	movs	r1, r2
 8005f54:	2203      	movs	r2, #3
 8005f56:	400a      	ands	r2, r1
 8005f58:	00d2      	lsls	r2, r2, #3
 8005f5a:	21ff      	movs	r1, #255	@ 0xff
 8005f5c:	4091      	lsls	r1, r2
 8005f5e:	000a      	movs	r2, r1
 8005f60:	43d2      	mvns	r2, r2
 8005f62:	401a      	ands	r2, r3
 8005f64:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	019b      	lsls	r3, r3, #6
 8005f6a:	22ff      	movs	r2, #255	@ 0xff
 8005f6c:	401a      	ands	r2, r3
 8005f6e:	1dfb      	adds	r3, r7, #7
 8005f70:	781b      	ldrb	r3, [r3, #0]
 8005f72:	0018      	movs	r0, r3
 8005f74:	2303      	movs	r3, #3
 8005f76:	4003      	ands	r3, r0
 8005f78:	00db      	lsls	r3, r3, #3
 8005f7a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005f7c:	4809      	ldr	r0, [pc, #36]	@ (8005fa4 <__NVIC_SetPriority+0xd8>)
 8005f7e:	1dfb      	adds	r3, r7, #7
 8005f80:	781b      	ldrb	r3, [r3, #0]
 8005f82:	001c      	movs	r4, r3
 8005f84:	230f      	movs	r3, #15
 8005f86:	4023      	ands	r3, r4
 8005f88:	3b08      	subs	r3, #8
 8005f8a:	089b      	lsrs	r3, r3, #2
 8005f8c:	430a      	orrs	r2, r1
 8005f8e:	3306      	adds	r3, #6
 8005f90:	009b      	lsls	r3, r3, #2
 8005f92:	18c3      	adds	r3, r0, r3
 8005f94:	3304      	adds	r3, #4
 8005f96:	601a      	str	r2, [r3, #0]
}
 8005f98:	46c0      	nop			@ (mov r8, r8)
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	b003      	add	sp, #12
 8005f9e:	bd90      	pop	{r4, r7, pc}
 8005fa0:	e000e100 	.word	0xe000e100
 8005fa4:	e000ed00 	.word	0xe000ed00

08005fa8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b082      	sub	sp, #8
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	1e5a      	subs	r2, r3, #1
 8005fb4:	2380      	movs	r3, #128	@ 0x80
 8005fb6:	045b      	lsls	r3, r3, #17
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d301      	bcc.n	8005fc0 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	e010      	b.n	8005fe2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8005fec <SysTick_Config+0x44>)
 8005fc2:	687a      	ldr	r2, [r7, #4]
 8005fc4:	3a01      	subs	r2, #1
 8005fc6:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005fc8:	2301      	movs	r3, #1
 8005fca:	425b      	negs	r3, r3
 8005fcc:	2103      	movs	r1, #3
 8005fce:	0018      	movs	r0, r3
 8005fd0:	f7ff ff7c 	bl	8005ecc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005fd4:	4b05      	ldr	r3, [pc, #20]	@ (8005fec <SysTick_Config+0x44>)
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005fda:	4b04      	ldr	r3, [pc, #16]	@ (8005fec <SysTick_Config+0x44>)
 8005fdc:	2207      	movs	r2, #7
 8005fde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	0018      	movs	r0, r3
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	b002      	add	sp, #8
 8005fe8:	bd80      	pop	{r7, pc}
 8005fea:	46c0      	nop			@ (mov r8, r8)
 8005fec:	e000e010 	.word	0xe000e010

08005ff0 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ff0:	b580      	push	{r7, lr}
 8005ff2:	b084      	sub	sp, #16
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	60b9      	str	r1, [r7, #8]
 8005ff8:	607a      	str	r2, [r7, #4]
 8005ffa:	210f      	movs	r1, #15
 8005ffc:	187b      	adds	r3, r7, r1
 8005ffe:	1c02      	adds	r2, r0, #0
 8006000:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8006002:	68ba      	ldr	r2, [r7, #8]
 8006004:	187b      	adds	r3, r7, r1
 8006006:	781b      	ldrb	r3, [r3, #0]
 8006008:	b25b      	sxtb	r3, r3
 800600a:	0011      	movs	r1, r2
 800600c:	0018      	movs	r0, r3
 800600e:	f7ff ff5d 	bl	8005ecc <__NVIC_SetPriority>
}
 8006012:	46c0      	nop			@ (mov r8, r8)
 8006014:	46bd      	mov	sp, r7
 8006016:	b004      	add	sp, #16
 8006018:	bd80      	pop	{r7, pc}

0800601a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800601a:	b580      	push	{r7, lr}
 800601c:	b082      	sub	sp, #8
 800601e:	af00      	add	r7, sp, #0
 8006020:	0002      	movs	r2, r0
 8006022:	1dfb      	adds	r3, r7, #7
 8006024:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006026:	1dfb      	adds	r3, r7, #7
 8006028:	781b      	ldrb	r3, [r3, #0]
 800602a:	b25b      	sxtb	r3, r3
 800602c:	0018      	movs	r0, r3
 800602e:	f7ff ff11 	bl	8005e54 <__NVIC_EnableIRQ>
}
 8006032:	46c0      	nop			@ (mov r8, r8)
 8006034:	46bd      	mov	sp, r7
 8006036:	b002      	add	sp, #8
 8006038:	bd80      	pop	{r7, pc}

0800603a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800603a:	b580      	push	{r7, lr}
 800603c:	b082      	sub	sp, #8
 800603e:	af00      	add	r7, sp, #0
 8006040:	0002      	movs	r2, r0
 8006042:	1dfb      	adds	r3, r7, #7
 8006044:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006046:	1dfb      	adds	r3, r7, #7
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	b25b      	sxtb	r3, r3
 800604c:	0018      	movs	r0, r3
 800604e:	f7ff ff1b 	bl	8005e88 <__NVIC_DisableIRQ>
}
 8006052:	46c0      	nop			@ (mov r8, r8)
 8006054:	46bd      	mov	sp, r7
 8006056:	b002      	add	sp, #8
 8006058:	bd80      	pop	{r7, pc}

0800605a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800605a:	b580      	push	{r7, lr}
 800605c:	b082      	sub	sp, #8
 800605e:	af00      	add	r7, sp, #0
 8006060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	0018      	movs	r0, r3
 8006066:	f7ff ff9f 	bl	8005fa8 <SysTick_Config>
 800606a:	0003      	movs	r3, r0
}
 800606c:	0018      	movs	r0, r3
 800606e:	46bd      	mov	sp, r7
 8006070:	b002      	add	sp, #8
 8006072:	bd80      	pop	{r7, pc}

08006074 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800607c:	230f      	movs	r3, #15
 800607e:	18fb      	adds	r3, r7, r3
 8006080:	2200      	movs	r2, #0
 8006082:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2225      	movs	r2, #37	@ 0x25
 8006088:	5c9b      	ldrb	r3, [r3, r2]
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b02      	cmp	r3, #2
 800608e:	d008      	beq.n	80060a2 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2204      	movs	r2, #4
 8006094:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2224      	movs	r2, #36	@ 0x24
 800609a:	2100      	movs	r1, #0
 800609c:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	e024      	b.n	80060ec <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	681a      	ldr	r2, [r3, #0]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	210e      	movs	r1, #14
 80060ae:	438a      	bics	r2, r1
 80060b0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	2101      	movs	r1, #1
 80060be:	438a      	bics	r2, r1
 80060c0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c6:	221c      	movs	r2, #28
 80060c8:	401a      	ands	r2, r3
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060ce:	2101      	movs	r1, #1
 80060d0:	4091      	lsls	r1, r2
 80060d2:	000a      	movs	r2, r1
 80060d4:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2225      	movs	r2, #37	@ 0x25
 80060da:	2101      	movs	r1, #1
 80060dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2224      	movs	r2, #36	@ 0x24
 80060e2:	2100      	movs	r1, #0
 80060e4:	5499      	strb	r1, [r3, r2]

    return status;
 80060e6:	230f      	movs	r3, #15
 80060e8:	18fb      	adds	r3, r7, r3
 80060ea:	781b      	ldrb	r3, [r3, #0]
  }
}
 80060ec:	0018      	movs	r0, r3
 80060ee:	46bd      	mov	sp, r7
 80060f0:	b004      	add	sp, #16
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060fc:	210f      	movs	r1, #15
 80060fe:	187b      	adds	r3, r7, r1
 8006100:	2200      	movs	r2, #0
 8006102:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2225      	movs	r2, #37	@ 0x25
 8006108:	5c9b      	ldrb	r3, [r3, r2]
 800610a:	b2db      	uxtb	r3, r3
 800610c:	2b02      	cmp	r3, #2
 800610e:	d006      	beq.n	800611e <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2204      	movs	r2, #4
 8006114:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006116:	187b      	adds	r3, r7, r1
 8006118:	2201      	movs	r2, #1
 800611a:	701a      	strb	r2, [r3, #0]
 800611c:	e02a      	b.n	8006174 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	210e      	movs	r1, #14
 800612a:	438a      	bics	r2, r1
 800612c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	2101      	movs	r1, #1
 800613a:	438a      	bics	r2, r1
 800613c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006142:	221c      	movs	r2, #28
 8006144:	401a      	ands	r2, r3
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800614a:	2101      	movs	r1, #1
 800614c:	4091      	lsls	r1, r2
 800614e:	000a      	movs	r2, r1
 8006150:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2225      	movs	r2, #37	@ 0x25
 8006156:	2101      	movs	r1, #1
 8006158:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2224      	movs	r2, #36	@ 0x24
 800615e:	2100      	movs	r1, #0
 8006160:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006166:	2b00      	cmp	r3, #0
 8006168:	d004      	beq.n	8006174 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	0010      	movs	r0, r2
 8006172:	4798      	blx	r3
    }
  }
  return status;
 8006174:	230f      	movs	r3, #15
 8006176:	18fb      	adds	r3, r7, r3
 8006178:	781b      	ldrb	r3, [r3, #0]
}
 800617a:	0018      	movs	r0, r3
 800617c:	46bd      	mov	sp, r7
 800617e:	b004      	add	sp, #16
 8006180:	bd80      	pop	{r7, pc}
	...

08006184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b086      	sub	sp, #24
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800618e:	2300      	movs	r3, #0
 8006190:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006192:	2300      	movs	r3, #0
 8006194:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8006196:	2300      	movs	r3, #0
 8006198:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800619a:	e14f      	b.n	800643c <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2101      	movs	r1, #1
 80061a2:	697a      	ldr	r2, [r7, #20]
 80061a4:	4091      	lsls	r1, r2
 80061a6:	000a      	movs	r2, r1
 80061a8:	4013      	ands	r3, r2
 80061aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d100      	bne.n	80061b4 <HAL_GPIO_Init+0x30>
 80061b2:	e140      	b.n	8006436 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80061b4:	683b      	ldr	r3, [r7, #0]
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	2203      	movs	r2, #3
 80061ba:	4013      	ands	r3, r2
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d005      	beq.n	80061cc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	685b      	ldr	r3, [r3, #4]
 80061c4:	2203      	movs	r2, #3
 80061c6:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d130      	bne.n	800622e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	689b      	ldr	r3, [r3, #8]
 80061d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	005b      	lsls	r3, r3, #1
 80061d6:	2203      	movs	r2, #3
 80061d8:	409a      	lsls	r2, r3
 80061da:	0013      	movs	r3, r2
 80061dc:	43da      	mvns	r2, r3
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	4013      	ands	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	68da      	ldr	r2, [r3, #12]
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	005b      	lsls	r3, r3, #1
 80061ec:	409a      	lsls	r2, r3
 80061ee:	0013      	movs	r3, r2
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006202:	2201      	movs	r2, #1
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	409a      	lsls	r2, r3
 8006208:	0013      	movs	r3, r2
 800620a:	43da      	mvns	r2, r3
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	4013      	ands	r3, r2
 8006210:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006212:	683b      	ldr	r3, [r7, #0]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	091b      	lsrs	r3, r3, #4
 8006218:	2201      	movs	r2, #1
 800621a:	401a      	ands	r2, r3
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	409a      	lsls	r2, r3
 8006220:	0013      	movs	r3, r2
 8006222:	693a      	ldr	r2, [r7, #16]
 8006224:	4313      	orrs	r3, r2
 8006226:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	693a      	ldr	r2, [r7, #16]
 800622c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	2203      	movs	r2, #3
 8006234:	4013      	ands	r3, r2
 8006236:	2b03      	cmp	r3, #3
 8006238:	d017      	beq.n	800626a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	68db      	ldr	r3, [r3, #12]
 800623e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	005b      	lsls	r3, r3, #1
 8006244:	2203      	movs	r2, #3
 8006246:	409a      	lsls	r2, r3
 8006248:	0013      	movs	r3, r2
 800624a:	43da      	mvns	r2, r3
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	4013      	ands	r3, r2
 8006250:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	689a      	ldr	r2, [r3, #8]
 8006256:	697b      	ldr	r3, [r7, #20]
 8006258:	005b      	lsls	r3, r3, #1
 800625a:	409a      	lsls	r2, r3
 800625c:	0013      	movs	r3, r2
 800625e:	693a      	ldr	r2, [r7, #16]
 8006260:	4313      	orrs	r3, r2
 8006262:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	2203      	movs	r2, #3
 8006270:	4013      	ands	r3, r2
 8006272:	2b02      	cmp	r3, #2
 8006274:	d123      	bne.n	80062be <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	08da      	lsrs	r2, r3, #3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	3208      	adds	r2, #8
 800627e:	0092      	lsls	r2, r2, #2
 8006280:	58d3      	ldr	r3, [r2, r3]
 8006282:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	2207      	movs	r2, #7
 8006288:	4013      	ands	r3, r2
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	220f      	movs	r2, #15
 800628e:	409a      	lsls	r2, r3
 8006290:	0013      	movs	r3, r2
 8006292:	43da      	mvns	r2, r3
 8006294:	693b      	ldr	r3, [r7, #16]
 8006296:	4013      	ands	r3, r2
 8006298:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	691a      	ldr	r2, [r3, #16]
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	2107      	movs	r1, #7
 80062a2:	400b      	ands	r3, r1
 80062a4:	009b      	lsls	r3, r3, #2
 80062a6:	409a      	lsls	r2, r3
 80062a8:	0013      	movs	r3, r2
 80062aa:	693a      	ldr	r2, [r7, #16]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80062b0:	697b      	ldr	r3, [r7, #20]
 80062b2:	08da      	lsrs	r2, r3, #3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	3208      	adds	r2, #8
 80062b8:	0092      	lsls	r2, r2, #2
 80062ba:	6939      	ldr	r1, [r7, #16]
 80062bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80062c4:	697b      	ldr	r3, [r7, #20]
 80062c6:	005b      	lsls	r3, r3, #1
 80062c8:	2203      	movs	r2, #3
 80062ca:	409a      	lsls	r2, r3
 80062cc:	0013      	movs	r3, r2
 80062ce:	43da      	mvns	r2, r3
 80062d0:	693b      	ldr	r3, [r7, #16]
 80062d2:	4013      	ands	r3, r2
 80062d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	2203      	movs	r2, #3
 80062dc:	401a      	ands	r2, r3
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	005b      	lsls	r3, r3, #1
 80062e2:	409a      	lsls	r2, r3
 80062e4:	0013      	movs	r3, r2
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	693a      	ldr	r2, [r7, #16]
 80062f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80062f2:	683b      	ldr	r3, [r7, #0]
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	23c0      	movs	r3, #192	@ 0xc0
 80062f8:	029b      	lsls	r3, r3, #10
 80062fa:	4013      	ands	r3, r2
 80062fc:	d100      	bne.n	8006300 <HAL_GPIO_Init+0x17c>
 80062fe:	e09a      	b.n	8006436 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006300:	4b54      	ldr	r3, [pc, #336]	@ (8006454 <HAL_GPIO_Init+0x2d0>)
 8006302:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006304:	4b53      	ldr	r3, [pc, #332]	@ (8006454 <HAL_GPIO_Init+0x2d0>)
 8006306:	2101      	movs	r1, #1
 8006308:	430a      	orrs	r2, r1
 800630a:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800630c:	4a52      	ldr	r2, [pc, #328]	@ (8006458 <HAL_GPIO_Init+0x2d4>)
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	089b      	lsrs	r3, r3, #2
 8006312:	3302      	adds	r3, #2
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	589b      	ldr	r3, [r3, r2]
 8006318:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2203      	movs	r2, #3
 800631e:	4013      	ands	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	220f      	movs	r2, #15
 8006324:	409a      	lsls	r2, r3
 8006326:	0013      	movs	r3, r2
 8006328:	43da      	mvns	r2, r3
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	4013      	ands	r3, r2
 800632e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	23a0      	movs	r3, #160	@ 0xa0
 8006334:	05db      	lsls	r3, r3, #23
 8006336:	429a      	cmp	r2, r3
 8006338:	d019      	beq.n	800636e <HAL_GPIO_Init+0x1ea>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	4a47      	ldr	r2, [pc, #284]	@ (800645c <HAL_GPIO_Init+0x2d8>)
 800633e:	4293      	cmp	r3, r2
 8006340:	d013      	beq.n	800636a <HAL_GPIO_Init+0x1e6>
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a46      	ldr	r2, [pc, #280]	@ (8006460 <HAL_GPIO_Init+0x2dc>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d00d      	beq.n	8006366 <HAL_GPIO_Init+0x1e2>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a45      	ldr	r2, [pc, #276]	@ (8006464 <HAL_GPIO_Init+0x2e0>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d007      	beq.n	8006362 <HAL_GPIO_Init+0x1de>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a44      	ldr	r2, [pc, #272]	@ (8006468 <HAL_GPIO_Init+0x2e4>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d101      	bne.n	800635e <HAL_GPIO_Init+0x1da>
 800635a:	2305      	movs	r3, #5
 800635c:	e008      	b.n	8006370 <HAL_GPIO_Init+0x1ec>
 800635e:	2306      	movs	r3, #6
 8006360:	e006      	b.n	8006370 <HAL_GPIO_Init+0x1ec>
 8006362:	2303      	movs	r3, #3
 8006364:	e004      	b.n	8006370 <HAL_GPIO_Init+0x1ec>
 8006366:	2302      	movs	r3, #2
 8006368:	e002      	b.n	8006370 <HAL_GPIO_Init+0x1ec>
 800636a:	2301      	movs	r3, #1
 800636c:	e000      	b.n	8006370 <HAL_GPIO_Init+0x1ec>
 800636e:	2300      	movs	r3, #0
 8006370:	697a      	ldr	r2, [r7, #20]
 8006372:	2103      	movs	r1, #3
 8006374:	400a      	ands	r2, r1
 8006376:	0092      	lsls	r2, r2, #2
 8006378:	4093      	lsls	r3, r2
 800637a:	693a      	ldr	r2, [r7, #16]
 800637c:	4313      	orrs	r3, r2
 800637e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006380:	4935      	ldr	r1, [pc, #212]	@ (8006458 <HAL_GPIO_Init+0x2d4>)
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	089b      	lsrs	r3, r3, #2
 8006386:	3302      	adds	r3, #2
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800638e:	4b37      	ldr	r3, [pc, #220]	@ (800646c <HAL_GPIO_Init+0x2e8>)
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	43da      	mvns	r2, r3
 8006398:	693b      	ldr	r3, [r7, #16]
 800639a:	4013      	ands	r3, r2
 800639c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	685a      	ldr	r2, [r3, #4]
 80063a2:	2380      	movs	r3, #128	@ 0x80
 80063a4:	035b      	lsls	r3, r3, #13
 80063a6:	4013      	ands	r3, r2
 80063a8:	d003      	beq.n	80063b2 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 80063aa:	693a      	ldr	r2, [r7, #16]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	4313      	orrs	r3, r2
 80063b0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80063b2:	4b2e      	ldr	r3, [pc, #184]	@ (800646c <HAL_GPIO_Init+0x2e8>)
 80063b4:	693a      	ldr	r2, [r7, #16]
 80063b6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80063b8:	4b2c      	ldr	r3, [pc, #176]	@ (800646c <HAL_GPIO_Init+0x2e8>)
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	43da      	mvns	r2, r3
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	4013      	ands	r3, r2
 80063c6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	685a      	ldr	r2, [r3, #4]
 80063cc:	2380      	movs	r3, #128	@ 0x80
 80063ce:	039b      	lsls	r3, r3, #14
 80063d0:	4013      	ands	r3, r2
 80063d2:	d003      	beq.n	80063dc <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80063dc:	4b23      	ldr	r3, [pc, #140]	@ (800646c <HAL_GPIO_Init+0x2e8>)
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80063e2:	4b22      	ldr	r3, [pc, #136]	@ (800646c <HAL_GPIO_Init+0x2e8>)
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	43da      	mvns	r2, r3
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	4013      	ands	r3, r2
 80063f0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	685a      	ldr	r2, [r3, #4]
 80063f6:	2380      	movs	r3, #128	@ 0x80
 80063f8:	029b      	lsls	r3, r3, #10
 80063fa:	4013      	ands	r3, r2
 80063fc:	d003      	beq.n	8006406 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	4313      	orrs	r3, r2
 8006404:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8006406:	4b19      	ldr	r3, [pc, #100]	@ (800646c <HAL_GPIO_Init+0x2e8>)
 8006408:	693a      	ldr	r2, [r7, #16]
 800640a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800640c:	4b17      	ldr	r3, [pc, #92]	@ (800646c <HAL_GPIO_Init+0x2e8>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	43da      	mvns	r2, r3
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	4013      	ands	r3, r2
 800641a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	685a      	ldr	r2, [r3, #4]
 8006420:	2380      	movs	r3, #128	@ 0x80
 8006422:	025b      	lsls	r3, r3, #9
 8006424:	4013      	ands	r3, r2
 8006426:	d003      	beq.n	8006430 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006428:	693a      	ldr	r2, [r7, #16]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	4313      	orrs	r3, r2
 800642e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8006430:	4b0e      	ldr	r3, [pc, #56]	@ (800646c <HAL_GPIO_Init+0x2e8>)
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8006436:	697b      	ldr	r3, [r7, #20]
 8006438:	3301      	adds	r3, #1
 800643a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	697b      	ldr	r3, [r7, #20]
 8006442:	40da      	lsrs	r2, r3
 8006444:	1e13      	subs	r3, r2, #0
 8006446:	d000      	beq.n	800644a <HAL_GPIO_Init+0x2c6>
 8006448:	e6a8      	b.n	800619c <HAL_GPIO_Init+0x18>
  }
}
 800644a:	46c0      	nop			@ (mov r8, r8)
 800644c:	46c0      	nop			@ (mov r8, r8)
 800644e:	46bd      	mov	sp, r7
 8006450:	b006      	add	sp, #24
 8006452:	bd80      	pop	{r7, pc}
 8006454:	40021000 	.word	0x40021000
 8006458:	40010000 	.word	0x40010000
 800645c:	50000400 	.word	0x50000400
 8006460:	50000800 	.word	0x50000800
 8006464:	50000c00 	.word	0x50000c00
 8006468:	50001c00 	.word	0x50001c00
 800646c:	40010400 	.word	0x40010400

08006470 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b086      	sub	sp, #24
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800647a:	2300      	movs	r3, #0
 800647c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800647e:	2300      	movs	r3, #0
 8006480:	613b      	str	r3, [r7, #16]
  uint32_t tmp = 0x00U;
 8006482:	2300      	movs	r3, #0
 8006484:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 8006486:	e0b6      	b.n	80065f6 <HAL_GPIO_DeInit+0x186>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Pin) & (1U << position);
 8006488:	2201      	movs	r2, #1
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	409a      	lsls	r2, r3
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	4013      	ands	r3, r2
 8006492:	613b      	str	r3, [r7, #16]

    if (iocurrent)
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d100      	bne.n	800649c <HAL_GPIO_DeInit+0x2c>
 800649a:	e0a9      	b.n	80065f0 <HAL_GPIO_DeInit+0x180>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800649c:	4a5b      	ldr	r2, [pc, #364]	@ (800660c <HAL_GPIO_DeInit+0x19c>)
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	089b      	lsrs	r3, r3, #2
 80064a2:	3302      	adds	r3, #2
 80064a4:	009b      	lsls	r3, r3, #2
 80064a6:	589b      	ldr	r3, [r3, r2]
 80064a8:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << (4U * (position & 0x03U)));
 80064aa:	697b      	ldr	r3, [r7, #20]
 80064ac:	2203      	movs	r2, #3
 80064ae:	4013      	ands	r3, r2
 80064b0:	009b      	lsls	r3, r3, #2
 80064b2:	220f      	movs	r2, #15
 80064b4:	409a      	lsls	r2, r3
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	4013      	ands	r3, r2
 80064ba:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	23a0      	movs	r3, #160	@ 0xa0
 80064c0:	05db      	lsls	r3, r3, #23
 80064c2:	429a      	cmp	r2, r3
 80064c4:	d019      	beq.n	80064fa <HAL_GPIO_DeInit+0x8a>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	4a51      	ldr	r2, [pc, #324]	@ (8006610 <HAL_GPIO_DeInit+0x1a0>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d013      	beq.n	80064f6 <HAL_GPIO_DeInit+0x86>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	4a50      	ldr	r2, [pc, #320]	@ (8006614 <HAL_GPIO_DeInit+0x1a4>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d00d      	beq.n	80064f2 <HAL_GPIO_DeInit+0x82>
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a4f      	ldr	r2, [pc, #316]	@ (8006618 <HAL_GPIO_DeInit+0x1a8>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d007      	beq.n	80064ee <HAL_GPIO_DeInit+0x7e>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a4e      	ldr	r2, [pc, #312]	@ (800661c <HAL_GPIO_DeInit+0x1ac>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d101      	bne.n	80064ea <HAL_GPIO_DeInit+0x7a>
 80064e6:	2305      	movs	r3, #5
 80064e8:	e008      	b.n	80064fc <HAL_GPIO_DeInit+0x8c>
 80064ea:	2306      	movs	r3, #6
 80064ec:	e006      	b.n	80064fc <HAL_GPIO_DeInit+0x8c>
 80064ee:	2303      	movs	r3, #3
 80064f0:	e004      	b.n	80064fc <HAL_GPIO_DeInit+0x8c>
 80064f2:	2302      	movs	r3, #2
 80064f4:	e002      	b.n	80064fc <HAL_GPIO_DeInit+0x8c>
 80064f6:	2301      	movs	r3, #1
 80064f8:	e000      	b.n	80064fc <HAL_GPIO_DeInit+0x8c>
 80064fa:	2300      	movs	r3, #0
 80064fc:	697a      	ldr	r2, [r7, #20]
 80064fe:	2103      	movs	r1, #3
 8006500:	400a      	ands	r2, r1
 8006502:	0092      	lsls	r2, r2, #2
 8006504:	4093      	lsls	r3, r2
 8006506:	68fa      	ldr	r2, [r7, #12]
 8006508:	429a      	cmp	r2, r3
 800650a:	d132      	bne.n	8006572 <HAL_GPIO_DeInit+0x102>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800650c:	4b44      	ldr	r3, [pc, #272]	@ (8006620 <HAL_GPIO_DeInit+0x1b0>)
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	43d9      	mvns	r1, r3
 8006514:	4b42      	ldr	r3, [pc, #264]	@ (8006620 <HAL_GPIO_DeInit+0x1b0>)
 8006516:	400a      	ands	r2, r1
 8006518:	601a      	str	r2, [r3, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800651a:	4b41      	ldr	r3, [pc, #260]	@ (8006620 <HAL_GPIO_DeInit+0x1b0>)
 800651c:	685a      	ldr	r2, [r3, #4]
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	43d9      	mvns	r1, r3
 8006522:	4b3f      	ldr	r3, [pc, #252]	@ (8006620 <HAL_GPIO_DeInit+0x1b0>)
 8006524:	400a      	ands	r2, r1
 8006526:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006528:	4b3d      	ldr	r3, [pc, #244]	@ (8006620 <HAL_GPIO_DeInit+0x1b0>)
 800652a:	68da      	ldr	r2, [r3, #12]
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	43d9      	mvns	r1, r3
 8006530:	4b3b      	ldr	r3, [pc, #236]	@ (8006620 <HAL_GPIO_DeInit+0x1b0>)
 8006532:	400a      	ands	r2, r1
 8006534:	60da      	str	r2, [r3, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006536:	4b3a      	ldr	r3, [pc, #232]	@ (8006620 <HAL_GPIO_DeInit+0x1b0>)
 8006538:	689a      	ldr	r2, [r3, #8]
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	43d9      	mvns	r1, r3
 800653e:	4b38      	ldr	r3, [pc, #224]	@ (8006620 <HAL_GPIO_DeInit+0x1b0>)
 8006540:	400a      	ands	r2, r1
 8006542:	609a      	str	r2, [r3, #8]

        tmp = (0x0FUL) << (4U * (position & 0x03U));
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	2203      	movs	r2, #3
 8006548:	4013      	ands	r3, r2
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	220f      	movs	r2, #15
 800654e:	409a      	lsls	r2, r3
 8006550:	0013      	movs	r3, r2
 8006552:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006554:	4a2d      	ldr	r2, [pc, #180]	@ (800660c <HAL_GPIO_DeInit+0x19c>)
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	089b      	lsrs	r3, r3, #2
 800655a:	3302      	adds	r3, #2
 800655c:	009b      	lsls	r3, r3, #2
 800655e:	589a      	ldr	r2, [r3, r2]
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	43d9      	mvns	r1, r3
 8006564:	4829      	ldr	r0, [pc, #164]	@ (800660c <HAL_GPIO_DeInit+0x19c>)
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	089b      	lsrs	r3, r3, #2
 800656a:	400a      	ands	r2, r1
 800656c:	3302      	adds	r3, #2
 800656e:	009b      	lsls	r3, r3, #2
 8006570:	501a      	str	r2, [r3, r0]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Analog Mode (reset state) */
      GPIOx->MODER |= (GPIO_MODE_ANALOG << (position * 2U));
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	005b      	lsls	r3, r3, #1
 800657a:	2103      	movs	r1, #3
 800657c:	4099      	lsls	r1, r3
 800657e:	000b      	movs	r3, r1
 8006580:	431a      	orrs	r2, r3
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8006586:	697b      	ldr	r3, [r7, #20]
 8006588:	08da      	lsrs	r2, r3, #3
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	3208      	adds	r2, #8
 800658e:	0092      	lsls	r2, r2, #2
 8006590:	58d3      	ldr	r3, [r2, r3]
 8006592:	697a      	ldr	r2, [r7, #20]
 8006594:	2107      	movs	r1, #7
 8006596:	400a      	ands	r2, r1
 8006598:	0092      	lsls	r2, r2, #2
 800659a:	210f      	movs	r1, #15
 800659c:	4091      	lsls	r1, r2
 800659e:	000a      	movs	r2, r1
 80065a0:	43d1      	mvns	r1, r2
 80065a2:	697a      	ldr	r2, [r7, #20]
 80065a4:	08d2      	lsrs	r2, r2, #3
 80065a6:	4019      	ands	r1, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	3208      	adds	r2, #8
 80065ac:	0092      	lsls	r2, r2, #2
 80065ae:	50d1      	str	r1, [r2, r3]

      /* Deactivate the Pull-up oand Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	697a      	ldr	r2, [r7, #20]
 80065b6:	0052      	lsls	r2, r2, #1
 80065b8:	2103      	movs	r1, #3
 80065ba:	4091      	lsls	r1, r2
 80065bc:	000a      	movs	r2, r1
 80065be:	43d2      	mvns	r2, r2
 80065c0:	401a      	ands	r2, r3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	2101      	movs	r1, #1
 80065cc:	697a      	ldr	r2, [r7, #20]
 80065ce:	4091      	lsls	r1, r2
 80065d0:	000a      	movs	r2, r1
 80065d2:	43d2      	mvns	r2, r2
 80065d4:	401a      	ands	r2, r3
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	697a      	ldr	r2, [r7, #20]
 80065e0:	0052      	lsls	r2, r2, #1
 80065e2:	2103      	movs	r1, #3
 80065e4:	4091      	lsls	r1, r2
 80065e6:	000a      	movs	r2, r1
 80065e8:	43d2      	mvns	r2, r2
 80065ea:	401a      	ands	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	609a      	str	r2, [r3, #8]
    }
    position++;
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	3301      	adds	r3, #1
 80065f4:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0)
 80065f6:	683a      	ldr	r2, [r7, #0]
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	40da      	lsrs	r2, r3
 80065fc:	1e13      	subs	r3, r2, #0
 80065fe:	d000      	beq.n	8006602 <HAL_GPIO_DeInit+0x192>
 8006600:	e742      	b.n	8006488 <HAL_GPIO_DeInit+0x18>
  }
}
 8006602:	46c0      	nop			@ (mov r8, r8)
 8006604:	46c0      	nop			@ (mov r8, r8)
 8006606:	46bd      	mov	sp, r7
 8006608:	b006      	add	sp, #24
 800660a:	bd80      	pop	{r7, pc}
 800660c:	40010000 	.word	0x40010000
 8006610:	50000400 	.word	0x50000400
 8006614:	50000800 	.word	0x50000800
 8006618:	50000c00 	.word	0x50000c00
 800661c:	50001c00 	.word	0x50001c00
 8006620:	40010400 	.word	0x40010400

08006624 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	000a      	movs	r2, r1
 800662e:	1cbb      	adds	r3, r7, #2
 8006630:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	1cba      	adds	r2, r7, #2
 8006638:	8812      	ldrh	r2, [r2, #0]
 800663a:	4013      	ands	r3, r2
 800663c:	d004      	beq.n	8006648 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800663e:	230f      	movs	r3, #15
 8006640:	18fb      	adds	r3, r7, r3
 8006642:	2201      	movs	r2, #1
 8006644:	701a      	strb	r2, [r3, #0]
 8006646:	e003      	b.n	8006650 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006648:	230f      	movs	r3, #15
 800664a:	18fb      	adds	r3, r7, r3
 800664c:	2200      	movs	r2, #0
 800664e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8006650:	230f      	movs	r3, #15
 8006652:	18fb      	adds	r3, r7, r3
 8006654:	781b      	ldrb	r3, [r3, #0]
}
 8006656:	0018      	movs	r0, r3
 8006658:	46bd      	mov	sp, r7
 800665a:	b004      	add	sp, #16
 800665c:	bd80      	pop	{r7, pc}

0800665e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800665e:	b580      	push	{r7, lr}
 8006660:	b082      	sub	sp, #8
 8006662:	af00      	add	r7, sp, #0
 8006664:	6078      	str	r0, [r7, #4]
 8006666:	0008      	movs	r0, r1
 8006668:	0011      	movs	r1, r2
 800666a:	1cbb      	adds	r3, r7, #2
 800666c:	1c02      	adds	r2, r0, #0
 800666e:	801a      	strh	r2, [r3, #0]
 8006670:	1c7b      	adds	r3, r7, #1
 8006672:	1c0a      	adds	r2, r1, #0
 8006674:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006676:	1c7b      	adds	r3, r7, #1
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d004      	beq.n	8006688 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800667e:	1cbb      	adds	r3, r7, #2
 8006680:	881a      	ldrh	r2, [r3, #0]
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8006686:	e003      	b.n	8006690 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8006688:	1cbb      	adds	r3, r7, #2
 800668a:	881a      	ldrh	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8006690:	46c0      	nop			@ (mov r8, r8)
 8006692:	46bd      	mov	sp, r7
 8006694:	b002      	add	sp, #8
 8006696:	bd80      	pop	{r7, pc}

08006698 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	0002      	movs	r2, r0
 80066a0:	1dbb      	adds	r3, r7, #6
 80066a2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80066a4:	4b09      	ldr	r3, [pc, #36]	@ (80066cc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	1dba      	adds	r2, r7, #6
 80066aa:	8812      	ldrh	r2, [r2, #0]
 80066ac:	4013      	ands	r3, r2
 80066ae:	d008      	beq.n	80066c2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80066b0:	4b06      	ldr	r3, [pc, #24]	@ (80066cc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80066b2:	1dba      	adds	r2, r7, #6
 80066b4:	8812      	ldrh	r2, [r2, #0]
 80066b6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80066b8:	1dbb      	adds	r3, r7, #6
 80066ba:	881b      	ldrh	r3, [r3, #0]
 80066bc:	0018      	movs	r0, r3
 80066be:	f000 f807 	bl	80066d0 <HAL_GPIO_EXTI_Callback>
  }
}
 80066c2:	46c0      	nop			@ (mov r8, r8)
 80066c4:	46bd      	mov	sp, r7
 80066c6:	b002      	add	sp, #8
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	46c0      	nop			@ (mov r8, r8)
 80066cc:	40010400 	.word	0x40010400

080066d0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b082      	sub	sp, #8
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	0002      	movs	r2, r0
 80066d8:	1dbb      	adds	r3, r7, #6
 80066da:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80066dc:	46c0      	nop			@ (mov r8, r8)
 80066de:	46bd      	mov	sp, r7
 80066e0:	b002      	add	sp, #8
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b082      	sub	sp, #8
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d101      	bne.n	80066f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e082      	b.n	80067fc <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2241      	movs	r2, #65	@ 0x41
 80066fa:	5c9b      	ldrb	r3, [r3, r2]
 80066fc:	b2db      	uxtb	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d107      	bne.n	8006712 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2240      	movs	r2, #64	@ 0x40
 8006706:	2100      	movs	r1, #0
 8006708:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	0018      	movs	r0, r3
 800670e:	f7fe feaf 	bl	8005470 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2241      	movs	r2, #65	@ 0x41
 8006716:	2124      	movs	r1, #36	@ 0x24
 8006718:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2101      	movs	r1, #1
 8006726:	438a      	bics	r2, r1
 8006728:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	685a      	ldr	r2, [r3, #4]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4934      	ldr	r1, [pc, #208]	@ (8006804 <HAL_I2C_Init+0x120>)
 8006734:	400a      	ands	r2, r1
 8006736:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	689a      	ldr	r2, [r3, #8]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4931      	ldr	r1, [pc, #196]	@ (8006808 <HAL_I2C_Init+0x124>)
 8006744:	400a      	ands	r2, r1
 8006746:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d108      	bne.n	8006762 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	689a      	ldr	r2, [r3, #8]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	2180      	movs	r1, #128	@ 0x80
 800675a:	0209      	lsls	r1, r1, #8
 800675c:	430a      	orrs	r2, r1
 800675e:	609a      	str	r2, [r3, #8]
 8006760:	e007      	b.n	8006772 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	689a      	ldr	r2, [r3, #8]
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	2184      	movs	r1, #132	@ 0x84
 800676c:	0209      	lsls	r1, r1, #8
 800676e:	430a      	orrs	r2, r1
 8006770:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	68db      	ldr	r3, [r3, #12]
 8006776:	2b02      	cmp	r3, #2
 8006778:	d104      	bne.n	8006784 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	2280      	movs	r2, #128	@ 0x80
 8006780:	0112      	lsls	r2, r2, #4
 8006782:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	685a      	ldr	r2, [r3, #4]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	491f      	ldr	r1, [pc, #124]	@ (800680c <HAL_I2C_Init+0x128>)
 8006790:	430a      	orrs	r2, r1
 8006792:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68da      	ldr	r2, [r3, #12]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	491a      	ldr	r1, [pc, #104]	@ (8006808 <HAL_I2C_Init+0x124>)
 80067a0:	400a      	ands	r2, r1
 80067a2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	691a      	ldr	r2, [r3, #16]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	695b      	ldr	r3, [r3, #20]
 80067ac:	431a      	orrs	r2, r3
 80067ae:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	699b      	ldr	r3, [r3, #24]
 80067b4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	430a      	orrs	r2, r1
 80067bc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	69d9      	ldr	r1, [r3, #28]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6a1a      	ldr	r2, [r3, #32]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	430a      	orrs	r2, r1
 80067cc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	2101      	movs	r1, #1
 80067da:	430a      	orrs	r2, r1
 80067dc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2200      	movs	r2, #0
 80067e2:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2241      	movs	r2, #65	@ 0x41
 80067e8:	2120      	movs	r1, #32
 80067ea:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2242      	movs	r2, #66	@ 0x42
 80067f6:	2100      	movs	r1, #0
 80067f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	0018      	movs	r0, r3
 80067fe:	46bd      	mov	sp, r7
 8006800:	b002      	add	sp, #8
 8006802:	bd80      	pop	{r7, pc}
 8006804:	f0ffffff 	.word	0xf0ffffff
 8006808:	ffff7fff 	.word	0xffff7fff
 800680c:	02008000 	.word	0x02008000

08006810 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006810:	b590      	push	{r4, r7, lr}
 8006812:	b089      	sub	sp, #36	@ 0x24
 8006814:	af02      	add	r7, sp, #8
 8006816:	60f8      	str	r0, [r7, #12]
 8006818:	000c      	movs	r4, r1
 800681a:	0010      	movs	r0, r2
 800681c:	0019      	movs	r1, r3
 800681e:	230a      	movs	r3, #10
 8006820:	18fb      	adds	r3, r7, r3
 8006822:	1c22      	adds	r2, r4, #0
 8006824:	801a      	strh	r2, [r3, #0]
 8006826:	2308      	movs	r3, #8
 8006828:	18fb      	adds	r3, r7, r3
 800682a:	1c02      	adds	r2, r0, #0
 800682c:	801a      	strh	r2, [r3, #0]
 800682e:	1dbb      	adds	r3, r7, #6
 8006830:	1c0a      	adds	r2, r1, #0
 8006832:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2241      	movs	r2, #65	@ 0x41
 8006838:	5c9b      	ldrb	r3, [r3, r2]
 800683a:	b2db      	uxtb	r3, r3
 800683c:	2b20      	cmp	r3, #32
 800683e:	d000      	beq.n	8006842 <HAL_I2C_Mem_Write+0x32>
 8006840:	e10c      	b.n	8006a5c <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006844:	2b00      	cmp	r3, #0
 8006846:	d004      	beq.n	8006852 <HAL_I2C_Mem_Write+0x42>
 8006848:	232c      	movs	r3, #44	@ 0x2c
 800684a:	18fb      	adds	r3, r7, r3
 800684c:	881b      	ldrh	r3, [r3, #0]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d105      	bne.n	800685e <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2280      	movs	r2, #128	@ 0x80
 8006856:	0092      	lsls	r2, r2, #2
 8006858:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e0ff      	b.n	8006a5e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2240      	movs	r2, #64	@ 0x40
 8006862:	5c9b      	ldrb	r3, [r3, r2]
 8006864:	2b01      	cmp	r3, #1
 8006866:	d101      	bne.n	800686c <HAL_I2C_Mem_Write+0x5c>
 8006868:	2302      	movs	r3, #2
 800686a:	e0f8      	b.n	8006a5e <HAL_I2C_Mem_Write+0x24e>
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2240      	movs	r2, #64	@ 0x40
 8006870:	2101      	movs	r1, #1
 8006872:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006874:	f7ff f908 	bl	8005a88 <HAL_GetTick>
 8006878:	0003      	movs	r3, r0
 800687a:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800687c:	2380      	movs	r3, #128	@ 0x80
 800687e:	0219      	lsls	r1, r3, #8
 8006880:	68f8      	ldr	r0, [r7, #12]
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	9300      	str	r3, [sp, #0]
 8006886:	2319      	movs	r3, #25
 8006888:	2201      	movs	r2, #1
 800688a:	f000 fb0b 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 800688e:	1e03      	subs	r3, r0, #0
 8006890:	d001      	beq.n	8006896 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e0e3      	b.n	8006a5e <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2241      	movs	r2, #65	@ 0x41
 800689a:	2121      	movs	r1, #33	@ 0x21
 800689c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	2242      	movs	r2, #66	@ 0x42
 80068a2:	2140      	movs	r1, #64	@ 0x40
 80068a4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068b0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	222c      	movs	r2, #44	@ 0x2c
 80068b6:	18ba      	adds	r2, r7, r2
 80068b8:	8812      	ldrh	r2, [r2, #0]
 80068ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2200      	movs	r2, #0
 80068c0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80068c2:	1dbb      	adds	r3, r7, #6
 80068c4:	881c      	ldrh	r4, [r3, #0]
 80068c6:	2308      	movs	r3, #8
 80068c8:	18fb      	adds	r3, r7, r3
 80068ca:	881a      	ldrh	r2, [r3, #0]
 80068cc:	230a      	movs	r3, #10
 80068ce:	18fb      	adds	r3, r7, r3
 80068d0:	8819      	ldrh	r1, [r3, #0]
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	9301      	str	r3, [sp, #4]
 80068d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068da:	9300      	str	r3, [sp, #0]
 80068dc:	0023      	movs	r3, r4
 80068de:	f000 f9f9 	bl	8006cd4 <I2C_RequestMemoryWrite>
 80068e2:	1e03      	subs	r3, r0, #0
 80068e4:	d005      	beq.n	80068f2 <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2240      	movs	r2, #64	@ 0x40
 80068ea:	2100      	movs	r1, #0
 80068ec:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e0b5      	b.n	8006a5e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	2bff      	cmp	r3, #255	@ 0xff
 80068fa:	d911      	bls.n	8006920 <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	22ff      	movs	r2, #255	@ 0xff
 8006900:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006906:	b2da      	uxtb	r2, r3
 8006908:	2380      	movs	r3, #128	@ 0x80
 800690a:	045c      	lsls	r4, r3, #17
 800690c:	230a      	movs	r3, #10
 800690e:	18fb      	adds	r3, r7, r3
 8006910:	8819      	ldrh	r1, [r3, #0]
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	2300      	movs	r3, #0
 8006916:	9300      	str	r3, [sp, #0]
 8006918:	0023      	movs	r3, r4
 800691a:	f000 fc93 	bl	8007244 <I2C_TransferConfig>
 800691e:	e012      	b.n	8006946 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006924:	b29a      	uxth	r2, r3
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800692e:	b2da      	uxtb	r2, r3
 8006930:	2380      	movs	r3, #128	@ 0x80
 8006932:	049c      	lsls	r4, r3, #18
 8006934:	230a      	movs	r3, #10
 8006936:	18fb      	adds	r3, r7, r3
 8006938:	8819      	ldrh	r1, [r3, #0]
 800693a:	68f8      	ldr	r0, [r7, #12]
 800693c:	2300      	movs	r3, #0
 800693e:	9300      	str	r3, [sp, #0]
 8006940:	0023      	movs	r3, r4
 8006942:	f000 fc7f 	bl	8007244 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006946:	697a      	ldr	r2, [r7, #20]
 8006948:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	0018      	movs	r0, r3
 800694e:	f000 faf7 	bl	8006f40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006952:	1e03      	subs	r3, r0, #0
 8006954:	d001      	beq.n	800695a <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8006956:	2301      	movs	r3, #1
 8006958:	e081      	b.n	8006a5e <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695e:	781a      	ldrb	r2, [r3, #0]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800696a:	1c5a      	adds	r2, r3, #1
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006974:	b29b      	uxth	r3, r3
 8006976:	3b01      	subs	r3, #1
 8006978:	b29a      	uxth	r2, r3
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006982:	3b01      	subs	r3, #1
 8006984:	b29a      	uxth	r2, r3
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800698e:	b29b      	uxth	r3, r3
 8006990:	2b00      	cmp	r3, #0
 8006992:	d03a      	beq.n	8006a0a <HAL_I2C_Mem_Write+0x1fa>
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006998:	2b00      	cmp	r3, #0
 800699a:	d136      	bne.n	8006a0a <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800699c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	0013      	movs	r3, r2
 80069a6:	2200      	movs	r2, #0
 80069a8:	2180      	movs	r1, #128	@ 0x80
 80069aa:	f000 fa7b 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 80069ae:	1e03      	subs	r3, r0, #0
 80069b0:	d001      	beq.n	80069b6 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80069b2:	2301      	movs	r3, #1
 80069b4:	e053      	b.n	8006a5e <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	2bff      	cmp	r3, #255	@ 0xff
 80069be:	d911      	bls.n	80069e4 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	22ff      	movs	r2, #255	@ 0xff
 80069c4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069ca:	b2da      	uxtb	r2, r3
 80069cc:	2380      	movs	r3, #128	@ 0x80
 80069ce:	045c      	lsls	r4, r3, #17
 80069d0:	230a      	movs	r3, #10
 80069d2:	18fb      	adds	r3, r7, r3
 80069d4:	8819      	ldrh	r1, [r3, #0]
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	2300      	movs	r3, #0
 80069da:	9300      	str	r3, [sp, #0]
 80069dc:	0023      	movs	r3, r4
 80069de:	f000 fc31 	bl	8007244 <I2C_TransferConfig>
 80069e2:	e012      	b.n	8006a0a <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069e8:	b29a      	uxth	r2, r3
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069f2:	b2da      	uxtb	r2, r3
 80069f4:	2380      	movs	r3, #128	@ 0x80
 80069f6:	049c      	lsls	r4, r3, #18
 80069f8:	230a      	movs	r3, #10
 80069fa:	18fb      	adds	r3, r7, r3
 80069fc:	8819      	ldrh	r1, [r3, #0]
 80069fe:	68f8      	ldr	r0, [r7, #12]
 8006a00:	2300      	movs	r3, #0
 8006a02:	9300      	str	r3, [sp, #0]
 8006a04:	0023      	movs	r3, r4
 8006a06:	f000 fc1d 	bl	8007244 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d198      	bne.n	8006946 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a14:	697a      	ldr	r2, [r7, #20]
 8006a16:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	0018      	movs	r0, r3
 8006a1c:	f000 fad6 	bl	8006fcc <I2C_WaitOnSTOPFlagUntilTimeout>
 8006a20:	1e03      	subs	r3, r0, #0
 8006a22:	d001      	beq.n	8006a28 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	e01a      	b.n	8006a5e <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2220      	movs	r2, #32
 8006a2e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	685a      	ldr	r2, [r3, #4]
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	490b      	ldr	r1, [pc, #44]	@ (8006a68 <HAL_I2C_Mem_Write+0x258>)
 8006a3c:	400a      	ands	r2, r1
 8006a3e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	2241      	movs	r2, #65	@ 0x41
 8006a44:	2120      	movs	r1, #32
 8006a46:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	2242      	movs	r2, #66	@ 0x42
 8006a4c:	2100      	movs	r1, #0
 8006a4e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	2240      	movs	r2, #64	@ 0x40
 8006a54:	2100      	movs	r1, #0
 8006a56:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006a58:	2300      	movs	r3, #0
 8006a5a:	e000      	b.n	8006a5e <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8006a5c:	2302      	movs	r3, #2
  }
}
 8006a5e:	0018      	movs	r0, r3
 8006a60:	46bd      	mov	sp, r7
 8006a62:	b007      	add	sp, #28
 8006a64:	bd90      	pop	{r4, r7, pc}
 8006a66:	46c0      	nop			@ (mov r8, r8)
 8006a68:	fe00e800 	.word	0xfe00e800

08006a6c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a6c:	b590      	push	{r4, r7, lr}
 8006a6e:	b089      	sub	sp, #36	@ 0x24
 8006a70:	af02      	add	r7, sp, #8
 8006a72:	60f8      	str	r0, [r7, #12]
 8006a74:	000c      	movs	r4, r1
 8006a76:	0010      	movs	r0, r2
 8006a78:	0019      	movs	r1, r3
 8006a7a:	230a      	movs	r3, #10
 8006a7c:	18fb      	adds	r3, r7, r3
 8006a7e:	1c22      	adds	r2, r4, #0
 8006a80:	801a      	strh	r2, [r3, #0]
 8006a82:	2308      	movs	r3, #8
 8006a84:	18fb      	adds	r3, r7, r3
 8006a86:	1c02      	adds	r2, r0, #0
 8006a88:	801a      	strh	r2, [r3, #0]
 8006a8a:	1dbb      	adds	r3, r7, #6
 8006a8c:	1c0a      	adds	r2, r1, #0
 8006a8e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2241      	movs	r2, #65	@ 0x41
 8006a94:	5c9b      	ldrb	r3, [r3, r2]
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	2b20      	cmp	r3, #32
 8006a9a:	d000      	beq.n	8006a9e <HAL_I2C_Mem_Read+0x32>
 8006a9c:	e110      	b.n	8006cc0 <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d004      	beq.n	8006aae <HAL_I2C_Mem_Read+0x42>
 8006aa4:	232c      	movs	r3, #44	@ 0x2c
 8006aa6:	18fb      	adds	r3, r7, r3
 8006aa8:	881b      	ldrh	r3, [r3, #0]
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d105      	bne.n	8006aba <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	2280      	movs	r2, #128	@ 0x80
 8006ab2:	0092      	lsls	r2, r2, #2
 8006ab4:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	e103      	b.n	8006cc2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2240      	movs	r2, #64	@ 0x40
 8006abe:	5c9b      	ldrb	r3, [r3, r2]
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d101      	bne.n	8006ac8 <HAL_I2C_Mem_Read+0x5c>
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	e0fc      	b.n	8006cc2 <HAL_I2C_Mem_Read+0x256>
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	2240      	movs	r2, #64	@ 0x40
 8006acc:	2101      	movs	r1, #1
 8006ace:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006ad0:	f7fe ffda 	bl	8005a88 <HAL_GetTick>
 8006ad4:	0003      	movs	r3, r0
 8006ad6:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006ad8:	2380      	movs	r3, #128	@ 0x80
 8006ada:	0219      	lsls	r1, r3, #8
 8006adc:	68f8      	ldr	r0, [r7, #12]
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	9300      	str	r3, [sp, #0]
 8006ae2:	2319      	movs	r3, #25
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f000 f9dd 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006aea:	1e03      	subs	r3, r0, #0
 8006aec:	d001      	beq.n	8006af2 <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e0e7      	b.n	8006cc2 <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2241      	movs	r2, #65	@ 0x41
 8006af6:	2122      	movs	r1, #34	@ 0x22
 8006af8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	2242      	movs	r2, #66	@ 0x42
 8006afe:	2140      	movs	r1, #64	@ 0x40
 8006b00:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	2200      	movs	r2, #0
 8006b06:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006b0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	222c      	movs	r2, #44	@ 0x2c
 8006b12:	18ba      	adds	r2, r7, r2
 8006b14:	8812      	ldrh	r2, [r2, #0]
 8006b16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006b1e:	1dbb      	adds	r3, r7, #6
 8006b20:	881c      	ldrh	r4, [r3, #0]
 8006b22:	2308      	movs	r3, #8
 8006b24:	18fb      	adds	r3, r7, r3
 8006b26:	881a      	ldrh	r2, [r3, #0]
 8006b28:	230a      	movs	r3, #10
 8006b2a:	18fb      	adds	r3, r7, r3
 8006b2c:	8819      	ldrh	r1, [r3, #0]
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	697b      	ldr	r3, [r7, #20]
 8006b32:	9301      	str	r3, [sp, #4]
 8006b34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b36:	9300      	str	r3, [sp, #0]
 8006b38:	0023      	movs	r3, r4
 8006b3a:	f000 f92f 	bl	8006d9c <I2C_RequestMemoryRead>
 8006b3e:	1e03      	subs	r3, r0, #0
 8006b40:	d005      	beq.n	8006b4e <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2240      	movs	r2, #64	@ 0x40
 8006b46:	2100      	movs	r1, #0
 8006b48:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e0b9      	b.n	8006cc2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	2bff      	cmp	r3, #255	@ 0xff
 8006b56:	d911      	bls.n	8006b7c <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	22ff      	movs	r2, #255	@ 0xff
 8006b5c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b62:	b2da      	uxtb	r2, r3
 8006b64:	2380      	movs	r3, #128	@ 0x80
 8006b66:	045c      	lsls	r4, r3, #17
 8006b68:	230a      	movs	r3, #10
 8006b6a:	18fb      	adds	r3, r7, r3
 8006b6c:	8819      	ldrh	r1, [r3, #0]
 8006b6e:	68f8      	ldr	r0, [r7, #12]
 8006b70:	4b56      	ldr	r3, [pc, #344]	@ (8006ccc <HAL_I2C_Mem_Read+0x260>)
 8006b72:	9300      	str	r3, [sp, #0]
 8006b74:	0023      	movs	r3, r4
 8006b76:	f000 fb65 	bl	8007244 <I2C_TransferConfig>
 8006b7a:	e012      	b.n	8006ba2 <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b80:	b29a      	uxth	r2, r3
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b8a:	b2da      	uxtb	r2, r3
 8006b8c:	2380      	movs	r3, #128	@ 0x80
 8006b8e:	049c      	lsls	r4, r3, #18
 8006b90:	230a      	movs	r3, #10
 8006b92:	18fb      	adds	r3, r7, r3
 8006b94:	8819      	ldrh	r1, [r3, #0]
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	4b4c      	ldr	r3, [pc, #304]	@ (8006ccc <HAL_I2C_Mem_Read+0x260>)
 8006b9a:	9300      	str	r3, [sp, #0]
 8006b9c:	0023      	movs	r3, r4
 8006b9e:	f000 fb51 	bl	8007244 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8006ba2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006ba4:	68f8      	ldr	r0, [r7, #12]
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	0013      	movs	r3, r2
 8006bac:	2200      	movs	r2, #0
 8006bae:	2104      	movs	r1, #4
 8006bb0:	f000 f978 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006bb4:	1e03      	subs	r3, r0, #0
 8006bb6:	d001      	beq.n	8006bbc <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8006bb8:	2301      	movs	r3, #1
 8006bba:	e082      	b.n	8006cc2 <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc6:	b2d2      	uxtb	r2, r2
 8006bc8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bce:	1c5a      	adds	r2, r3, #1
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bd8:	3b01      	subs	r3, #1
 8006bda:	b29a      	uxth	r2, r3
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006be4:	b29b      	uxth	r3, r3
 8006be6:	3b01      	subs	r3, #1
 8006be8:	b29a      	uxth	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d03a      	beq.n	8006c6e <HAL_I2C_Mem_Read+0x202>
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d136      	bne.n	8006c6e <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c02:	68f8      	ldr	r0, [r7, #12]
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	9300      	str	r3, [sp, #0]
 8006c08:	0013      	movs	r3, r2
 8006c0a:	2200      	movs	r2, #0
 8006c0c:	2180      	movs	r1, #128	@ 0x80
 8006c0e:	f000 f949 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006c12:	1e03      	subs	r3, r0, #0
 8006c14:	d001      	beq.n	8006c1a <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8006c16:	2301      	movs	r3, #1
 8006c18:	e053      	b.n	8006cc2 <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	2bff      	cmp	r3, #255	@ 0xff
 8006c22:	d911      	bls.n	8006c48 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	22ff      	movs	r2, #255	@ 0xff
 8006c28:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c2e:	b2da      	uxtb	r2, r3
 8006c30:	2380      	movs	r3, #128	@ 0x80
 8006c32:	045c      	lsls	r4, r3, #17
 8006c34:	230a      	movs	r3, #10
 8006c36:	18fb      	adds	r3, r7, r3
 8006c38:	8819      	ldrh	r1, [r3, #0]
 8006c3a:	68f8      	ldr	r0, [r7, #12]
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	9300      	str	r3, [sp, #0]
 8006c40:	0023      	movs	r3, r4
 8006c42:	f000 faff 	bl	8007244 <I2C_TransferConfig>
 8006c46:	e012      	b.n	8006c6e <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c4c:	b29a      	uxth	r2, r3
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c56:	b2da      	uxtb	r2, r3
 8006c58:	2380      	movs	r3, #128	@ 0x80
 8006c5a:	049c      	lsls	r4, r3, #18
 8006c5c:	230a      	movs	r3, #10
 8006c5e:	18fb      	adds	r3, r7, r3
 8006c60:	8819      	ldrh	r1, [r3, #0]
 8006c62:	68f8      	ldr	r0, [r7, #12]
 8006c64:	2300      	movs	r3, #0
 8006c66:	9300      	str	r3, [sp, #0]
 8006c68:	0023      	movs	r3, r4
 8006c6a:	f000 faeb 	bl	8007244 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c72:	b29b      	uxth	r3, r3
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d194      	bne.n	8006ba2 <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c78:	697a      	ldr	r2, [r7, #20]
 8006c7a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	0018      	movs	r0, r3
 8006c80:	f000 f9a4 	bl	8006fcc <I2C_WaitOnSTOPFlagUntilTimeout>
 8006c84:	1e03      	subs	r3, r0, #0
 8006c86:	d001      	beq.n	8006c8c <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	e01a      	b.n	8006cc2 <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	2220      	movs	r2, #32
 8006c92:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	685a      	ldr	r2, [r3, #4]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	490c      	ldr	r1, [pc, #48]	@ (8006cd0 <HAL_I2C_Mem_Read+0x264>)
 8006ca0:	400a      	ands	r2, r1
 8006ca2:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2241      	movs	r2, #65	@ 0x41
 8006ca8:	2120      	movs	r1, #32
 8006caa:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2242      	movs	r2, #66	@ 0x42
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2240      	movs	r2, #64	@ 0x40
 8006cb8:	2100      	movs	r1, #0
 8006cba:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	e000      	b.n	8006cc2 <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 8006cc0:	2302      	movs	r3, #2
  }
}
 8006cc2:	0018      	movs	r0, r3
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	b007      	add	sp, #28
 8006cc8:	bd90      	pop	{r4, r7, pc}
 8006cca:	46c0      	nop			@ (mov r8, r8)
 8006ccc:	80002400 	.word	0x80002400
 8006cd0:	fe00e800 	.word	0xfe00e800

08006cd4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006cd4:	b5b0      	push	{r4, r5, r7, lr}
 8006cd6:	b086      	sub	sp, #24
 8006cd8:	af02      	add	r7, sp, #8
 8006cda:	60f8      	str	r0, [r7, #12]
 8006cdc:	000c      	movs	r4, r1
 8006cde:	0010      	movs	r0, r2
 8006ce0:	0019      	movs	r1, r3
 8006ce2:	250a      	movs	r5, #10
 8006ce4:	197b      	adds	r3, r7, r5
 8006ce6:	1c22      	adds	r2, r4, #0
 8006ce8:	801a      	strh	r2, [r3, #0]
 8006cea:	2308      	movs	r3, #8
 8006cec:	18fb      	adds	r3, r7, r3
 8006cee:	1c02      	adds	r2, r0, #0
 8006cf0:	801a      	strh	r2, [r3, #0]
 8006cf2:	1dbb      	adds	r3, r7, #6
 8006cf4:	1c0a      	adds	r2, r1, #0
 8006cf6:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8006cf8:	1dbb      	adds	r3, r7, #6
 8006cfa:	881b      	ldrh	r3, [r3, #0]
 8006cfc:	b2da      	uxtb	r2, r3
 8006cfe:	2380      	movs	r3, #128	@ 0x80
 8006d00:	045c      	lsls	r4, r3, #17
 8006d02:	197b      	adds	r3, r7, r5
 8006d04:	8819      	ldrh	r1, [r3, #0]
 8006d06:	68f8      	ldr	r0, [r7, #12]
 8006d08:	4b23      	ldr	r3, [pc, #140]	@ (8006d98 <I2C_RequestMemoryWrite+0xc4>)
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	0023      	movs	r3, r4
 8006d0e:	f000 fa99 	bl	8007244 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d14:	6a39      	ldr	r1, [r7, #32]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	0018      	movs	r0, r3
 8006d1a:	f000 f911 	bl	8006f40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d1e:	1e03      	subs	r3, r0, #0
 8006d20:	d001      	beq.n	8006d26 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e033      	b.n	8006d8e <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d26:	1dbb      	adds	r3, r7, #6
 8006d28:	881b      	ldrh	r3, [r3, #0]
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d107      	bne.n	8006d3e <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d2e:	2308      	movs	r3, #8
 8006d30:	18fb      	adds	r3, r7, r3
 8006d32:	881b      	ldrh	r3, [r3, #0]
 8006d34:	b2da      	uxtb	r2, r3
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d3c:	e019      	b.n	8006d72 <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006d3e:	2308      	movs	r3, #8
 8006d40:	18fb      	adds	r3, r7, r3
 8006d42:	881b      	ldrh	r3, [r3, #0]
 8006d44:	0a1b      	lsrs	r3, r3, #8
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	b2da      	uxtb	r2, r3
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d52:	6a39      	ldr	r1, [r7, #32]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	0018      	movs	r0, r3
 8006d58:	f000 f8f2 	bl	8006f40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006d5c:	1e03      	subs	r3, r0, #0
 8006d5e:	d001      	beq.n	8006d64 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 8006d60:	2301      	movs	r3, #1
 8006d62:	e014      	b.n	8006d8e <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006d64:	2308      	movs	r3, #8
 8006d66:	18fb      	adds	r3, r7, r3
 8006d68:	881b      	ldrh	r3, [r3, #0]
 8006d6a:	b2da      	uxtb	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8006d72:	6a3a      	ldr	r2, [r7, #32]
 8006d74:	68f8      	ldr	r0, [r7, #12]
 8006d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	0013      	movs	r3, r2
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	2180      	movs	r1, #128	@ 0x80
 8006d80:	f000 f890 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006d84:	1e03      	subs	r3, r0, #0
 8006d86:	d001      	beq.n	8006d8c <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	e000      	b.n	8006d8e <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	0018      	movs	r0, r3
 8006d90:	46bd      	mov	sp, r7
 8006d92:	b004      	add	sp, #16
 8006d94:	bdb0      	pop	{r4, r5, r7, pc}
 8006d96:	46c0      	nop			@ (mov r8, r8)
 8006d98:	80002000 	.word	0x80002000

08006d9c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8006d9c:	b5b0      	push	{r4, r5, r7, lr}
 8006d9e:	b086      	sub	sp, #24
 8006da0:	af02      	add	r7, sp, #8
 8006da2:	60f8      	str	r0, [r7, #12]
 8006da4:	000c      	movs	r4, r1
 8006da6:	0010      	movs	r0, r2
 8006da8:	0019      	movs	r1, r3
 8006daa:	250a      	movs	r5, #10
 8006dac:	197b      	adds	r3, r7, r5
 8006dae:	1c22      	adds	r2, r4, #0
 8006db0:	801a      	strh	r2, [r3, #0]
 8006db2:	2308      	movs	r3, #8
 8006db4:	18fb      	adds	r3, r7, r3
 8006db6:	1c02      	adds	r2, r0, #0
 8006db8:	801a      	strh	r2, [r3, #0]
 8006dba:	1dbb      	adds	r3, r7, #6
 8006dbc:	1c0a      	adds	r2, r1, #0
 8006dbe:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8006dc0:	1dbb      	adds	r3, r7, #6
 8006dc2:	881b      	ldrh	r3, [r3, #0]
 8006dc4:	b2da      	uxtb	r2, r3
 8006dc6:	197b      	adds	r3, r7, r5
 8006dc8:	8819      	ldrh	r1, [r3, #0]
 8006dca:	68f8      	ldr	r0, [r7, #12]
 8006dcc:	4b23      	ldr	r3, [pc, #140]	@ (8006e5c <I2C_RequestMemoryRead+0xc0>)
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f000 fa37 	bl	8007244 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006dd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dd8:	6a39      	ldr	r1, [r7, #32]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	0018      	movs	r0, r3
 8006dde:	f000 f8af 	bl	8006f40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006de2:	1e03      	subs	r3, r0, #0
 8006de4:	d001      	beq.n	8006dea <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e033      	b.n	8006e52 <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006dea:	1dbb      	adds	r3, r7, #6
 8006dec:	881b      	ldrh	r3, [r3, #0]
 8006dee:	2b01      	cmp	r3, #1
 8006df0:	d107      	bne.n	8006e02 <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006df2:	2308      	movs	r3, #8
 8006df4:	18fb      	adds	r3, r7, r3
 8006df6:	881b      	ldrh	r3, [r3, #0]
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e00:	e019      	b.n	8006e36 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8006e02:	2308      	movs	r3, #8
 8006e04:	18fb      	adds	r3, r7, r3
 8006e06:	881b      	ldrh	r3, [r3, #0]
 8006e08:	0a1b      	lsrs	r3, r3, #8
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	b2da      	uxtb	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e16:	6a39      	ldr	r1, [r7, #32]
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	0018      	movs	r0, r3
 8006e1c:	f000 f890 	bl	8006f40 <I2C_WaitOnTXISFlagUntilTimeout>
 8006e20:	1e03      	subs	r3, r0, #0
 8006e22:	d001      	beq.n	8006e28 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e014      	b.n	8006e52 <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8006e28:	2308      	movs	r3, #8
 8006e2a:	18fb      	adds	r3, r7, r3
 8006e2c:	881b      	ldrh	r3, [r3, #0]
 8006e2e:	b2da      	uxtb	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8006e36:	6a3a      	ldr	r2, [r7, #32]
 8006e38:	68f8      	ldr	r0, [r7, #12]
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3c:	9300      	str	r3, [sp, #0]
 8006e3e:	0013      	movs	r3, r2
 8006e40:	2200      	movs	r2, #0
 8006e42:	2140      	movs	r1, #64	@ 0x40
 8006e44:	f000 f82e 	bl	8006ea4 <I2C_WaitOnFlagUntilTimeout>
 8006e48:	1e03      	subs	r3, r0, #0
 8006e4a:	d001      	beq.n	8006e50 <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e000      	b.n	8006e52 <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 8006e50:	2300      	movs	r3, #0
}
 8006e52:	0018      	movs	r0, r3
 8006e54:	46bd      	mov	sp, r7
 8006e56:	b004      	add	sp, #16
 8006e58:	bdb0      	pop	{r4, r5, r7, pc}
 8006e5a:	46c0      	nop			@ (mov r8, r8)
 8006e5c:	80002000 	.word	0x80002000

08006e60 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	b082      	sub	sp, #8
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	699b      	ldr	r3, [r3, #24]
 8006e6e:	2202      	movs	r2, #2
 8006e70:	4013      	ands	r3, r2
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d103      	bne.n	8006e7e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	2201      	movs	r2, #1
 8006e86:	4013      	ands	r3, r2
 8006e88:	2b01      	cmp	r3, #1
 8006e8a:	d007      	beq.n	8006e9c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	699a      	ldr	r2, [r3, #24]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	2101      	movs	r1, #1
 8006e98:	430a      	orrs	r2, r1
 8006e9a:	619a      	str	r2, [r3, #24]
  }
}
 8006e9c:	46c0      	nop			@ (mov r8, r8)
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	b002      	add	sp, #8
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b084      	sub	sp, #16
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	603b      	str	r3, [r7, #0]
 8006eb0:	1dfb      	adds	r3, r7, #7
 8006eb2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006eb4:	e030      	b.n	8006f18 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	3301      	adds	r3, #1
 8006eba:	d02d      	beq.n	8006f18 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ebc:	f7fe fde4 	bl	8005a88 <HAL_GetTick>
 8006ec0:	0002      	movs	r2, r0
 8006ec2:	69bb      	ldr	r3, [r7, #24]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	683a      	ldr	r2, [r7, #0]
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d302      	bcc.n	8006ed2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d122      	bne.n	8006f18 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	699b      	ldr	r3, [r3, #24]
 8006ed8:	68ba      	ldr	r2, [r7, #8]
 8006eda:	4013      	ands	r3, r2
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	1ad3      	subs	r3, r2, r3
 8006ee0:	425a      	negs	r2, r3
 8006ee2:	4153      	adcs	r3, r2
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	001a      	movs	r2, r3
 8006ee8:	1dfb      	adds	r3, r7, #7
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d113      	bne.n	8006f18 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	431a      	orrs	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	2241      	movs	r2, #65	@ 0x41
 8006f00:	2120      	movs	r1, #32
 8006f02:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2242      	movs	r2, #66	@ 0x42
 8006f08:	2100      	movs	r1, #0
 8006f0a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2240      	movs	r2, #64	@ 0x40
 8006f10:	2100      	movs	r1, #0
 8006f12:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8006f14:	2301      	movs	r3, #1
 8006f16:	e00f      	b.n	8006f38 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	4013      	ands	r3, r2
 8006f22:	68ba      	ldr	r2, [r7, #8]
 8006f24:	1ad3      	subs	r3, r2, r3
 8006f26:	425a      	negs	r2, r3
 8006f28:	4153      	adcs	r3, r2
 8006f2a:	b2db      	uxtb	r3, r3
 8006f2c:	001a      	movs	r2, r3
 8006f2e:	1dfb      	adds	r3, r7, #7
 8006f30:	781b      	ldrb	r3, [r3, #0]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d0bf      	beq.n	8006eb6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f36:	2300      	movs	r3, #0
}
 8006f38:	0018      	movs	r0, r3
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	b004      	add	sp, #16
 8006f3e:	bd80      	pop	{r7, pc}

08006f40 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006f40:	b580      	push	{r7, lr}
 8006f42:	b084      	sub	sp, #16
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	60f8      	str	r0, [r7, #12]
 8006f48:	60b9      	str	r1, [r7, #8]
 8006f4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006f4c:	e032      	b.n	8006fb4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	68b9      	ldr	r1, [r7, #8]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	0018      	movs	r0, r3
 8006f56:	f000 f87d 	bl	8007054 <I2C_IsErrorOccurred>
 8006f5a:	1e03      	subs	r3, r0, #0
 8006f5c:	d001      	beq.n	8006f62 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e030      	b.n	8006fc4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	3301      	adds	r3, #1
 8006f66:	d025      	beq.n	8006fb4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f68:	f7fe fd8e 	bl	8005a88 <HAL_GetTick>
 8006f6c:	0002      	movs	r2, r0
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	1ad3      	subs	r3, r2, r3
 8006f72:	68ba      	ldr	r2, [r7, #8]
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d302      	bcc.n	8006f7e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d11a      	bne.n	8006fb4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	699b      	ldr	r3, [r3, #24]
 8006f84:	2202      	movs	r2, #2
 8006f86:	4013      	ands	r3, r2
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d013      	beq.n	8006fb4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f90:	2220      	movs	r2, #32
 8006f92:	431a      	orrs	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2241      	movs	r2, #65	@ 0x41
 8006f9c:	2120      	movs	r1, #32
 8006f9e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2242      	movs	r2, #66	@ 0x42
 8006fa4:	2100      	movs	r1, #0
 8006fa6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2240      	movs	r2, #64	@ 0x40
 8006fac:	2100      	movs	r1, #0
 8006fae:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e007      	b.n	8006fc4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	2202      	movs	r2, #2
 8006fbc:	4013      	ands	r3, r2
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	d1c5      	bne.n	8006f4e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006fc2:	2300      	movs	r3, #0
}
 8006fc4:	0018      	movs	r0, r3
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	b004      	add	sp, #16
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	60f8      	str	r0, [r7, #12]
 8006fd4:	60b9      	str	r1, [r7, #8]
 8006fd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006fd8:	e02f      	b.n	800703a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006fda:	687a      	ldr	r2, [r7, #4]
 8006fdc:	68b9      	ldr	r1, [r7, #8]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	0018      	movs	r0, r3
 8006fe2:	f000 f837 	bl	8007054 <I2C_IsErrorOccurred>
 8006fe6:	1e03      	subs	r3, r0, #0
 8006fe8:	d001      	beq.n	8006fee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006fea:	2301      	movs	r3, #1
 8006fec:	e02d      	b.n	800704a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fee:	f7fe fd4b 	bl	8005a88 <HAL_GetTick>
 8006ff2:	0002      	movs	r2, r0
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	1ad3      	subs	r3, r2, r3
 8006ff8:	68ba      	ldr	r2, [r7, #8]
 8006ffa:	429a      	cmp	r2, r3
 8006ffc:	d302      	bcc.n	8007004 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	2b00      	cmp	r3, #0
 8007002:	d11a      	bne.n	800703a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	699b      	ldr	r3, [r3, #24]
 800700a:	2220      	movs	r2, #32
 800700c:	4013      	ands	r3, r2
 800700e:	2b20      	cmp	r3, #32
 8007010:	d013      	beq.n	800703a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007016:	2220      	movs	r2, #32
 8007018:	431a      	orrs	r2, r3
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2241      	movs	r2, #65	@ 0x41
 8007022:	2120      	movs	r1, #32
 8007024:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2242      	movs	r2, #66	@ 0x42
 800702a:	2100      	movs	r1, #0
 800702c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2240      	movs	r2, #64	@ 0x40
 8007032:	2100      	movs	r1, #0
 8007034:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e007      	b.n	800704a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	2220      	movs	r2, #32
 8007042:	4013      	ands	r3, r2
 8007044:	2b20      	cmp	r3, #32
 8007046:	d1c8      	bne.n	8006fda <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	0018      	movs	r0, r3
 800704c:	46bd      	mov	sp, r7
 800704e:	b004      	add	sp, #16
 8007050:	bd80      	pop	{r7, pc}
	...

08007054 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b08a      	sub	sp, #40	@ 0x28
 8007058:	af00      	add	r7, sp, #0
 800705a:	60f8      	str	r0, [r7, #12]
 800705c:	60b9      	str	r1, [r7, #8]
 800705e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007060:	2327      	movs	r3, #39	@ 0x27
 8007062:	18fb      	adds	r3, r7, r3
 8007064:	2200      	movs	r2, #0
 8007066:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007070:	2300      	movs	r3, #0
 8007072:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007078:	69bb      	ldr	r3, [r7, #24]
 800707a:	2210      	movs	r2, #16
 800707c:	4013      	ands	r3, r2
 800707e:	d100      	bne.n	8007082 <I2C_IsErrorOccurred+0x2e>
 8007080:	e079      	b.n	8007176 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2210      	movs	r2, #16
 8007088:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800708a:	e057      	b.n	800713c <I2C_IsErrorOccurred+0xe8>
 800708c:	2227      	movs	r2, #39	@ 0x27
 800708e:	18bb      	adds	r3, r7, r2
 8007090:	18ba      	adds	r2, r7, r2
 8007092:	7812      	ldrb	r2, [r2, #0]
 8007094:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	3301      	adds	r3, #1
 800709a:	d04f      	beq.n	800713c <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800709c:	f7fe fcf4 	bl	8005a88 <HAL_GetTick>
 80070a0:	0002      	movs	r2, r0
 80070a2:	69fb      	ldr	r3, [r7, #28]
 80070a4:	1ad3      	subs	r3, r2, r3
 80070a6:	68ba      	ldr	r2, [r7, #8]
 80070a8:	429a      	cmp	r2, r3
 80070aa:	d302      	bcc.n	80070b2 <I2C_IsErrorOccurred+0x5e>
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d144      	bne.n	800713c <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	685a      	ldr	r2, [r3, #4]
 80070b8:	2380      	movs	r3, #128	@ 0x80
 80070ba:	01db      	lsls	r3, r3, #7
 80070bc:	4013      	ands	r3, r2
 80070be:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80070c0:	2013      	movs	r0, #19
 80070c2:	183b      	adds	r3, r7, r0
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	2142      	movs	r1, #66	@ 0x42
 80070c8:	5c52      	ldrb	r2, [r2, r1]
 80070ca:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	699a      	ldr	r2, [r3, #24]
 80070d2:	2380      	movs	r3, #128	@ 0x80
 80070d4:	021b      	lsls	r3, r3, #8
 80070d6:	401a      	ands	r2, r3
 80070d8:	2380      	movs	r3, #128	@ 0x80
 80070da:	021b      	lsls	r3, r3, #8
 80070dc:	429a      	cmp	r2, r3
 80070de:	d126      	bne.n	800712e <I2C_IsErrorOccurred+0xda>
 80070e0:	697a      	ldr	r2, [r7, #20]
 80070e2:	2380      	movs	r3, #128	@ 0x80
 80070e4:	01db      	lsls	r3, r3, #7
 80070e6:	429a      	cmp	r2, r3
 80070e8:	d021      	beq.n	800712e <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 80070ea:	183b      	adds	r3, r7, r0
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	2b20      	cmp	r3, #32
 80070f0:	d01d      	beq.n	800712e <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	2180      	movs	r1, #128	@ 0x80
 80070fe:	01c9      	lsls	r1, r1, #7
 8007100:	430a      	orrs	r2, r1
 8007102:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007104:	f7fe fcc0 	bl	8005a88 <HAL_GetTick>
 8007108:	0003      	movs	r3, r0
 800710a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800710c:	e00f      	b.n	800712e <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800710e:	f7fe fcbb 	bl	8005a88 <HAL_GetTick>
 8007112:	0002      	movs	r2, r0
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	2b19      	cmp	r3, #25
 800711a:	d908      	bls.n	800712e <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800711c:	6a3b      	ldr	r3, [r7, #32]
 800711e:	2220      	movs	r2, #32
 8007120:	4313      	orrs	r3, r2
 8007122:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007124:	2327      	movs	r3, #39	@ 0x27
 8007126:	18fb      	adds	r3, r7, r3
 8007128:	2201      	movs	r2, #1
 800712a:	701a      	strb	r2, [r3, #0]

              break;
 800712c:	e006      	b.n	800713c <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	2220      	movs	r2, #32
 8007136:	4013      	ands	r3, r2
 8007138:	2b20      	cmp	r3, #32
 800713a:	d1e8      	bne.n	800710e <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	699b      	ldr	r3, [r3, #24]
 8007142:	2220      	movs	r2, #32
 8007144:	4013      	ands	r3, r2
 8007146:	2b20      	cmp	r3, #32
 8007148:	d004      	beq.n	8007154 <I2C_IsErrorOccurred+0x100>
 800714a:	2327      	movs	r3, #39	@ 0x27
 800714c:	18fb      	adds	r3, r7, r3
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d09b      	beq.n	800708c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007154:	2327      	movs	r3, #39	@ 0x27
 8007156:	18fb      	adds	r3, r7, r3
 8007158:	781b      	ldrb	r3, [r3, #0]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d103      	bne.n	8007166 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	2220      	movs	r2, #32
 8007164:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007166:	6a3b      	ldr	r3, [r7, #32]
 8007168:	2204      	movs	r2, #4
 800716a:	4313      	orrs	r3, r2
 800716c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800716e:	2327      	movs	r3, #39	@ 0x27
 8007170:	18fb      	adds	r3, r7, r3
 8007172:	2201      	movs	r2, #1
 8007174:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	699b      	ldr	r3, [r3, #24]
 800717c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800717e:	69ba      	ldr	r2, [r7, #24]
 8007180:	2380      	movs	r3, #128	@ 0x80
 8007182:	005b      	lsls	r3, r3, #1
 8007184:	4013      	ands	r3, r2
 8007186:	d00c      	beq.n	80071a2 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007188:	6a3b      	ldr	r3, [r7, #32]
 800718a:	2201      	movs	r2, #1
 800718c:	4313      	orrs	r3, r2
 800718e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	2280      	movs	r2, #128	@ 0x80
 8007196:	0052      	lsls	r2, r2, #1
 8007198:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800719a:	2327      	movs	r3, #39	@ 0x27
 800719c:	18fb      	adds	r3, r7, r3
 800719e:	2201      	movs	r2, #1
 80071a0:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80071a2:	69ba      	ldr	r2, [r7, #24]
 80071a4:	2380      	movs	r3, #128	@ 0x80
 80071a6:	00db      	lsls	r3, r3, #3
 80071a8:	4013      	ands	r3, r2
 80071aa:	d00c      	beq.n	80071c6 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80071ac:	6a3b      	ldr	r3, [r7, #32]
 80071ae:	2208      	movs	r2, #8
 80071b0:	4313      	orrs	r3, r2
 80071b2:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	2280      	movs	r2, #128	@ 0x80
 80071ba:	00d2      	lsls	r2, r2, #3
 80071bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071be:	2327      	movs	r3, #39	@ 0x27
 80071c0:	18fb      	adds	r3, r7, r3
 80071c2:	2201      	movs	r2, #1
 80071c4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80071c6:	69ba      	ldr	r2, [r7, #24]
 80071c8:	2380      	movs	r3, #128	@ 0x80
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4013      	ands	r3, r2
 80071ce:	d00c      	beq.n	80071ea <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80071d0:	6a3b      	ldr	r3, [r7, #32]
 80071d2:	2202      	movs	r2, #2
 80071d4:	4313      	orrs	r3, r2
 80071d6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	2280      	movs	r2, #128	@ 0x80
 80071de:	0092      	lsls	r2, r2, #2
 80071e0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80071e2:	2327      	movs	r3, #39	@ 0x27
 80071e4:	18fb      	adds	r3, r7, r3
 80071e6:	2201      	movs	r2, #1
 80071e8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 80071ea:	2327      	movs	r3, #39	@ 0x27
 80071ec:	18fb      	adds	r3, r7, r3
 80071ee:	781b      	ldrb	r3, [r3, #0]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d01d      	beq.n	8007230 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	0018      	movs	r0, r3
 80071f8:	f7ff fe32 	bl	8006e60 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	685a      	ldr	r2, [r3, #4]
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	490e      	ldr	r1, [pc, #56]	@ (8007240 <I2C_IsErrorOccurred+0x1ec>)
 8007208:	400a      	ands	r2, r1
 800720a:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007210:	6a3b      	ldr	r3, [r7, #32]
 8007212:	431a      	orrs	r2, r3
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2241      	movs	r2, #65	@ 0x41
 800721c:	2120      	movs	r1, #32
 800721e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	2242      	movs	r2, #66	@ 0x42
 8007224:	2100      	movs	r1, #0
 8007226:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2240      	movs	r2, #64	@ 0x40
 800722c:	2100      	movs	r1, #0
 800722e:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8007230:	2327      	movs	r3, #39	@ 0x27
 8007232:	18fb      	adds	r3, r7, r3
 8007234:	781b      	ldrb	r3, [r3, #0]
}
 8007236:	0018      	movs	r0, r3
 8007238:	46bd      	mov	sp, r7
 800723a:	b00a      	add	sp, #40	@ 0x28
 800723c:	bd80      	pop	{r7, pc}
 800723e:	46c0      	nop			@ (mov r8, r8)
 8007240:	fe00e800 	.word	0xfe00e800

08007244 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007244:	b590      	push	{r4, r7, lr}
 8007246:	b087      	sub	sp, #28
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	0008      	movs	r0, r1
 800724e:	0011      	movs	r1, r2
 8007250:	607b      	str	r3, [r7, #4]
 8007252:	240a      	movs	r4, #10
 8007254:	193b      	adds	r3, r7, r4
 8007256:	1c02      	adds	r2, r0, #0
 8007258:	801a      	strh	r2, [r3, #0]
 800725a:	2009      	movs	r0, #9
 800725c:	183b      	adds	r3, r7, r0
 800725e:	1c0a      	adds	r2, r1, #0
 8007260:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007262:	193b      	adds	r3, r7, r4
 8007264:	881b      	ldrh	r3, [r3, #0]
 8007266:	059b      	lsls	r3, r3, #22
 8007268:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800726a:	183b      	adds	r3, r7, r0
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	0419      	lsls	r1, r3, #16
 8007270:	23ff      	movs	r3, #255	@ 0xff
 8007272:	041b      	lsls	r3, r3, #16
 8007274:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007276:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800727c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800727e:	4313      	orrs	r3, r2
 8007280:	005b      	lsls	r3, r3, #1
 8007282:	085b      	lsrs	r3, r3, #1
 8007284:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	685b      	ldr	r3, [r3, #4]
 800728c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800728e:	0d51      	lsrs	r1, r2, #21
 8007290:	2280      	movs	r2, #128	@ 0x80
 8007292:	00d2      	lsls	r2, r2, #3
 8007294:	400a      	ands	r2, r1
 8007296:	4907      	ldr	r1, [pc, #28]	@ (80072b4 <I2C_TransferConfig+0x70>)
 8007298:	430a      	orrs	r2, r1
 800729a:	43d2      	mvns	r2, r2
 800729c:	401a      	ands	r2, r3
 800729e:	0011      	movs	r1, r2
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	697a      	ldr	r2, [r7, #20]
 80072a6:	430a      	orrs	r2, r1
 80072a8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80072aa:	46c0      	nop			@ (mov r8, r8)
 80072ac:	46bd      	mov	sp, r7
 80072ae:	b007      	add	sp, #28
 80072b0:	bd90      	pop	{r4, r7, pc}
 80072b2:	46c0      	nop			@ (mov r8, r8)
 80072b4:	03ff63ff 	.word	0x03ff63ff

080072b8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2241      	movs	r2, #65	@ 0x41
 80072c6:	5c9b      	ldrb	r3, [r3, r2]
 80072c8:	b2db      	uxtb	r3, r3
 80072ca:	2b20      	cmp	r3, #32
 80072cc:	d138      	bne.n	8007340 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2240      	movs	r2, #64	@ 0x40
 80072d2:	5c9b      	ldrb	r3, [r3, r2]
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d101      	bne.n	80072dc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80072d8:	2302      	movs	r3, #2
 80072da:	e032      	b.n	8007342 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2240      	movs	r2, #64	@ 0x40
 80072e0:	2101      	movs	r1, #1
 80072e2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2241      	movs	r2, #65	@ 0x41
 80072e8:	2124      	movs	r1, #36	@ 0x24
 80072ea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	2101      	movs	r1, #1
 80072f8:	438a      	bics	r2, r1
 80072fa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4911      	ldr	r1, [pc, #68]	@ (800734c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8007308:	400a      	ands	r2, r1
 800730a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	6819      	ldr	r1, [r3, #0]
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	683a      	ldr	r2, [r7, #0]
 8007318:	430a      	orrs	r2, r1
 800731a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2101      	movs	r1, #1
 8007328:	430a      	orrs	r2, r1
 800732a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2241      	movs	r2, #65	@ 0x41
 8007330:	2120      	movs	r1, #32
 8007332:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2240      	movs	r2, #64	@ 0x40
 8007338:	2100      	movs	r1, #0
 800733a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800733c:	2300      	movs	r3, #0
 800733e:	e000      	b.n	8007342 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007340:	2302      	movs	r3, #2
  }
}
 8007342:	0018      	movs	r0, r3
 8007344:	46bd      	mov	sp, r7
 8007346:	b002      	add	sp, #8
 8007348:	bd80      	pop	{r7, pc}
 800734a:	46c0      	nop			@ (mov r8, r8)
 800734c:	ffffefff 	.word	0xffffefff

08007350 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b084      	sub	sp, #16
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
 8007358:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2241      	movs	r2, #65	@ 0x41
 800735e:	5c9b      	ldrb	r3, [r3, r2]
 8007360:	b2db      	uxtb	r3, r3
 8007362:	2b20      	cmp	r3, #32
 8007364:	d139      	bne.n	80073da <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2240      	movs	r2, #64	@ 0x40
 800736a:	5c9b      	ldrb	r3, [r3, r2]
 800736c:	2b01      	cmp	r3, #1
 800736e:	d101      	bne.n	8007374 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007370:	2302      	movs	r3, #2
 8007372:	e033      	b.n	80073dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2240      	movs	r2, #64	@ 0x40
 8007378:	2101      	movs	r1, #1
 800737a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2241      	movs	r2, #65	@ 0x41
 8007380:	2124      	movs	r1, #36	@ 0x24
 8007382:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	681a      	ldr	r2, [r3, #0]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2101      	movs	r1, #1
 8007390:	438a      	bics	r2, r1
 8007392:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	4a11      	ldr	r2, [pc, #68]	@ (80073e4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80073a0:	4013      	ands	r3, r2
 80073a2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	021b      	lsls	r3, r3, #8
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	68fa      	ldr	r2, [r7, #12]
 80073b4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	681a      	ldr	r2, [r3, #0]
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2101      	movs	r1, #1
 80073c2:	430a      	orrs	r2, r1
 80073c4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2241      	movs	r2, #65	@ 0x41
 80073ca:	2120      	movs	r1, #32
 80073cc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2240      	movs	r2, #64	@ 0x40
 80073d2:	2100      	movs	r1, #0
 80073d4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80073d6:	2300      	movs	r3, #0
 80073d8:	e000      	b.n	80073dc <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80073da:	2302      	movs	r3, #2
  }
}
 80073dc:	0018      	movs	r0, r3
 80073de:	46bd      	mov	sp, r7
 80073e0:	b004      	add	sp, #16
 80073e2:	bd80      	pop	{r7, pc}
 80073e4:	fffff0ff 	.word	0xfffff0ff

080073e8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d101      	bne.n	80073fa <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e03d      	b.n	8007476 <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4a20      	ldr	r2, [pc, #128]	@ (8007480 <HAL_IWDG_Init+0x98>)
 8007400:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a1f      	ldr	r2, [pc, #124]	@ (8007484 <HAL_IWDG_Init+0x9c>)
 8007408:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	6852      	ldr	r2, [r2, #4]
 8007412:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	687a      	ldr	r2, [r7, #4]
 800741a:	6892      	ldr	r2, [r2, #8]
 800741c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800741e:	f7fe fb33 	bl	8005a88 <HAL_GetTick>
 8007422:	0003      	movs	r3, r0
 8007424:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007426:	e00e      	b.n	8007446 <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8007428:	f7fe fb2e 	bl	8005a88 <HAL_GetTick>
 800742c:	0002      	movs	r2, r0
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	1ad3      	subs	r3, r2, r3
 8007432:	2b2a      	cmp	r3, #42	@ 0x2a
 8007434:	d907      	bls.n	8007446 <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68db      	ldr	r3, [r3, #12]
 800743c:	2207      	movs	r2, #7
 800743e:	4013      	ands	r3, r2
 8007440:	d001      	beq.n	8007446 <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 8007442:	2303      	movs	r3, #3
 8007444:	e017      	b.n	8007476 <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	68db      	ldr	r3, [r3, #12]
 800744c:	2207      	movs	r2, #7
 800744e:	4013      	ands	r3, r2
 8007450:	d1ea      	bne.n	8007428 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	691a      	ldr	r2, [r3, #16]
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	68db      	ldr	r3, [r3, #12]
 800745c:	429a      	cmp	r2, r3
 800745e:	d005      	beq.n	800746c <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	68d2      	ldr	r2, [r2, #12]
 8007468:	611a      	str	r2, [r3, #16]
 800746a:	e003      	b.n	8007474 <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a05      	ldr	r2, [pc, #20]	@ (8007488 <HAL_IWDG_Init+0xa0>)
 8007472:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007474:	2300      	movs	r3, #0
}
 8007476:	0018      	movs	r0, r3
 8007478:	46bd      	mov	sp, r7
 800747a:	b004      	add	sp, #16
 800747c:	bd80      	pop	{r7, pc}
 800747e:	46c0      	nop			@ (mov r8, r8)
 8007480:	0000cccc 	.word	0x0000cccc
 8007484:	00005555 	.word	0x00005555
 8007488:	0000aaaa 	.word	0x0000aaaa

0800748c <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a03      	ldr	r2, [pc, #12]	@ (80074a8 <HAL_IWDG_Refresh+0x1c>)
 800749a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800749c:	2300      	movs	r3, #0
}
 800749e:	0018      	movs	r0, r3
 80074a0:	46bd      	mov	sp, r7
 80074a2:	b002      	add	sp, #8
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	46c0      	nop			@ (mov r8, r8)
 80074a8:	0000aaaa 	.word	0x0000aaaa

080074ac <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR, PWR_CR_DBP);
 80074b0:	4b04      	ldr	r3, [pc, #16]	@ (80074c4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	4b03      	ldr	r3, [pc, #12]	@ (80074c4 <HAL_PWR_EnableBkUpAccess+0x18>)
 80074b6:	2180      	movs	r1, #128	@ 0x80
 80074b8:	0049      	lsls	r1, r1, #1
 80074ba:	430a      	orrs	r2, r1
 80074bc:	601a      	str	r2, [r3, #0]
}
 80074be:	46c0      	nop			@ (mov r8, r8)
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}
 80074c4:	40007000 	.word	0x40007000

080074c8 <HAL_PWR_DisableBkUpAccess>:
  * @note   If the HSE divided by 2, 4, 8 or 16 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	af00      	add	r7, sp, #0
  /* Disable access to RTC and backup registers */
  CLEAR_BIT(PWR->CR, PWR_CR_DBP);
 80074cc:	4b04      	ldr	r3, [pc, #16]	@ (80074e0 <HAL_PWR_DisableBkUpAccess+0x18>)
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	4b03      	ldr	r3, [pc, #12]	@ (80074e0 <HAL_PWR_DisableBkUpAccess+0x18>)
 80074d2:	4904      	ldr	r1, [pc, #16]	@ (80074e4 <HAL_PWR_DisableBkUpAccess+0x1c>)
 80074d4:	400a      	ands	r2, r1
 80074d6:	601a      	str	r2, [r3, #0]
}
 80074d8:	46c0      	nop			@ (mov r8, r8)
 80074da:	46bd      	mov	sp, r7
 80074dc:	bd80      	pop	{r7, pc}
 80074de:	46c0      	nop			@ (mov r8, r8)
 80074e0:	40007000 	.word	0x40007000
 80074e4:	fffffeff 	.word	0xfffffeff

080074e8 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b086      	sub	sp, #24
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	000a      	movs	r2, r1
 80074f2:	1cfb      	adds	r3, r7, #3
 80074f4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 80074f6:	2300      	movs	r3, #0
 80074f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 80074fa:	4b25      	ldr	r3, [pc, #148]	@ (8007590 <HAL_PWR_EnterSTOPMode+0xa8>)
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	2380      	movs	r3, #128	@ 0x80
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	4013      	ands	r3, r2
 8007504:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 8007506:	4b23      	ldr	r3, [pc, #140]	@ (8007594 <HAL_PWR_EnterSTOPMode+0xac>)
 8007508:	6a1b      	ldr	r3, [r3, #32]
 800750a:	2201      	movs	r2, #1
 800750c:	4013      	ands	r3, r2
 800750e:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8007510:	693b      	ldr	r3, [r7, #16]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d008      	beq.n	8007528 <HAL_PWR_EnterSTOPMode+0x40>
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d005      	beq.n	8007528 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 800751c:	4b1c      	ldr	r3, [pc, #112]	@ (8007590 <HAL_PWR_EnterSTOPMode+0xa8>)
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	4b1b      	ldr	r3, [pc, #108]	@ (8007590 <HAL_PWR_EnterSTOPMode+0xa8>)
 8007522:	491d      	ldr	r1, [pc, #116]	@ (8007598 <HAL_PWR_EnterSTOPMode+0xb0>)
 8007524:	400a      	ands	r2, r1
 8007526:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8007528:	4b19      	ldr	r3, [pc, #100]	@ (8007590 <HAL_PWR_EnterSTOPMode+0xa8>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	2203      	movs	r2, #3
 8007532:	4393      	bics	r3, r2
 8007534:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8007536:	697a      	ldr	r2, [r7, #20]
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4313      	orrs	r3, r2
 800753c:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 800753e:	4b14      	ldr	r3, [pc, #80]	@ (8007590 <HAL_PWR_EnterSTOPMode+0xa8>)
 8007540:	697a      	ldr	r2, [r7, #20]
 8007542:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8007544:	4b15      	ldr	r3, [pc, #84]	@ (800759c <HAL_PWR_EnterSTOPMode+0xb4>)
 8007546:	691a      	ldr	r2, [r3, #16]
 8007548:	4b14      	ldr	r3, [pc, #80]	@ (800759c <HAL_PWR_EnterSTOPMode+0xb4>)
 800754a:	2104      	movs	r1, #4
 800754c:	430a      	orrs	r2, r1
 800754e:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8007550:	1cfb      	adds	r3, r7, #3
 8007552:	781b      	ldrb	r3, [r3, #0]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d101      	bne.n	800755c <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8007558:	bf30      	wfi
 800755a:	e002      	b.n	8007562 <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800755c:	bf40      	sev
    __WFE();
 800755e:	bf20      	wfe
    __WFE();
 8007560:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8007562:	4b0e      	ldr	r3, [pc, #56]	@ (800759c <HAL_PWR_EnterSTOPMode+0xb4>)
 8007564:	691a      	ldr	r2, [r3, #16]
 8007566:	4b0d      	ldr	r3, [pc, #52]	@ (800759c <HAL_PWR_EnterSTOPMode+0xb4>)
 8007568:	2104      	movs	r1, #4
 800756a:	438a      	bics	r2, r1
 800756c:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d009      	beq.n	8007588 <HAL_PWR_EnterSTOPMode+0xa0>
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d006      	beq.n	8007588 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 800757a:	4b05      	ldr	r3, [pc, #20]	@ (8007590 <HAL_PWR_EnterSTOPMode+0xa8>)
 800757c:	681a      	ldr	r2, [r3, #0]
 800757e:	4b04      	ldr	r3, [pc, #16]	@ (8007590 <HAL_PWR_EnterSTOPMode+0xa8>)
 8007580:	2180      	movs	r1, #128	@ 0x80
 8007582:	0089      	lsls	r1, r1, #2
 8007584:	430a      	orrs	r2, r1
 8007586:	601a      	str	r2, [r3, #0]
  }
}
 8007588:	46c0      	nop			@ (mov r8, r8)
 800758a:	46bd      	mov	sp, r7
 800758c:	b006      	add	sp, #24
 800758e:	bd80      	pop	{r7, pc}
 8007590:	40007000 	.word	0x40007000
 8007594:	40010000 	.word	0x40010000
 8007598:	fffffdff 	.word	0xfffffdff
 800759c:	e000ed00 	.word	0xe000ed00

080075a0 <HAL_PWREx_EnableFastWakeUp>:
  *        Means, when ULP = 1 and FWU = 1 :VREFINT startup time is ignored when 
  *        exiting from low power mode.
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	af00      	add	r7, sp, #0
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 80075a4:	4b04      	ldr	r3, [pc, #16]	@ (80075b8 <HAL_PWREx_EnableFastWakeUp+0x18>)
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	4b03      	ldr	r3, [pc, #12]	@ (80075b8 <HAL_PWREx_EnableFastWakeUp+0x18>)
 80075aa:	2180      	movs	r1, #128	@ 0x80
 80075ac:	00c9      	lsls	r1, r1, #3
 80075ae:	430a      	orrs	r2, r1
 80075b0:	601a      	str	r2, [r3, #0]
}
 80075b2:	46c0      	nop			@ (mov r8, r8)
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	40007000 	.word	0x40007000

080075bc <HAL_PWREx_EnableUltraLowPower>:
/**
  * @brief  Enables the Ultra Low Power mode
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	af00      	add	r7, sp, #0
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 80075c0:	4b04      	ldr	r3, [pc, #16]	@ (80075d4 <HAL_PWREx_EnableUltraLowPower+0x18>)
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	4b03      	ldr	r3, [pc, #12]	@ (80075d4 <HAL_PWREx_EnableUltraLowPower+0x18>)
 80075c6:	2180      	movs	r1, #128	@ 0x80
 80075c8:	0089      	lsls	r1, r1, #2
 80075ca:	430a      	orrs	r2, r1
 80075cc:	601a      	str	r2, [r3, #0]
}
 80075ce:	46c0      	nop			@ (mov r8, r8)
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	40007000 	.word	0x40007000

080075d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075d8:	b5b0      	push	{r4, r5, r7, lr}
 80075da:	b08a      	sub	sp, #40	@ 0x28
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d102      	bne.n	80075ec <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	f000 fb6c 	bl	8007cc4 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80075ec:	4bc8      	ldr	r3, [pc, #800]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80075ee:	68db      	ldr	r3, [r3, #12]
 80075f0:	220c      	movs	r2, #12
 80075f2:	4013      	ands	r3, r2
 80075f4:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80075f6:	4bc6      	ldr	r3, [pc, #792]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80075f8:	68da      	ldr	r2, [r3, #12]
 80075fa:	2380      	movs	r3, #128	@ 0x80
 80075fc:	025b      	lsls	r3, r3, #9
 80075fe:	4013      	ands	r3, r2
 8007600:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	2201      	movs	r2, #1
 8007608:	4013      	ands	r3, r2
 800760a:	d100      	bne.n	800760e <HAL_RCC_OscConfig+0x36>
 800760c:	e07d      	b.n	800770a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800760e:	69fb      	ldr	r3, [r7, #28]
 8007610:	2b08      	cmp	r3, #8
 8007612:	d007      	beq.n	8007624 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	2b0c      	cmp	r3, #12
 8007618:	d112      	bne.n	8007640 <HAL_RCC_OscConfig+0x68>
 800761a:	69ba      	ldr	r2, [r7, #24]
 800761c:	2380      	movs	r3, #128	@ 0x80
 800761e:	025b      	lsls	r3, r3, #9
 8007620:	429a      	cmp	r2, r3
 8007622:	d10d      	bne.n	8007640 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007624:	4bba      	ldr	r3, [pc, #744]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007626:	681a      	ldr	r2, [r3, #0]
 8007628:	2380      	movs	r3, #128	@ 0x80
 800762a:	029b      	lsls	r3, r3, #10
 800762c:	4013      	ands	r3, r2
 800762e:	d100      	bne.n	8007632 <HAL_RCC_OscConfig+0x5a>
 8007630:	e06a      	b.n	8007708 <HAL_RCC_OscConfig+0x130>
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	2b00      	cmp	r3, #0
 8007638:	d166      	bne.n	8007708 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	f000 fb42 	bl	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	685a      	ldr	r2, [r3, #4]
 8007644:	2380      	movs	r3, #128	@ 0x80
 8007646:	025b      	lsls	r3, r3, #9
 8007648:	429a      	cmp	r2, r3
 800764a:	d107      	bne.n	800765c <HAL_RCC_OscConfig+0x84>
 800764c:	4bb0      	ldr	r3, [pc, #704]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800764e:	681a      	ldr	r2, [r3, #0]
 8007650:	4baf      	ldr	r3, [pc, #700]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007652:	2180      	movs	r1, #128	@ 0x80
 8007654:	0249      	lsls	r1, r1, #9
 8007656:	430a      	orrs	r2, r1
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	e027      	b.n	80076ac <HAL_RCC_OscConfig+0xd4>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	685a      	ldr	r2, [r3, #4]
 8007660:	23a0      	movs	r3, #160	@ 0xa0
 8007662:	02db      	lsls	r3, r3, #11
 8007664:	429a      	cmp	r2, r3
 8007666:	d10e      	bne.n	8007686 <HAL_RCC_OscConfig+0xae>
 8007668:	4ba9      	ldr	r3, [pc, #676]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	4ba8      	ldr	r3, [pc, #672]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800766e:	2180      	movs	r1, #128	@ 0x80
 8007670:	02c9      	lsls	r1, r1, #11
 8007672:	430a      	orrs	r2, r1
 8007674:	601a      	str	r2, [r3, #0]
 8007676:	4ba6      	ldr	r3, [pc, #664]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	4ba5      	ldr	r3, [pc, #660]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800767c:	2180      	movs	r1, #128	@ 0x80
 800767e:	0249      	lsls	r1, r1, #9
 8007680:	430a      	orrs	r2, r1
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	e012      	b.n	80076ac <HAL_RCC_OscConfig+0xd4>
 8007686:	4ba2      	ldr	r3, [pc, #648]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007688:	681a      	ldr	r2, [r3, #0]
 800768a:	4ba1      	ldr	r3, [pc, #644]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800768c:	49a1      	ldr	r1, [pc, #644]	@ (8007914 <HAL_RCC_OscConfig+0x33c>)
 800768e:	400a      	ands	r2, r1
 8007690:	601a      	str	r2, [r3, #0]
 8007692:	4b9f      	ldr	r3, [pc, #636]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007694:	681a      	ldr	r2, [r3, #0]
 8007696:	2380      	movs	r3, #128	@ 0x80
 8007698:	025b      	lsls	r3, r3, #9
 800769a:	4013      	ands	r3, r2
 800769c:	60fb      	str	r3, [r7, #12]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	4b9b      	ldr	r3, [pc, #620]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80076a2:	681a      	ldr	r2, [r3, #0]
 80076a4:	4b9a      	ldr	r3, [pc, #616]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80076a6:	499c      	ldr	r1, [pc, #624]	@ (8007918 <HAL_RCC_OscConfig+0x340>)
 80076a8:	400a      	ands	r2, r1
 80076aa:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d014      	beq.n	80076de <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076b4:	f7fe f9e8 	bl	8005a88 <HAL_GetTick>
 80076b8:	0003      	movs	r3, r0
 80076ba:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80076bc:	e008      	b.n	80076d0 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80076be:	f7fe f9e3 	bl	8005a88 <HAL_GetTick>
 80076c2:	0002      	movs	r2, r0
 80076c4:	697b      	ldr	r3, [r7, #20]
 80076c6:	1ad3      	subs	r3, r2, r3
 80076c8:	2b64      	cmp	r3, #100	@ 0x64
 80076ca:	d901      	bls.n	80076d0 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80076cc:	2303      	movs	r3, #3
 80076ce:	e2f9      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80076d0:	4b8f      	ldr	r3, [pc, #572]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80076d2:	681a      	ldr	r2, [r3, #0]
 80076d4:	2380      	movs	r3, #128	@ 0x80
 80076d6:	029b      	lsls	r3, r3, #10
 80076d8:	4013      	ands	r3, r2
 80076da:	d0f0      	beq.n	80076be <HAL_RCC_OscConfig+0xe6>
 80076dc:	e015      	b.n	800770a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076de:	f7fe f9d3 	bl	8005a88 <HAL_GetTick>
 80076e2:	0003      	movs	r3, r0
 80076e4:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80076e6:	e008      	b.n	80076fa <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80076e8:	f7fe f9ce 	bl	8005a88 <HAL_GetTick>
 80076ec:	0002      	movs	r2, r0
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	2b64      	cmp	r3, #100	@ 0x64
 80076f4:	d901      	bls.n	80076fa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80076f6:	2303      	movs	r3, #3
 80076f8:	e2e4      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80076fa:	4b85      	ldr	r3, [pc, #532]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	2380      	movs	r3, #128	@ 0x80
 8007700:	029b      	lsls	r3, r3, #10
 8007702:	4013      	ands	r3, r2
 8007704:	d1f0      	bne.n	80076e8 <HAL_RCC_OscConfig+0x110>
 8007706:	e000      	b.n	800770a <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007708:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	2202      	movs	r2, #2
 8007710:	4013      	ands	r3, r2
 8007712:	d100      	bne.n	8007716 <HAL_RCC_OscConfig+0x13e>
 8007714:	e099      	b.n	800784a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800771c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800771e:	2220      	movs	r2, #32
 8007720:	4013      	ands	r3, r2
 8007722:	d009      	beq.n	8007738 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8007724:	4b7a      	ldr	r3, [pc, #488]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	4b79      	ldr	r3, [pc, #484]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800772a:	2120      	movs	r1, #32
 800772c:	430a      	orrs	r2, r1
 800772e:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8007730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007732:	2220      	movs	r2, #32
 8007734:	4393      	bics	r3, r2
 8007736:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8007738:	69fb      	ldr	r3, [r7, #28]
 800773a:	2b04      	cmp	r3, #4
 800773c:	d005      	beq.n	800774a <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800773e:	69fb      	ldr	r3, [r7, #28]
 8007740:	2b0c      	cmp	r3, #12
 8007742:	d13e      	bne.n	80077c2 <HAL_RCC_OscConfig+0x1ea>
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d13b      	bne.n	80077c2 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800774a:	4b71      	ldr	r3, [pc, #452]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2204      	movs	r2, #4
 8007750:	4013      	ands	r3, r2
 8007752:	d004      	beq.n	800775e <HAL_RCC_OscConfig+0x186>
 8007754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007756:	2b00      	cmp	r3, #0
 8007758:	d101      	bne.n	800775e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800775a:	2301      	movs	r3, #1
 800775c:	e2b2      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800775e:	4b6c      	ldr	r3, [pc, #432]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007760:	685b      	ldr	r3, [r3, #4]
 8007762:	4a6e      	ldr	r2, [pc, #440]	@ (800791c <HAL_RCC_OscConfig+0x344>)
 8007764:	4013      	ands	r3, r2
 8007766:	0019      	movs	r1, r3
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	021a      	lsls	r2, r3, #8
 800776e:	4b68      	ldr	r3, [pc, #416]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007770:	430a      	orrs	r2, r1
 8007772:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8007774:	4b66      	ldr	r3, [pc, #408]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2209      	movs	r2, #9
 800777a:	4393      	bics	r3, r2
 800777c:	0019      	movs	r1, r3
 800777e:	4b64      	ldr	r3, [pc, #400]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007780:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007782:	430a      	orrs	r2, r1
 8007784:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007786:	f000 fbeb 	bl	8007f60 <HAL_RCC_GetSysClockFreq>
 800778a:	0001      	movs	r1, r0
 800778c:	4b60      	ldr	r3, [pc, #384]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800778e:	68db      	ldr	r3, [r3, #12]
 8007790:	091b      	lsrs	r3, r3, #4
 8007792:	220f      	movs	r2, #15
 8007794:	4013      	ands	r3, r2
 8007796:	4a62      	ldr	r2, [pc, #392]	@ (8007920 <HAL_RCC_OscConfig+0x348>)
 8007798:	5cd3      	ldrb	r3, [r2, r3]
 800779a:	000a      	movs	r2, r1
 800779c:	40da      	lsrs	r2, r3
 800779e:	4b61      	ldr	r3, [pc, #388]	@ (8007924 <HAL_RCC_OscConfig+0x34c>)
 80077a0:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80077a2:	4b61      	ldr	r3, [pc, #388]	@ (8007928 <HAL_RCC_OscConfig+0x350>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	2513      	movs	r5, #19
 80077a8:	197c      	adds	r4, r7, r5
 80077aa:	0018      	movs	r0, r3
 80077ac:	f7fe f926 	bl	80059fc <HAL_InitTick>
 80077b0:	0003      	movs	r3, r0
 80077b2:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80077b4:	197b      	adds	r3, r7, r5
 80077b6:	781b      	ldrb	r3, [r3, #0]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d046      	beq.n	800784a <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80077bc:	197b      	adds	r3, r7, r5
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	e280      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80077c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d027      	beq.n	8007818 <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80077c8:	4b51      	ldr	r3, [pc, #324]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	2209      	movs	r2, #9
 80077ce:	4393      	bics	r3, r2
 80077d0:	0019      	movs	r1, r3
 80077d2:	4b4f      	ldr	r3, [pc, #316]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80077d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077d6:	430a      	orrs	r2, r1
 80077d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077da:	f7fe f955 	bl	8005a88 <HAL_GetTick>
 80077de:	0003      	movs	r3, r0
 80077e0:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077e2:	e008      	b.n	80077f6 <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80077e4:	f7fe f950 	bl	8005a88 <HAL_GetTick>
 80077e8:	0002      	movs	r2, r0
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	2b02      	cmp	r3, #2
 80077f0:	d901      	bls.n	80077f6 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80077f2:	2303      	movs	r3, #3
 80077f4:	e266      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80077f6:	4b46      	ldr	r3, [pc, #280]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	2204      	movs	r2, #4
 80077fc:	4013      	ands	r3, r2
 80077fe:	d0f1      	beq.n	80077e4 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007800:	4b43      	ldr	r3, [pc, #268]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007802:	685b      	ldr	r3, [r3, #4]
 8007804:	4a45      	ldr	r2, [pc, #276]	@ (800791c <HAL_RCC_OscConfig+0x344>)
 8007806:	4013      	ands	r3, r2
 8007808:	0019      	movs	r1, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	691b      	ldr	r3, [r3, #16]
 800780e:	021a      	lsls	r2, r3, #8
 8007810:	4b3f      	ldr	r3, [pc, #252]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007812:	430a      	orrs	r2, r1
 8007814:	605a      	str	r2, [r3, #4]
 8007816:	e018      	b.n	800784a <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007818:	4b3d      	ldr	r3, [pc, #244]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800781a:	681a      	ldr	r2, [r3, #0]
 800781c:	4b3c      	ldr	r3, [pc, #240]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800781e:	2101      	movs	r1, #1
 8007820:	438a      	bics	r2, r1
 8007822:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007824:	f7fe f930 	bl	8005a88 <HAL_GetTick>
 8007828:	0003      	movs	r3, r0
 800782a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800782c:	e008      	b.n	8007840 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800782e:	f7fe f92b 	bl	8005a88 <HAL_GetTick>
 8007832:	0002      	movs	r2, r0
 8007834:	697b      	ldr	r3, [r7, #20]
 8007836:	1ad3      	subs	r3, r2, r3
 8007838:	2b02      	cmp	r3, #2
 800783a:	d901      	bls.n	8007840 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e241      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007840:	4b33      	ldr	r3, [pc, #204]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	2204      	movs	r2, #4
 8007846:	4013      	ands	r3, r2
 8007848:	d1f1      	bne.n	800782e <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2210      	movs	r2, #16
 8007850:	4013      	ands	r3, r2
 8007852:	d100      	bne.n	8007856 <HAL_RCC_OscConfig+0x27e>
 8007854:	e0a1      	b.n	800799a <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007856:	69fb      	ldr	r3, [r7, #28]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d140      	bne.n	80078de <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800785c:	4b2c      	ldr	r3, [pc, #176]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800785e:	681a      	ldr	r2, [r3, #0]
 8007860:	2380      	movs	r3, #128	@ 0x80
 8007862:	009b      	lsls	r3, r3, #2
 8007864:	4013      	ands	r3, r2
 8007866:	d005      	beq.n	8007874 <HAL_RCC_OscConfig+0x29c>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	699b      	ldr	r3, [r3, #24]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d101      	bne.n	8007874 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8007870:	2301      	movs	r3, #1
 8007872:	e227      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007874:	4b26      	ldr	r3, [pc, #152]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007876:	685b      	ldr	r3, [r3, #4]
 8007878:	4a2c      	ldr	r2, [pc, #176]	@ (800792c <HAL_RCC_OscConfig+0x354>)
 800787a:	4013      	ands	r3, r2
 800787c:	0019      	movs	r1, r3
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6a1a      	ldr	r2, [r3, #32]
 8007882:	4b23      	ldr	r3, [pc, #140]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007884:	430a      	orrs	r2, r1
 8007886:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007888:	4b21      	ldr	r3, [pc, #132]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 800788a:	685b      	ldr	r3, [r3, #4]
 800788c:	021b      	lsls	r3, r3, #8
 800788e:	0a19      	lsrs	r1, r3, #8
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	69db      	ldr	r3, [r3, #28]
 8007894:	061a      	lsls	r2, r3, #24
 8007896:	4b1e      	ldr	r3, [pc, #120]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 8007898:	430a      	orrs	r2, r1
 800789a:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	6a1b      	ldr	r3, [r3, #32]
 80078a0:	0b5b      	lsrs	r3, r3, #13
 80078a2:	3301      	adds	r3, #1
 80078a4:	2280      	movs	r2, #128	@ 0x80
 80078a6:	0212      	lsls	r2, r2, #8
 80078a8:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80078aa:	4b19      	ldr	r3, [pc, #100]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80078ac:	68db      	ldr	r3, [r3, #12]
 80078ae:	091b      	lsrs	r3, r3, #4
 80078b0:	210f      	movs	r1, #15
 80078b2:	400b      	ands	r3, r1
 80078b4:	491a      	ldr	r1, [pc, #104]	@ (8007920 <HAL_RCC_OscConfig+0x348>)
 80078b6:	5ccb      	ldrb	r3, [r1, r3]
 80078b8:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80078ba:	4b1a      	ldr	r3, [pc, #104]	@ (8007924 <HAL_RCC_OscConfig+0x34c>)
 80078bc:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80078be:	4b1a      	ldr	r3, [pc, #104]	@ (8007928 <HAL_RCC_OscConfig+0x350>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	2513      	movs	r5, #19
 80078c4:	197c      	adds	r4, r7, r5
 80078c6:	0018      	movs	r0, r3
 80078c8:	f7fe f898 	bl	80059fc <HAL_InitTick>
 80078cc:	0003      	movs	r3, r0
 80078ce:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80078d0:	197b      	adds	r3, r7, r5
 80078d2:	781b      	ldrb	r3, [r3, #0]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d060      	beq.n	800799a <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80078d8:	197b      	adds	r3, r7, r5
 80078da:	781b      	ldrb	r3, [r3, #0]
 80078dc:	e1f2      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	699b      	ldr	r3, [r3, #24]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d03f      	beq.n	8007966 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80078e6:	4b0a      	ldr	r3, [pc, #40]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80078e8:	681a      	ldr	r2, [r3, #0]
 80078ea:	4b09      	ldr	r3, [pc, #36]	@ (8007910 <HAL_RCC_OscConfig+0x338>)
 80078ec:	2180      	movs	r1, #128	@ 0x80
 80078ee:	0049      	lsls	r1, r1, #1
 80078f0:	430a      	orrs	r2, r1
 80078f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078f4:	f7fe f8c8 	bl	8005a88 <HAL_GetTick>
 80078f8:	0003      	movs	r3, r0
 80078fa:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80078fc:	e018      	b.n	8007930 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80078fe:	f7fe f8c3 	bl	8005a88 <HAL_GetTick>
 8007902:	0002      	movs	r2, r0
 8007904:	697b      	ldr	r3, [r7, #20]
 8007906:	1ad3      	subs	r3, r2, r3
 8007908:	2b02      	cmp	r3, #2
 800790a:	d911      	bls.n	8007930 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 800790c:	2303      	movs	r3, #3
 800790e:	e1d9      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
 8007910:	40021000 	.word	0x40021000
 8007914:	fffeffff 	.word	0xfffeffff
 8007918:	fffbffff 	.word	0xfffbffff
 800791c:	ffffe0ff 	.word	0xffffe0ff
 8007920:	0800ce00 	.word	0x0800ce00
 8007924:	20000000 	.word	0x20000000
 8007928:	20000004 	.word	0x20000004
 800792c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007930:	4bc9      	ldr	r3, [pc, #804]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007932:	681a      	ldr	r2, [r3, #0]
 8007934:	2380      	movs	r3, #128	@ 0x80
 8007936:	009b      	lsls	r3, r3, #2
 8007938:	4013      	ands	r3, r2
 800793a:	d0e0      	beq.n	80078fe <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800793c:	4bc6      	ldr	r3, [pc, #792]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	4ac6      	ldr	r2, [pc, #792]	@ (8007c5c <HAL_RCC_OscConfig+0x684>)
 8007942:	4013      	ands	r3, r2
 8007944:	0019      	movs	r1, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6a1a      	ldr	r2, [r3, #32]
 800794a:	4bc3      	ldr	r3, [pc, #780]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 800794c:	430a      	orrs	r2, r1
 800794e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007950:	4bc1      	ldr	r3, [pc, #772]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	021b      	lsls	r3, r3, #8
 8007956:	0a19      	lsrs	r1, r3, #8
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	69db      	ldr	r3, [r3, #28]
 800795c:	061a      	lsls	r2, r3, #24
 800795e:	4bbe      	ldr	r3, [pc, #760]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007960:	430a      	orrs	r2, r1
 8007962:	605a      	str	r2, [r3, #4]
 8007964:	e019      	b.n	800799a <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8007966:	4bbc      	ldr	r3, [pc, #752]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	4bbb      	ldr	r3, [pc, #748]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 800796c:	49bc      	ldr	r1, [pc, #752]	@ (8007c60 <HAL_RCC_OscConfig+0x688>)
 800796e:	400a      	ands	r2, r1
 8007970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007972:	f7fe f889 	bl	8005a88 <HAL_GetTick>
 8007976:	0003      	movs	r3, r0
 8007978:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800797a:	e008      	b.n	800798e <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800797c:	f7fe f884 	bl	8005a88 <HAL_GetTick>
 8007980:	0002      	movs	r2, r0
 8007982:	697b      	ldr	r3, [r7, #20]
 8007984:	1ad3      	subs	r3, r2, r3
 8007986:	2b02      	cmp	r3, #2
 8007988:	d901      	bls.n	800798e <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 800798a:	2303      	movs	r3, #3
 800798c:	e19a      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800798e:	4bb2      	ldr	r3, [pc, #712]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007990:	681a      	ldr	r2, [r3, #0]
 8007992:	2380      	movs	r3, #128	@ 0x80
 8007994:	009b      	lsls	r3, r3, #2
 8007996:	4013      	ands	r3, r2
 8007998:	d1f0      	bne.n	800797c <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	2208      	movs	r2, #8
 80079a0:	4013      	ands	r3, r2
 80079a2:	d036      	beq.n	8007a12 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	695b      	ldr	r3, [r3, #20]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d019      	beq.n	80079e0 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80079ac:	4baa      	ldr	r3, [pc, #680]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 80079ae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80079b0:	4ba9      	ldr	r3, [pc, #676]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 80079b2:	2101      	movs	r1, #1
 80079b4:	430a      	orrs	r2, r1
 80079b6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079b8:	f7fe f866 	bl	8005a88 <HAL_GetTick>
 80079bc:	0003      	movs	r3, r0
 80079be:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80079c0:	e008      	b.n	80079d4 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80079c2:	f7fe f861 	bl	8005a88 <HAL_GetTick>
 80079c6:	0002      	movs	r2, r0
 80079c8:	697b      	ldr	r3, [r7, #20]
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	d901      	bls.n	80079d4 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 80079d0:	2303      	movs	r3, #3
 80079d2:	e177      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80079d4:	4ba0      	ldr	r3, [pc, #640]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 80079d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80079d8:	2202      	movs	r2, #2
 80079da:	4013      	ands	r3, r2
 80079dc:	d0f1      	beq.n	80079c2 <HAL_RCC_OscConfig+0x3ea>
 80079de:	e018      	b.n	8007a12 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80079e0:	4b9d      	ldr	r3, [pc, #628]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 80079e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80079e4:	4b9c      	ldr	r3, [pc, #624]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 80079e6:	2101      	movs	r1, #1
 80079e8:	438a      	bics	r2, r1
 80079ea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80079ec:	f7fe f84c 	bl	8005a88 <HAL_GetTick>
 80079f0:	0003      	movs	r3, r0
 80079f2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80079f4:	e008      	b.n	8007a08 <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80079f6:	f7fe f847 	bl	8005a88 <HAL_GetTick>
 80079fa:	0002      	movs	r2, r0
 80079fc:	697b      	ldr	r3, [r7, #20]
 80079fe:	1ad3      	subs	r3, r2, r3
 8007a00:	2b02      	cmp	r3, #2
 8007a02:	d901      	bls.n	8007a08 <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8007a04:	2303      	movs	r3, #3
 8007a06:	e15d      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007a08:	4b93      	ldr	r3, [pc, #588]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007a0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a0c:	2202      	movs	r2, #2
 8007a0e:	4013      	ands	r3, r2
 8007a10:	d1f1      	bne.n	80079f6 <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	2204      	movs	r2, #4
 8007a18:	4013      	ands	r3, r2
 8007a1a:	d100      	bne.n	8007a1e <HAL_RCC_OscConfig+0x446>
 8007a1c:	e0ae      	b.n	8007b7c <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007a1e:	2023      	movs	r0, #35	@ 0x23
 8007a20:	183b      	adds	r3, r7, r0
 8007a22:	2200      	movs	r2, #0
 8007a24:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007a26:	4b8c      	ldr	r3, [pc, #560]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007a28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a2a:	2380      	movs	r3, #128	@ 0x80
 8007a2c:	055b      	lsls	r3, r3, #21
 8007a2e:	4013      	ands	r3, r2
 8007a30:	d109      	bne.n	8007a46 <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a32:	4b89      	ldr	r3, [pc, #548]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007a34:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a36:	4b88      	ldr	r3, [pc, #544]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007a38:	2180      	movs	r1, #128	@ 0x80
 8007a3a:	0549      	lsls	r1, r1, #21
 8007a3c:	430a      	orrs	r2, r1
 8007a3e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8007a40:	183b      	adds	r3, r7, r0
 8007a42:	2201      	movs	r2, #1
 8007a44:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a46:	4b87      	ldr	r3, [pc, #540]	@ (8007c64 <HAL_RCC_OscConfig+0x68c>)
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	2380      	movs	r3, #128	@ 0x80
 8007a4c:	005b      	lsls	r3, r3, #1
 8007a4e:	4013      	ands	r3, r2
 8007a50:	d11a      	bne.n	8007a88 <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007a52:	4b84      	ldr	r3, [pc, #528]	@ (8007c64 <HAL_RCC_OscConfig+0x68c>)
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	4b83      	ldr	r3, [pc, #524]	@ (8007c64 <HAL_RCC_OscConfig+0x68c>)
 8007a58:	2180      	movs	r1, #128	@ 0x80
 8007a5a:	0049      	lsls	r1, r1, #1
 8007a5c:	430a      	orrs	r2, r1
 8007a5e:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007a60:	f7fe f812 	bl	8005a88 <HAL_GetTick>
 8007a64:	0003      	movs	r3, r0
 8007a66:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a68:	e008      	b.n	8007a7c <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a6a:	f7fe f80d 	bl	8005a88 <HAL_GetTick>
 8007a6e:	0002      	movs	r2, r0
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	1ad3      	subs	r3, r2, r3
 8007a74:	2b64      	cmp	r3, #100	@ 0x64
 8007a76:	d901      	bls.n	8007a7c <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8007a78:	2303      	movs	r3, #3
 8007a7a:	e123      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007a7c:	4b79      	ldr	r3, [pc, #484]	@ (8007c64 <HAL_RCC_OscConfig+0x68c>)
 8007a7e:	681a      	ldr	r2, [r3, #0]
 8007a80:	2380      	movs	r3, #128	@ 0x80
 8007a82:	005b      	lsls	r3, r3, #1
 8007a84:	4013      	ands	r3, r2
 8007a86:	d0f0      	beq.n	8007a6a <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	689a      	ldr	r2, [r3, #8]
 8007a8c:	2380      	movs	r3, #128	@ 0x80
 8007a8e:	005b      	lsls	r3, r3, #1
 8007a90:	429a      	cmp	r2, r3
 8007a92:	d107      	bne.n	8007aa4 <HAL_RCC_OscConfig+0x4cc>
 8007a94:	4b70      	ldr	r3, [pc, #448]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007a96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007a98:	4b6f      	ldr	r3, [pc, #444]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007a9a:	2180      	movs	r1, #128	@ 0x80
 8007a9c:	0049      	lsls	r1, r1, #1
 8007a9e:	430a      	orrs	r2, r1
 8007aa0:	651a      	str	r2, [r3, #80]	@ 0x50
 8007aa2:	e031      	b.n	8007b08 <HAL_RCC_OscConfig+0x530>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d10c      	bne.n	8007ac6 <HAL_RCC_OscConfig+0x4ee>
 8007aac:	4b6a      	ldr	r3, [pc, #424]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007aae:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ab0:	4b69      	ldr	r3, [pc, #420]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007ab2:	496b      	ldr	r1, [pc, #428]	@ (8007c60 <HAL_RCC_OscConfig+0x688>)
 8007ab4:	400a      	ands	r2, r1
 8007ab6:	651a      	str	r2, [r3, #80]	@ 0x50
 8007ab8:	4b67      	ldr	r3, [pc, #412]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007aba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007abc:	4b66      	ldr	r3, [pc, #408]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007abe:	496a      	ldr	r1, [pc, #424]	@ (8007c68 <HAL_RCC_OscConfig+0x690>)
 8007ac0:	400a      	ands	r2, r1
 8007ac2:	651a      	str	r2, [r3, #80]	@ 0x50
 8007ac4:	e020      	b.n	8007b08 <HAL_RCC_OscConfig+0x530>
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	689a      	ldr	r2, [r3, #8]
 8007aca:	23a0      	movs	r3, #160	@ 0xa0
 8007acc:	00db      	lsls	r3, r3, #3
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d10e      	bne.n	8007af0 <HAL_RCC_OscConfig+0x518>
 8007ad2:	4b61      	ldr	r3, [pc, #388]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007ad4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ad6:	4b60      	ldr	r3, [pc, #384]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007ad8:	2180      	movs	r1, #128	@ 0x80
 8007ada:	00c9      	lsls	r1, r1, #3
 8007adc:	430a      	orrs	r2, r1
 8007ade:	651a      	str	r2, [r3, #80]	@ 0x50
 8007ae0:	4b5d      	ldr	r3, [pc, #372]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007ae2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007ae4:	4b5c      	ldr	r3, [pc, #368]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007ae6:	2180      	movs	r1, #128	@ 0x80
 8007ae8:	0049      	lsls	r1, r1, #1
 8007aea:	430a      	orrs	r2, r1
 8007aec:	651a      	str	r2, [r3, #80]	@ 0x50
 8007aee:	e00b      	b.n	8007b08 <HAL_RCC_OscConfig+0x530>
 8007af0:	4b59      	ldr	r3, [pc, #356]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007af2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007af4:	4b58      	ldr	r3, [pc, #352]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007af6:	495a      	ldr	r1, [pc, #360]	@ (8007c60 <HAL_RCC_OscConfig+0x688>)
 8007af8:	400a      	ands	r2, r1
 8007afa:	651a      	str	r2, [r3, #80]	@ 0x50
 8007afc:	4b56      	ldr	r3, [pc, #344]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007afe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b00:	4b55      	ldr	r3, [pc, #340]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007b02:	4959      	ldr	r1, [pc, #356]	@ (8007c68 <HAL_RCC_OscConfig+0x690>)
 8007b04:	400a      	ands	r2, r1
 8007b06:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	689b      	ldr	r3, [r3, #8]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d015      	beq.n	8007b3c <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b10:	f7fd ffba 	bl	8005a88 <HAL_GetTick>
 8007b14:	0003      	movs	r3, r0
 8007b16:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b18:	e009      	b.n	8007b2e <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b1a:	f7fd ffb5 	bl	8005a88 <HAL_GetTick>
 8007b1e:	0002      	movs	r2, r0
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	1ad3      	subs	r3, r2, r3
 8007b24:	4a51      	ldr	r2, [pc, #324]	@ (8007c6c <HAL_RCC_OscConfig+0x694>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d901      	bls.n	8007b2e <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8007b2a:	2303      	movs	r3, #3
 8007b2c:	e0ca      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007b2e:	4b4a      	ldr	r3, [pc, #296]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007b30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b32:	2380      	movs	r3, #128	@ 0x80
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	4013      	ands	r3, r2
 8007b38:	d0ef      	beq.n	8007b1a <HAL_RCC_OscConfig+0x542>
 8007b3a:	e014      	b.n	8007b66 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b3c:	f7fd ffa4 	bl	8005a88 <HAL_GetTick>
 8007b40:	0003      	movs	r3, r0
 8007b42:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007b44:	e009      	b.n	8007b5a <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007b46:	f7fd ff9f 	bl	8005a88 <HAL_GetTick>
 8007b4a:	0002      	movs	r2, r0
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	1ad3      	subs	r3, r2, r3
 8007b50:	4a46      	ldr	r2, [pc, #280]	@ (8007c6c <HAL_RCC_OscConfig+0x694>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d901      	bls.n	8007b5a <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8007b56:	2303      	movs	r3, #3
 8007b58:	e0b4      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007b5a:	4b3f      	ldr	r3, [pc, #252]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007b5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007b5e:	2380      	movs	r3, #128	@ 0x80
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	4013      	ands	r3, r2
 8007b64:	d1ef      	bne.n	8007b46 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007b66:	2323      	movs	r3, #35	@ 0x23
 8007b68:	18fb      	adds	r3, r7, r3
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	2b01      	cmp	r3, #1
 8007b6e:	d105      	bne.n	8007b7c <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b70:	4b39      	ldr	r3, [pc, #228]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007b72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b74:	4b38      	ldr	r3, [pc, #224]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007b76:	493e      	ldr	r1, [pc, #248]	@ (8007c70 <HAL_RCC_OscConfig+0x698>)
 8007b78:	400a      	ands	r2, r1
 8007b7a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d100      	bne.n	8007b86 <HAL_RCC_OscConfig+0x5ae>
 8007b84:	e09d      	b.n	8007cc2 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007b86:	69fb      	ldr	r3, [r7, #28]
 8007b88:	2b0c      	cmp	r3, #12
 8007b8a:	d100      	bne.n	8007b8e <HAL_RCC_OscConfig+0x5b6>
 8007b8c:	e076      	b.n	8007c7c <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b92:	2b02      	cmp	r3, #2
 8007b94:	d145      	bne.n	8007c22 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007b96:	4b30      	ldr	r3, [pc, #192]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007b98:	681a      	ldr	r2, [r3, #0]
 8007b9a:	4b2f      	ldr	r3, [pc, #188]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007b9c:	4935      	ldr	r1, [pc, #212]	@ (8007c74 <HAL_RCC_OscConfig+0x69c>)
 8007b9e:	400a      	ands	r2, r1
 8007ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007ba2:	f7fd ff71 	bl	8005a88 <HAL_GetTick>
 8007ba6:	0003      	movs	r3, r0
 8007ba8:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007baa:	e008      	b.n	8007bbe <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007bac:	f7fd ff6c 	bl	8005a88 <HAL_GetTick>
 8007bb0:	0002      	movs	r2, r0
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	2b02      	cmp	r3, #2
 8007bb8:	d901      	bls.n	8007bbe <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8007bba:	2303      	movs	r3, #3
 8007bbc:	e082      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007bbe:	4b26      	ldr	r3, [pc, #152]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007bc0:	681a      	ldr	r2, [r3, #0]
 8007bc2:	2380      	movs	r3, #128	@ 0x80
 8007bc4:	049b      	lsls	r3, r3, #18
 8007bc6:	4013      	ands	r3, r2
 8007bc8:	d1f0      	bne.n	8007bac <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007bca:	4b23      	ldr	r3, [pc, #140]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	4a2a      	ldr	r2, [pc, #168]	@ (8007c78 <HAL_RCC_OscConfig+0x6a0>)
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	0019      	movs	r1, r3
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bdc:	431a      	orrs	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007be2:	431a      	orrs	r2, r3
 8007be4:	4b1c      	ldr	r3, [pc, #112]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007be6:	430a      	orrs	r2, r1
 8007be8:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007bea:	4b1b      	ldr	r3, [pc, #108]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007bec:	681a      	ldr	r2, [r3, #0]
 8007bee:	4b1a      	ldr	r3, [pc, #104]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007bf0:	2180      	movs	r1, #128	@ 0x80
 8007bf2:	0449      	lsls	r1, r1, #17
 8007bf4:	430a      	orrs	r2, r1
 8007bf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007bf8:	f7fd ff46 	bl	8005a88 <HAL_GetTick>
 8007bfc:	0003      	movs	r3, r0
 8007bfe:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007c00:	e008      	b.n	8007c14 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c02:	f7fd ff41 	bl	8005a88 <HAL_GetTick>
 8007c06:	0002      	movs	r2, r0
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	1ad3      	subs	r3, r2, r3
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	d901      	bls.n	8007c14 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8007c10:	2303      	movs	r3, #3
 8007c12:	e057      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007c14:	4b10      	ldr	r3, [pc, #64]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007c16:	681a      	ldr	r2, [r3, #0]
 8007c18:	2380      	movs	r3, #128	@ 0x80
 8007c1a:	049b      	lsls	r3, r3, #18
 8007c1c:	4013      	ands	r3, r2
 8007c1e:	d0f0      	beq.n	8007c02 <HAL_RCC_OscConfig+0x62a>
 8007c20:	e04f      	b.n	8007cc2 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c22:	4b0d      	ldr	r3, [pc, #52]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	4b0c      	ldr	r3, [pc, #48]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007c28:	4912      	ldr	r1, [pc, #72]	@ (8007c74 <HAL_RCC_OscConfig+0x69c>)
 8007c2a:	400a      	ands	r2, r1
 8007c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c2e:	f7fd ff2b 	bl	8005a88 <HAL_GetTick>
 8007c32:	0003      	movs	r3, r0
 8007c34:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007c36:	e008      	b.n	8007c4a <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c38:	f7fd ff26 	bl	8005a88 <HAL_GetTick>
 8007c3c:	0002      	movs	r2, r0
 8007c3e:	697b      	ldr	r3, [r7, #20]
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	2b02      	cmp	r3, #2
 8007c44:	d901      	bls.n	8007c4a <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e03c      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007c4a:	4b03      	ldr	r3, [pc, #12]	@ (8007c58 <HAL_RCC_OscConfig+0x680>)
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	2380      	movs	r3, #128	@ 0x80
 8007c50:	049b      	lsls	r3, r3, #18
 8007c52:	4013      	ands	r3, r2
 8007c54:	d1f0      	bne.n	8007c38 <HAL_RCC_OscConfig+0x660>
 8007c56:	e034      	b.n	8007cc2 <HAL_RCC_OscConfig+0x6ea>
 8007c58:	40021000 	.word	0x40021000
 8007c5c:	ffff1fff 	.word	0xffff1fff
 8007c60:	fffffeff 	.word	0xfffffeff
 8007c64:	40007000 	.word	0x40007000
 8007c68:	fffffbff 	.word	0xfffffbff
 8007c6c:	00001388 	.word	0x00001388
 8007c70:	efffffff 	.word	0xefffffff
 8007c74:	feffffff 	.word	0xfeffffff
 8007c78:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c80:	2b01      	cmp	r3, #1
 8007c82:	d101      	bne.n	8007c88 <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8007c84:	2301      	movs	r3, #1
 8007c86:	e01d      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007c88:	4b10      	ldr	r3, [pc, #64]	@ (8007ccc <HAL_RCC_OscConfig+0x6f4>)
 8007c8a:	68db      	ldr	r3, [r3, #12]
 8007c8c:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007c8e:	69ba      	ldr	r2, [r7, #24]
 8007c90:	2380      	movs	r3, #128	@ 0x80
 8007c92:	025b      	lsls	r3, r3, #9
 8007c94:	401a      	ands	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d10f      	bne.n	8007cbe <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007c9e:	69ba      	ldr	r2, [r7, #24]
 8007ca0:	23f0      	movs	r3, #240	@ 0xf0
 8007ca2:	039b      	lsls	r3, r3, #14
 8007ca4:	401a      	ands	r2, r3
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d107      	bne.n	8007cbe <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8007cae:	69ba      	ldr	r2, [r7, #24]
 8007cb0:	23c0      	movs	r3, #192	@ 0xc0
 8007cb2:	041b      	lsls	r3, r3, #16
 8007cb4:	401a      	ands	r2, r3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007cba:	429a      	cmp	r2, r3
 8007cbc:	d001      	beq.n	8007cc2 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e000      	b.n	8007cc4 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	0018      	movs	r0, r3
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	b00a      	add	sp, #40	@ 0x28
 8007cca:	bdb0      	pop	{r4, r5, r7, pc}
 8007ccc:	40021000 	.word	0x40021000

08007cd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007cd0:	b5b0      	push	{r4, r5, r7, lr}
 8007cd2:	b084      	sub	sp, #16
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
 8007cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	d101      	bne.n	8007ce4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e128      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007ce4:	4b96      	ldr	r3, [pc, #600]	@ (8007f40 <HAL_RCC_ClockConfig+0x270>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	2201      	movs	r2, #1
 8007cea:	4013      	ands	r3, r2
 8007cec:	683a      	ldr	r2, [r7, #0]
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d91e      	bls.n	8007d30 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007cf2:	4b93      	ldr	r3, [pc, #588]	@ (8007f40 <HAL_RCC_ClockConfig+0x270>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2201      	movs	r2, #1
 8007cf8:	4393      	bics	r3, r2
 8007cfa:	0019      	movs	r1, r3
 8007cfc:	4b90      	ldr	r3, [pc, #576]	@ (8007f40 <HAL_RCC_ClockConfig+0x270>)
 8007cfe:	683a      	ldr	r2, [r7, #0]
 8007d00:	430a      	orrs	r2, r1
 8007d02:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007d04:	f7fd fec0 	bl	8005a88 <HAL_GetTick>
 8007d08:	0003      	movs	r3, r0
 8007d0a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d0c:	e009      	b.n	8007d22 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007d0e:	f7fd febb 	bl	8005a88 <HAL_GetTick>
 8007d12:	0002      	movs	r2, r0
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	1ad3      	subs	r3, r2, r3
 8007d18:	4a8a      	ldr	r2, [pc, #552]	@ (8007f44 <HAL_RCC_ClockConfig+0x274>)
 8007d1a:	4293      	cmp	r3, r2
 8007d1c:	d901      	bls.n	8007d22 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8007d1e:	2303      	movs	r3, #3
 8007d20:	e109      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d22:	4b87      	ldr	r3, [pc, #540]	@ (8007f40 <HAL_RCC_ClockConfig+0x270>)
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2201      	movs	r2, #1
 8007d28:	4013      	ands	r3, r2
 8007d2a:	683a      	ldr	r2, [r7, #0]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d1ee      	bne.n	8007d0e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2202      	movs	r2, #2
 8007d36:	4013      	ands	r3, r2
 8007d38:	d009      	beq.n	8007d4e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007d3a:	4b83      	ldr	r3, [pc, #524]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	22f0      	movs	r2, #240	@ 0xf0
 8007d40:	4393      	bics	r3, r2
 8007d42:	0019      	movs	r1, r3
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	689a      	ldr	r2, [r3, #8]
 8007d48:	4b7f      	ldr	r3, [pc, #508]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007d4a:	430a      	orrs	r2, r1
 8007d4c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2201      	movs	r2, #1
 8007d54:	4013      	ands	r3, r2
 8007d56:	d100      	bne.n	8007d5a <HAL_RCC_ClockConfig+0x8a>
 8007d58:	e089      	b.n	8007e6e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	2b02      	cmp	r3, #2
 8007d60:	d107      	bne.n	8007d72 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007d62:	4b79      	ldr	r3, [pc, #484]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007d64:	681a      	ldr	r2, [r3, #0]
 8007d66:	2380      	movs	r3, #128	@ 0x80
 8007d68:	029b      	lsls	r3, r3, #10
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	d120      	bne.n	8007db0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007d6e:	2301      	movs	r3, #1
 8007d70:	e0e1      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	685b      	ldr	r3, [r3, #4]
 8007d76:	2b03      	cmp	r3, #3
 8007d78:	d107      	bne.n	8007d8a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007d7a:	4b73      	ldr	r3, [pc, #460]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007d7c:	681a      	ldr	r2, [r3, #0]
 8007d7e:	2380      	movs	r3, #128	@ 0x80
 8007d80:	049b      	lsls	r3, r3, #18
 8007d82:	4013      	ands	r3, r2
 8007d84:	d114      	bne.n	8007db0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e0d5      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	2b01      	cmp	r3, #1
 8007d90:	d106      	bne.n	8007da0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007d92:	4b6d      	ldr	r3, [pc, #436]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2204      	movs	r2, #4
 8007d98:	4013      	ands	r3, r2
 8007d9a:	d109      	bne.n	8007db0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e0ca      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8007da0:	4b69      	ldr	r3, [pc, #420]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	2380      	movs	r3, #128	@ 0x80
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	4013      	ands	r3, r2
 8007daa:	d101      	bne.n	8007db0 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007dac:	2301      	movs	r3, #1
 8007dae:	e0c2      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007db0:	4b65      	ldr	r3, [pc, #404]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007db2:	68db      	ldr	r3, [r3, #12]
 8007db4:	2203      	movs	r2, #3
 8007db6:	4393      	bics	r3, r2
 8007db8:	0019      	movs	r1, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	685a      	ldr	r2, [r3, #4]
 8007dbe:	4b62      	ldr	r3, [pc, #392]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007dc0:	430a      	orrs	r2, r1
 8007dc2:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007dc4:	f7fd fe60 	bl	8005a88 <HAL_GetTick>
 8007dc8:	0003      	movs	r3, r0
 8007dca:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	685b      	ldr	r3, [r3, #4]
 8007dd0:	2b02      	cmp	r3, #2
 8007dd2:	d111      	bne.n	8007df8 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007dd4:	e009      	b.n	8007dea <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007dd6:	f7fd fe57 	bl	8005a88 <HAL_GetTick>
 8007dda:	0002      	movs	r2, r0
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	1ad3      	subs	r3, r2, r3
 8007de0:	4a58      	ldr	r2, [pc, #352]	@ (8007f44 <HAL_RCC_ClockConfig+0x274>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d901      	bls.n	8007dea <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8007de6:	2303      	movs	r3, #3
 8007de8:	e0a5      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8007dea:	4b57      	ldr	r3, [pc, #348]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007dec:	68db      	ldr	r3, [r3, #12]
 8007dee:	220c      	movs	r2, #12
 8007df0:	4013      	ands	r3, r2
 8007df2:	2b08      	cmp	r3, #8
 8007df4:	d1ef      	bne.n	8007dd6 <HAL_RCC_ClockConfig+0x106>
 8007df6:	e03a      	b.n	8007e6e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	2b03      	cmp	r3, #3
 8007dfe:	d111      	bne.n	8007e24 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007e00:	e009      	b.n	8007e16 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e02:	f7fd fe41 	bl	8005a88 <HAL_GetTick>
 8007e06:	0002      	movs	r2, r0
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	1ad3      	subs	r3, r2, r3
 8007e0c:	4a4d      	ldr	r2, [pc, #308]	@ (8007f44 <HAL_RCC_ClockConfig+0x274>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d901      	bls.n	8007e16 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8007e12:	2303      	movs	r3, #3
 8007e14:	e08f      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007e16:	4b4c      	ldr	r3, [pc, #304]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007e18:	68db      	ldr	r3, [r3, #12]
 8007e1a:	220c      	movs	r2, #12
 8007e1c:	4013      	ands	r3, r2
 8007e1e:	2b0c      	cmp	r3, #12
 8007e20:	d1ef      	bne.n	8007e02 <HAL_RCC_ClockConfig+0x132>
 8007e22:	e024      	b.n	8007e6e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d11b      	bne.n	8007e64 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e2c:	e009      	b.n	8007e42 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e2e:	f7fd fe2b 	bl	8005a88 <HAL_GetTick>
 8007e32:	0002      	movs	r2, r0
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	1ad3      	subs	r3, r2, r3
 8007e38:	4a42      	ldr	r2, [pc, #264]	@ (8007f44 <HAL_RCC_ClockConfig+0x274>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d901      	bls.n	8007e42 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8007e3e:	2303      	movs	r3, #3
 8007e40:	e079      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007e42:	4b41      	ldr	r3, [pc, #260]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	220c      	movs	r2, #12
 8007e48:	4013      	ands	r3, r2
 8007e4a:	2b04      	cmp	r3, #4
 8007e4c:	d1ef      	bne.n	8007e2e <HAL_RCC_ClockConfig+0x15e>
 8007e4e:	e00e      	b.n	8007e6e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e50:	f7fd fe1a 	bl	8005a88 <HAL_GetTick>
 8007e54:	0002      	movs	r2, r0
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	1ad3      	subs	r3, r2, r3
 8007e5a:	4a3a      	ldr	r2, [pc, #232]	@ (8007f44 <HAL_RCC_ClockConfig+0x274>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d901      	bls.n	8007e64 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8007e60:	2303      	movs	r3, #3
 8007e62:	e068      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007e64:	4b38      	ldr	r3, [pc, #224]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	220c      	movs	r2, #12
 8007e6a:	4013      	ands	r3, r2
 8007e6c:	d1f0      	bne.n	8007e50 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007e6e:	4b34      	ldr	r3, [pc, #208]	@ (8007f40 <HAL_RCC_ClockConfig+0x270>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	2201      	movs	r2, #1
 8007e74:	4013      	ands	r3, r2
 8007e76:	683a      	ldr	r2, [r7, #0]
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	d21e      	bcs.n	8007eba <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e7c:	4b30      	ldr	r3, [pc, #192]	@ (8007f40 <HAL_RCC_ClockConfig+0x270>)
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2201      	movs	r2, #1
 8007e82:	4393      	bics	r3, r2
 8007e84:	0019      	movs	r1, r3
 8007e86:	4b2e      	ldr	r3, [pc, #184]	@ (8007f40 <HAL_RCC_ClockConfig+0x270>)
 8007e88:	683a      	ldr	r2, [r7, #0]
 8007e8a:	430a      	orrs	r2, r1
 8007e8c:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007e8e:	f7fd fdfb 	bl	8005a88 <HAL_GetTick>
 8007e92:	0003      	movs	r3, r0
 8007e94:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e96:	e009      	b.n	8007eac <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e98:	f7fd fdf6 	bl	8005a88 <HAL_GetTick>
 8007e9c:	0002      	movs	r2, r0
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	1ad3      	subs	r3, r2, r3
 8007ea2:	4a28      	ldr	r2, [pc, #160]	@ (8007f44 <HAL_RCC_ClockConfig+0x274>)
 8007ea4:	4293      	cmp	r3, r2
 8007ea6:	d901      	bls.n	8007eac <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8007ea8:	2303      	movs	r3, #3
 8007eaa:	e044      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007eac:	4b24      	ldr	r3, [pc, #144]	@ (8007f40 <HAL_RCC_ClockConfig+0x270>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	2201      	movs	r2, #1
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	683a      	ldr	r2, [r7, #0]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d1ee      	bne.n	8007e98 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	2204      	movs	r2, #4
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	d009      	beq.n	8007ed8 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007ec4:	4b20      	ldr	r3, [pc, #128]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007ec6:	68db      	ldr	r3, [r3, #12]
 8007ec8:	4a20      	ldr	r2, [pc, #128]	@ (8007f4c <HAL_RCC_ClockConfig+0x27c>)
 8007eca:	4013      	ands	r3, r2
 8007ecc:	0019      	movs	r1, r3
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	68da      	ldr	r2, [r3, #12]
 8007ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	2208      	movs	r2, #8
 8007ede:	4013      	ands	r3, r2
 8007ee0:	d00a      	beq.n	8007ef8 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007ee2:	4b19      	ldr	r3, [pc, #100]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007ee4:	68db      	ldr	r3, [r3, #12]
 8007ee6:	4a1a      	ldr	r2, [pc, #104]	@ (8007f50 <HAL_RCC_ClockConfig+0x280>)
 8007ee8:	4013      	ands	r3, r2
 8007eea:	0019      	movs	r1, r3
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	691b      	ldr	r3, [r3, #16]
 8007ef0:	00da      	lsls	r2, r3, #3
 8007ef2:	4b15      	ldr	r3, [pc, #84]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007ef4:	430a      	orrs	r2, r1
 8007ef6:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007ef8:	f000 f832 	bl	8007f60 <HAL_RCC_GetSysClockFreq>
 8007efc:	0001      	movs	r1, r0
 8007efe:	4b12      	ldr	r3, [pc, #72]	@ (8007f48 <HAL_RCC_ClockConfig+0x278>)
 8007f00:	68db      	ldr	r3, [r3, #12]
 8007f02:	091b      	lsrs	r3, r3, #4
 8007f04:	220f      	movs	r2, #15
 8007f06:	4013      	ands	r3, r2
 8007f08:	4a12      	ldr	r2, [pc, #72]	@ (8007f54 <HAL_RCC_ClockConfig+0x284>)
 8007f0a:	5cd3      	ldrb	r3, [r2, r3]
 8007f0c:	000a      	movs	r2, r1
 8007f0e:	40da      	lsrs	r2, r3
 8007f10:	4b11      	ldr	r3, [pc, #68]	@ (8007f58 <HAL_RCC_ClockConfig+0x288>)
 8007f12:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007f14:	4b11      	ldr	r3, [pc, #68]	@ (8007f5c <HAL_RCC_ClockConfig+0x28c>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	250b      	movs	r5, #11
 8007f1a:	197c      	adds	r4, r7, r5
 8007f1c:	0018      	movs	r0, r3
 8007f1e:	f7fd fd6d 	bl	80059fc <HAL_InitTick>
 8007f22:	0003      	movs	r3, r0
 8007f24:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8007f26:	197b      	adds	r3, r7, r5
 8007f28:	781b      	ldrb	r3, [r3, #0]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d002      	beq.n	8007f34 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8007f2e:	197b      	adds	r3, r7, r5
 8007f30:	781b      	ldrb	r3, [r3, #0]
 8007f32:	e000      	b.n	8007f36 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8007f34:	2300      	movs	r3, #0
}
 8007f36:	0018      	movs	r0, r3
 8007f38:	46bd      	mov	sp, r7
 8007f3a:	b004      	add	sp, #16
 8007f3c:	bdb0      	pop	{r4, r5, r7, pc}
 8007f3e:	46c0      	nop			@ (mov r8, r8)
 8007f40:	40022000 	.word	0x40022000
 8007f44:	00001388 	.word	0x00001388
 8007f48:	40021000 	.word	0x40021000
 8007f4c:	fffff8ff 	.word	0xfffff8ff
 8007f50:	ffffc7ff 	.word	0xffffc7ff
 8007f54:	0800ce00 	.word	0x0800ce00
 8007f58:	20000000 	.word	0x20000000
 8007f5c:	20000004 	.word	0x20000004

08007f60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f60:	b5b0      	push	{r4, r5, r7, lr}
 8007f62:	b08e      	sub	sp, #56	@ 0x38
 8007f64:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8007f66:	4b4c      	ldr	r3, [pc, #304]	@ (8008098 <HAL_RCC_GetSysClockFreq+0x138>)
 8007f68:	68db      	ldr	r3, [r3, #12]
 8007f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007f6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f6e:	230c      	movs	r3, #12
 8007f70:	4013      	ands	r3, r2
 8007f72:	2b0c      	cmp	r3, #12
 8007f74:	d014      	beq.n	8007fa0 <HAL_RCC_GetSysClockFreq+0x40>
 8007f76:	d900      	bls.n	8007f7a <HAL_RCC_GetSysClockFreq+0x1a>
 8007f78:	e07b      	b.n	8008072 <HAL_RCC_GetSysClockFreq+0x112>
 8007f7a:	2b04      	cmp	r3, #4
 8007f7c:	d002      	beq.n	8007f84 <HAL_RCC_GetSysClockFreq+0x24>
 8007f7e:	2b08      	cmp	r3, #8
 8007f80:	d00b      	beq.n	8007f9a <HAL_RCC_GetSysClockFreq+0x3a>
 8007f82:	e076      	b.n	8008072 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007f84:	4b44      	ldr	r3, [pc, #272]	@ (8008098 <HAL_RCC_GetSysClockFreq+0x138>)
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	2210      	movs	r2, #16
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	d002      	beq.n	8007f94 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8007f8e:	4b43      	ldr	r3, [pc, #268]	@ (800809c <HAL_RCC_GetSysClockFreq+0x13c>)
 8007f90:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8007f92:	e07c      	b.n	800808e <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8007f94:	4b42      	ldr	r3, [pc, #264]	@ (80080a0 <HAL_RCC_GetSysClockFreq+0x140>)
 8007f96:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007f98:	e079      	b.n	800808e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007f9a:	4b42      	ldr	r3, [pc, #264]	@ (80080a4 <HAL_RCC_GetSysClockFreq+0x144>)
 8007f9c:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007f9e:	e076      	b.n	800808e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8007fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fa2:	0c9a      	lsrs	r2, r3, #18
 8007fa4:	230f      	movs	r3, #15
 8007fa6:	401a      	ands	r2, r3
 8007fa8:	4b3f      	ldr	r3, [pc, #252]	@ (80080a8 <HAL_RCC_GetSysClockFreq+0x148>)
 8007faa:	5c9b      	ldrb	r3, [r3, r2]
 8007fac:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8007fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fb0:	0d9a      	lsrs	r2, r3, #22
 8007fb2:	2303      	movs	r3, #3
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007fba:	4b37      	ldr	r3, [pc, #220]	@ (8008098 <HAL_RCC_GetSysClockFreq+0x138>)
 8007fbc:	68da      	ldr	r2, [r3, #12]
 8007fbe:	2380      	movs	r3, #128	@ 0x80
 8007fc0:	025b      	lsls	r3, r3, #9
 8007fc2:	4013      	ands	r3, r2
 8007fc4:	d01a      	beq.n	8007ffc <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fc8:	61bb      	str	r3, [r7, #24]
 8007fca:	2300      	movs	r3, #0
 8007fcc:	61fb      	str	r3, [r7, #28]
 8007fce:	4a35      	ldr	r2, [pc, #212]	@ (80080a4 <HAL_RCC_GetSysClockFreq+0x144>)
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	69b8      	ldr	r0, [r7, #24]
 8007fd4:	69f9      	ldr	r1, [r7, #28]
 8007fd6:	f7f8 fac1 	bl	800055c <__aeabi_lmul>
 8007fda:	0002      	movs	r2, r0
 8007fdc:	000b      	movs	r3, r1
 8007fde:	0010      	movs	r0, r2
 8007fe0:	0019      	movs	r1, r3
 8007fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fe4:	613b      	str	r3, [r7, #16]
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	617b      	str	r3, [r7, #20]
 8007fea:	693a      	ldr	r2, [r7, #16]
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f7f8 fa95 	bl	800051c <__aeabi_uldivmod>
 8007ff2:	0002      	movs	r2, r0
 8007ff4:	000b      	movs	r3, r1
 8007ff6:	0013      	movs	r3, r2
 8007ff8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ffa:	e037      	b.n	800806c <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007ffc:	4b26      	ldr	r3, [pc, #152]	@ (8008098 <HAL_RCC_GetSysClockFreq+0x138>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	2210      	movs	r2, #16
 8008002:	4013      	ands	r3, r2
 8008004:	d01a      	beq.n	800803c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8008006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008008:	60bb      	str	r3, [r7, #8]
 800800a:	2300      	movs	r3, #0
 800800c:	60fb      	str	r3, [r7, #12]
 800800e:	4a23      	ldr	r2, [pc, #140]	@ (800809c <HAL_RCC_GetSysClockFreq+0x13c>)
 8008010:	2300      	movs	r3, #0
 8008012:	68b8      	ldr	r0, [r7, #8]
 8008014:	68f9      	ldr	r1, [r7, #12]
 8008016:	f7f8 faa1 	bl	800055c <__aeabi_lmul>
 800801a:	0002      	movs	r2, r0
 800801c:	000b      	movs	r3, r1
 800801e:	0010      	movs	r0, r2
 8008020:	0019      	movs	r1, r3
 8008022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008024:	603b      	str	r3, [r7, #0]
 8008026:	2300      	movs	r3, #0
 8008028:	607b      	str	r3, [r7, #4]
 800802a:	683a      	ldr	r2, [r7, #0]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f7f8 fa75 	bl	800051c <__aeabi_uldivmod>
 8008032:	0002      	movs	r2, r0
 8008034:	000b      	movs	r3, r1
 8008036:	0013      	movs	r3, r2
 8008038:	637b      	str	r3, [r7, #52]	@ 0x34
 800803a:	e017      	b.n	800806c <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800803c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800803e:	0018      	movs	r0, r3
 8008040:	2300      	movs	r3, #0
 8008042:	0019      	movs	r1, r3
 8008044:	4a16      	ldr	r2, [pc, #88]	@ (80080a0 <HAL_RCC_GetSysClockFreq+0x140>)
 8008046:	2300      	movs	r3, #0
 8008048:	f7f8 fa88 	bl	800055c <__aeabi_lmul>
 800804c:	0002      	movs	r2, r0
 800804e:	000b      	movs	r3, r1
 8008050:	0010      	movs	r0, r2
 8008052:	0019      	movs	r1, r3
 8008054:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008056:	001c      	movs	r4, r3
 8008058:	2300      	movs	r3, #0
 800805a:	001d      	movs	r5, r3
 800805c:	0022      	movs	r2, r4
 800805e:	002b      	movs	r3, r5
 8008060:	f7f8 fa5c 	bl	800051c <__aeabi_uldivmod>
 8008064:	0002      	movs	r2, r0
 8008066:	000b      	movs	r3, r1
 8008068:	0013      	movs	r3, r2
 800806a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 800806c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800806e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8008070:	e00d      	b.n	800808e <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8008072:	4b09      	ldr	r3, [pc, #36]	@ (8008098 <HAL_RCC_GetSysClockFreq+0x138>)
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	0b5b      	lsrs	r3, r3, #13
 8008078:	2207      	movs	r2, #7
 800807a:	4013      	ands	r3, r2
 800807c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800807e:	6a3b      	ldr	r3, [r7, #32]
 8008080:	3301      	adds	r3, #1
 8008082:	2280      	movs	r2, #128	@ 0x80
 8008084:	0212      	lsls	r2, r2, #8
 8008086:	409a      	lsls	r2, r3
 8008088:	0013      	movs	r3, r2
 800808a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800808c:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800808e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8008090:	0018      	movs	r0, r3
 8008092:	46bd      	mov	sp, r7
 8008094:	b00e      	add	sp, #56	@ 0x38
 8008096:	bdb0      	pop	{r4, r5, r7, pc}
 8008098:	40021000 	.word	0x40021000
 800809c:	003d0900 	.word	0x003d0900
 80080a0:	00f42400 	.word	0x00f42400
 80080a4:	007a1200 	.word	0x007a1200
 80080a8:	0800ce18 	.word	0x0800ce18

080080ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80080b0:	4b02      	ldr	r3, [pc, #8]	@ (80080bc <HAL_RCC_GetHCLKFreq+0x10>)
 80080b2:	681b      	ldr	r3, [r3, #0]
}
 80080b4:	0018      	movs	r0, r3
 80080b6:	46bd      	mov	sp, r7
 80080b8:	bd80      	pop	{r7, pc}
 80080ba:	46c0      	nop			@ (mov r8, r8)
 80080bc:	20000000 	.word	0x20000000

080080c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80080c4:	f7ff fff2 	bl	80080ac <HAL_RCC_GetHCLKFreq>
 80080c8:	0001      	movs	r1, r0
 80080ca:	4b06      	ldr	r3, [pc, #24]	@ (80080e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	0a1b      	lsrs	r3, r3, #8
 80080d0:	2207      	movs	r2, #7
 80080d2:	4013      	ands	r3, r2
 80080d4:	4a04      	ldr	r2, [pc, #16]	@ (80080e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80080d6:	5cd3      	ldrb	r3, [r2, r3]
 80080d8:	40d9      	lsrs	r1, r3
 80080da:	000b      	movs	r3, r1
}
 80080dc:	0018      	movs	r0, r3
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}
 80080e2:	46c0      	nop			@ (mov r8, r8)
 80080e4:	40021000 	.word	0x40021000
 80080e8:	0800ce10 	.word	0x0800ce10

080080ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80080f0:	f7ff ffdc 	bl	80080ac <HAL_RCC_GetHCLKFreq>
 80080f4:	0001      	movs	r1, r0
 80080f6:	4b06      	ldr	r3, [pc, #24]	@ (8008110 <HAL_RCC_GetPCLK2Freq+0x24>)
 80080f8:	68db      	ldr	r3, [r3, #12]
 80080fa:	0adb      	lsrs	r3, r3, #11
 80080fc:	2207      	movs	r2, #7
 80080fe:	4013      	ands	r3, r2
 8008100:	4a04      	ldr	r2, [pc, #16]	@ (8008114 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008102:	5cd3      	ldrb	r3, [r2, r3]
 8008104:	40d9      	lsrs	r1, r3
 8008106:	000b      	movs	r3, r1
}
 8008108:	0018      	movs	r0, r3
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	46c0      	nop			@ (mov r8, r8)
 8008110:	40021000 	.word	0x40021000
 8008114:	0800ce10 	.word	0x0800ce10

08008118 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008118:	b580      	push	{r7, lr}
 800811a:	b086      	sub	sp, #24
 800811c:	af00      	add	r7, sp, #0
 800811e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8008120:	2017      	movs	r0, #23
 8008122:	183b      	adds	r3, r7, r0
 8008124:	2200      	movs	r2, #0
 8008126:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2220      	movs	r2, #32
 800812e:	4013      	ands	r3, r2
 8008130:	d100      	bne.n	8008134 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8008132:	e0c7      	b.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008134:	4b84      	ldr	r3, [pc, #528]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008136:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008138:	2380      	movs	r3, #128	@ 0x80
 800813a:	055b      	lsls	r3, r3, #21
 800813c:	4013      	ands	r3, r2
 800813e:	d109      	bne.n	8008154 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008140:	4b81      	ldr	r3, [pc, #516]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008142:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008144:	4b80      	ldr	r3, [pc, #512]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008146:	2180      	movs	r1, #128	@ 0x80
 8008148:	0549      	lsls	r1, r1, #21
 800814a:	430a      	orrs	r2, r1
 800814c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800814e:	183b      	adds	r3, r7, r0
 8008150:	2201      	movs	r2, #1
 8008152:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008154:	4b7d      	ldr	r3, [pc, #500]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	2380      	movs	r3, #128	@ 0x80
 800815a:	005b      	lsls	r3, r3, #1
 800815c:	4013      	ands	r3, r2
 800815e:	d11a      	bne.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008160:	4b7a      	ldr	r3, [pc, #488]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	4b79      	ldr	r3, [pc, #484]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8008166:	2180      	movs	r1, #128	@ 0x80
 8008168:	0049      	lsls	r1, r1, #1
 800816a:	430a      	orrs	r2, r1
 800816c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800816e:	f7fd fc8b 	bl	8005a88 <HAL_GetTick>
 8008172:	0003      	movs	r3, r0
 8008174:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008176:	e008      	b.n	800818a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008178:	f7fd fc86 	bl	8005a88 <HAL_GetTick>
 800817c:	0002      	movs	r2, r0
 800817e:	693b      	ldr	r3, [r7, #16]
 8008180:	1ad3      	subs	r3, r2, r3
 8008182:	2b64      	cmp	r3, #100	@ 0x64
 8008184:	d901      	bls.n	800818a <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e0d9      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800818a:	4b70      	ldr	r3, [pc, #448]	@ (800834c <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800818c:	681a      	ldr	r2, [r3, #0]
 800818e:	2380      	movs	r3, #128	@ 0x80
 8008190:	005b      	lsls	r3, r3, #1
 8008192:	4013      	ands	r3, r2
 8008194:	d0f0      	beq.n	8008178 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8008196:	4b6c      	ldr	r3, [pc, #432]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008198:	681a      	ldr	r2, [r3, #0]
 800819a:	23c0      	movs	r3, #192	@ 0xc0
 800819c:	039b      	lsls	r3, r3, #14
 800819e:	4013      	ands	r3, r2
 80081a0:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	685a      	ldr	r2, [r3, #4]
 80081a6:	23c0      	movs	r3, #192	@ 0xc0
 80081a8:	039b      	lsls	r3, r3, #14
 80081aa:	4013      	ands	r3, r2
 80081ac:	68fa      	ldr	r2, [r7, #12]
 80081ae:	429a      	cmp	r2, r3
 80081b0:	d013      	beq.n	80081da <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	685a      	ldr	r2, [r3, #4]
 80081b6:	23c0      	movs	r3, #192	@ 0xc0
 80081b8:	029b      	lsls	r3, r3, #10
 80081ba:	401a      	ands	r2, r3
 80081bc:	23c0      	movs	r3, #192	@ 0xc0
 80081be:	029b      	lsls	r3, r3, #10
 80081c0:	429a      	cmp	r2, r3
 80081c2:	d10a      	bne.n	80081da <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80081c4:	4b60      	ldr	r3, [pc, #384]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	2380      	movs	r3, #128	@ 0x80
 80081ca:	029b      	lsls	r3, r3, #10
 80081cc:	401a      	ands	r2, r3
 80081ce:	2380      	movs	r3, #128	@ 0x80
 80081d0:	029b      	lsls	r3, r3, #10
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d101      	bne.n	80081da <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	e0b1      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80081da:	4b5b      	ldr	r3, [pc, #364]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80081dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80081de:	23c0      	movs	r3, #192	@ 0xc0
 80081e0:	029b      	lsls	r3, r3, #10
 80081e2:	4013      	ands	r3, r2
 80081e4:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d03b      	beq.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	685a      	ldr	r2, [r3, #4]
 80081f0:	23c0      	movs	r3, #192	@ 0xc0
 80081f2:	029b      	lsls	r3, r3, #10
 80081f4:	4013      	ands	r3, r2
 80081f6:	68fa      	ldr	r2, [r7, #12]
 80081f8:	429a      	cmp	r2, r3
 80081fa:	d033      	beq.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2220      	movs	r2, #32
 8008202:	4013      	ands	r3, r2
 8008204:	d02e      	beq.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8008206:	4b50      	ldr	r3, [pc, #320]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800820a:	4a51      	ldr	r2, [pc, #324]	@ (8008350 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 800820c:	4013      	ands	r3, r2
 800820e:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008210:	4b4d      	ldr	r3, [pc, #308]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008212:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008214:	4b4c      	ldr	r3, [pc, #304]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008216:	2180      	movs	r1, #128	@ 0x80
 8008218:	0309      	lsls	r1, r1, #12
 800821a:	430a      	orrs	r2, r1
 800821c:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800821e:	4b4a      	ldr	r3, [pc, #296]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008220:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008222:	4b49      	ldr	r3, [pc, #292]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008224:	494b      	ldr	r1, [pc, #300]	@ (8008354 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8008226:	400a      	ands	r2, r1
 8008228:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 800822a:	4b47      	ldr	r3, [pc, #284]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800822c:	68fa      	ldr	r2, [r7, #12]
 800822e:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8008230:	68fa      	ldr	r2, [r7, #12]
 8008232:	2380      	movs	r3, #128	@ 0x80
 8008234:	005b      	lsls	r3, r3, #1
 8008236:	4013      	ands	r3, r2
 8008238:	d014      	beq.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800823a:	f7fd fc25 	bl	8005a88 <HAL_GetTick>
 800823e:	0003      	movs	r3, r0
 8008240:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008242:	e009      	b.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008244:	f7fd fc20 	bl	8005a88 <HAL_GetTick>
 8008248:	0002      	movs	r2, r0
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	1ad3      	subs	r3, r2, r3
 800824e:	4a42      	ldr	r2, [pc, #264]	@ (8008358 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d901      	bls.n	8008258 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8008254:	2303      	movs	r3, #3
 8008256:	e072      	b.n	800833e <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008258:	4b3b      	ldr	r3, [pc, #236]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800825a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800825c:	2380      	movs	r3, #128	@ 0x80
 800825e:	009b      	lsls	r3, r3, #2
 8008260:	4013      	ands	r3, r2
 8008262:	d0ef      	beq.n	8008244 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	2220      	movs	r2, #32
 800826a:	4013      	ands	r3, r2
 800826c:	d01f      	beq.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	685a      	ldr	r2, [r3, #4]
 8008272:	23c0      	movs	r3, #192	@ 0xc0
 8008274:	029b      	lsls	r3, r3, #10
 8008276:	401a      	ands	r2, r3
 8008278:	23c0      	movs	r3, #192	@ 0xc0
 800827a:	029b      	lsls	r3, r3, #10
 800827c:	429a      	cmp	r2, r3
 800827e:	d10c      	bne.n	800829a <HAL_RCCEx_PeriphCLKConfig+0x182>
 8008280:	4b31      	ldr	r3, [pc, #196]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a35      	ldr	r2, [pc, #212]	@ (800835c <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8008286:	4013      	ands	r3, r2
 8008288:	0019      	movs	r1, r3
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	685a      	ldr	r2, [r3, #4]
 800828e:	23c0      	movs	r3, #192	@ 0xc0
 8008290:	039b      	lsls	r3, r3, #14
 8008292:	401a      	ands	r2, r3
 8008294:	4b2c      	ldr	r3, [pc, #176]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008296:	430a      	orrs	r2, r1
 8008298:	601a      	str	r2, [r3, #0]
 800829a:	4b2b      	ldr	r3, [pc, #172]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800829c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	685a      	ldr	r2, [r3, #4]
 80082a2:	23c0      	movs	r3, #192	@ 0xc0
 80082a4:	029b      	lsls	r3, r3, #10
 80082a6:	401a      	ands	r2, r3
 80082a8:	4b27      	ldr	r3, [pc, #156]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80082aa:	430a      	orrs	r2, r1
 80082ac:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80082ae:	2317      	movs	r3, #23
 80082b0:	18fb      	adds	r3, r7, r3
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d105      	bne.n	80082c4 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082b8:	4b23      	ldr	r3, [pc, #140]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80082ba:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80082bc:	4b22      	ldr	r3, [pc, #136]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80082be:	4928      	ldr	r1, [pc, #160]	@ (8008360 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80082c0:	400a      	ands	r2, r1
 80082c2:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2202      	movs	r2, #2
 80082ca:	4013      	ands	r3, r2
 80082cc:	d009      	beq.n	80082e2 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80082ce:	4b1e      	ldr	r3, [pc, #120]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80082d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082d2:	220c      	movs	r2, #12
 80082d4:	4393      	bics	r3, r2
 80082d6:	0019      	movs	r1, r3
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	689a      	ldr	r2, [r3, #8]
 80082dc:	4b1a      	ldr	r3, [pc, #104]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80082de:	430a      	orrs	r2, r1
 80082e0:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2204      	movs	r2, #4
 80082e8:	4013      	ands	r3, r2
 80082ea:	d009      	beq.n	8008300 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80082ec:	4b16      	ldr	r3, [pc, #88]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80082ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80082f0:	4a1c      	ldr	r2, [pc, #112]	@ (8008364 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80082f2:	4013      	ands	r3, r2
 80082f4:	0019      	movs	r1, r3
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	68da      	ldr	r2, [r3, #12]
 80082fa:	4b13      	ldr	r3, [pc, #76]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80082fc:	430a      	orrs	r2, r1
 80082fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	2208      	movs	r2, #8
 8008306:	4013      	ands	r3, r2
 8008308:	d009      	beq.n	800831e <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800830a:	4b0f      	ldr	r3, [pc, #60]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800830c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800830e:	4a16      	ldr	r2, [pc, #88]	@ (8008368 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8008310:	4013      	ands	r3, r2
 8008312:	0019      	movs	r1, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	691a      	ldr	r2, [r3, #16]
 8008318:	4b0b      	ldr	r3, [pc, #44]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800831a:	430a      	orrs	r2, r1
 800831c:	64da      	str	r2, [r3, #76]	@ 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	2280      	movs	r2, #128	@ 0x80
 8008324:	4013      	ands	r3, r2
 8008326:	d009      	beq.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8008328:	4b07      	ldr	r3, [pc, #28]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800832a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800832c:	4a0f      	ldr	r2, [pc, #60]	@ (800836c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 800832e:	4013      	ands	r3, r2
 8008330:	0019      	movs	r1, r3
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	695a      	ldr	r2, [r3, #20]
 8008336:	4b04      	ldr	r3, [pc, #16]	@ (8008348 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8008338:	430a      	orrs	r2, r1
 800833a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800833c:	2300      	movs	r3, #0
}
 800833e:	0018      	movs	r0, r3
 8008340:	46bd      	mov	sp, r7
 8008342:	b006      	add	sp, #24
 8008344:	bd80      	pop	{r7, pc}
 8008346:	46c0      	nop			@ (mov r8, r8)
 8008348:	40021000 	.word	0x40021000
 800834c:	40007000 	.word	0x40007000
 8008350:	fffcffff 	.word	0xfffcffff
 8008354:	fff7ffff 	.word	0xfff7ffff
 8008358:	00001388 	.word	0x00001388
 800835c:	ffcfffff 	.word	0xffcfffff
 8008360:	efffffff 	.word	0xefffffff
 8008364:	fffff3ff 	.word	0xfffff3ff
 8008368:	ffffcfff 	.word	0xffffcfff
 800836c:	fff3ffff 	.word	0xfff3ffff

08008370 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008370:	b5b0      	push	{r4, r5, r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8008378:	230f      	movs	r3, #15
 800837a:	18fb      	adds	r3, r7, r3
 800837c:	2201      	movs	r2, #1
 800837e:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d101      	bne.n	800838a <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8008386:	2301      	movs	r3, #1
 8008388:	e088      	b.n	800849c <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2221      	movs	r2, #33	@ 0x21
 800838e:	5c9b      	ldrb	r3, [r3, r2]
 8008390:	b2db      	uxtb	r3, r3
 8008392:	2b00      	cmp	r3, #0
 8008394:	d107      	bne.n	80083a6 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2220      	movs	r2, #32
 800839a:	2100      	movs	r1, #0
 800839c:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	0018      	movs	r0, r3
 80083a2:	f7fd f8a9 	bl	80054f8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2221      	movs	r2, #33	@ 0x21
 80083aa:	2102      	movs	r1, #2
 80083ac:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68db      	ldr	r3, [r3, #12]
 80083b4:	2210      	movs	r2, #16
 80083b6:	4013      	ands	r3, r2
 80083b8:	2b10      	cmp	r3, #16
 80083ba:	d05f      	beq.n	800847c <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	22ca      	movs	r2, #202	@ 0xca
 80083c2:	625a      	str	r2, [r3, #36]	@ 0x24
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	2253      	movs	r2, #83	@ 0x53
 80083ca:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80083cc:	250f      	movs	r5, #15
 80083ce:	197c      	adds	r4, r7, r5
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	0018      	movs	r0, r3
 80083d4:	f000 f890 	bl	80084f8 <RTC_EnterInitMode>
 80083d8:	0003      	movs	r3, r0
 80083da:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 80083dc:	0028      	movs	r0, r5
 80083de:	183b      	adds	r3, r7, r0
 80083e0:	781b      	ldrb	r3, [r3, #0]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d12c      	bne.n	8008440 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	689a      	ldr	r2, [r3, #8]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	492c      	ldr	r1, [pc, #176]	@ (80084a4 <HAL_RTC_Init+0x134>)
 80083f2:	400a      	ands	r2, r1
 80083f4:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	6899      	ldr	r1, [r3, #8]
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	685a      	ldr	r2, [r3, #4]
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	691b      	ldr	r3, [r3, #16]
 8008404:	431a      	orrs	r2, r3
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	699b      	ldr	r3, [r3, #24]
 800840a:	431a      	orrs	r2, r3
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	430a      	orrs	r2, r1
 8008412:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	68d2      	ldr	r2, [r2, #12]
 800841c:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	6919      	ldr	r1, [r3, #16]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	689b      	ldr	r3, [r3, #8]
 8008428:	041a      	lsls	r2, r3, #16
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	430a      	orrs	r2, r1
 8008430:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008432:	183c      	adds	r4, r7, r0
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	0018      	movs	r0, r3
 8008438:	f000 f8a2 	bl	8008580 <RTC_ExitInitMode>
 800843c:	0003      	movs	r3, r0
 800843e:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 8008440:	230f      	movs	r3, #15
 8008442:	18fb      	adds	r3, r7, r3
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d113      	bne.n	8008472 <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	2103      	movs	r1, #3
 8008456:	438a      	bics	r2, r1
 8008458:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	69da      	ldr	r2, [r3, #28]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	695b      	ldr	r3, [r3, #20]
 8008468:	431a      	orrs	r2, r3
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	430a      	orrs	r2, r1
 8008470:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	22ff      	movs	r2, #255	@ 0xff
 8008478:	625a      	str	r2, [r3, #36]	@ 0x24
 800847a:	e003      	b.n	8008484 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800847c:	230f      	movs	r3, #15
 800847e:	18fb      	adds	r3, r7, r3
 8008480:	2200      	movs	r2, #0
 8008482:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8008484:	230f      	movs	r3, #15
 8008486:	18fb      	adds	r3, r7, r3
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d103      	bne.n	8008496 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	2221      	movs	r2, #33	@ 0x21
 8008492:	2101      	movs	r1, #1
 8008494:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8008496:	230f      	movs	r3, #15
 8008498:	18fb      	adds	r3, r7, r3
 800849a:	781b      	ldrb	r3, [r3, #0]
}
 800849c:	0018      	movs	r0, r3
 800849e:	46bd      	mov	sp, r7
 80084a0:	b004      	add	sp, #16
 80084a2:	bdb0      	pop	{r4, r5, r7, pc}
 80084a4:	ff8fffbf 	.word	0xff8fffbf

080084a8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80084a8:	b580      	push	{r7, lr}
 80084aa:	b084      	sub	sp, #16
 80084ac:	af00      	add	r7, sp, #0
 80084ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80084b0:	2300      	movs	r3, #0
 80084b2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	4a0e      	ldr	r2, [pc, #56]	@ (80084f4 <HAL_RTC_WaitForSynchro+0x4c>)
 80084ba:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80084bc:	f7fd fae4 	bl	8005a88 <HAL_GetTick>
 80084c0:	0003      	movs	r3, r0
 80084c2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80084c4:	e00a      	b.n	80084dc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80084c6:	f7fd fadf 	bl	8005a88 <HAL_GetTick>
 80084ca:	0002      	movs	r2, r0
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	1ad2      	subs	r2, r2, r3
 80084d0:	23fa      	movs	r3, #250	@ 0xfa
 80084d2:	009b      	lsls	r3, r3, #2
 80084d4:	429a      	cmp	r2, r3
 80084d6:	d901      	bls.n	80084dc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80084d8:	2303      	movs	r3, #3
 80084da:	e006      	b.n	80084ea <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	2220      	movs	r2, #32
 80084e4:	4013      	ands	r3, r2
 80084e6:	d0ee      	beq.n	80084c6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 80084e8:	2300      	movs	r3, #0
}
 80084ea:	0018      	movs	r0, r3
 80084ec:	46bd      	mov	sp, r7
 80084ee:	b004      	add	sp, #16
 80084f0:	bd80      	pop	{r7, pc}
 80084f2:	46c0      	nop			@ (mov r8, r8)
 80084f4:	00017f5f 	.word	0x00017f5f

080084f8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
 80084fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008500:	2300      	movs	r3, #0
 8008502:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008504:	230f      	movs	r3, #15
 8008506:	18fb      	adds	r3, r7, r3
 8008508:	2200      	movs	r2, #0
 800850a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	2240      	movs	r2, #64	@ 0x40
 8008514:	4013      	ands	r3, r2
 8008516:	d12c      	bne.n	8008572 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68da      	ldr	r2, [r3, #12]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	2180      	movs	r1, #128	@ 0x80
 8008524:	430a      	orrs	r2, r1
 8008526:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008528:	f7fd faae 	bl	8005a88 <HAL_GetTick>
 800852c:	0003      	movs	r3, r0
 800852e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8008530:	e014      	b.n	800855c <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008532:	f7fd faa9 	bl	8005a88 <HAL_GetTick>
 8008536:	0002      	movs	r2, r0
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	1ad2      	subs	r2, r2, r3
 800853c:	200f      	movs	r0, #15
 800853e:	183b      	adds	r3, r7, r0
 8008540:	1839      	adds	r1, r7, r0
 8008542:	7809      	ldrb	r1, [r1, #0]
 8008544:	7019      	strb	r1, [r3, #0]
 8008546:	23fa      	movs	r3, #250	@ 0xfa
 8008548:	009b      	lsls	r3, r3, #2
 800854a:	429a      	cmp	r2, r3
 800854c:	d906      	bls.n	800855c <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	2221      	movs	r2, #33	@ 0x21
 8008552:	2104      	movs	r1, #4
 8008554:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8008556:	183b      	adds	r3, r7, r0
 8008558:	2201      	movs	r2, #1
 800855a:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	68db      	ldr	r3, [r3, #12]
 8008562:	2240      	movs	r2, #64	@ 0x40
 8008564:	4013      	ands	r3, r2
 8008566:	d104      	bne.n	8008572 <RTC_EnterInitMode+0x7a>
 8008568:	230f      	movs	r3, #15
 800856a:	18fb      	adds	r3, r7, r3
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	2b01      	cmp	r3, #1
 8008570:	d1df      	bne.n	8008532 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8008572:	230f      	movs	r3, #15
 8008574:	18fb      	adds	r3, r7, r3
 8008576:	781b      	ldrb	r3, [r3, #0]
}
 8008578:	0018      	movs	r0, r3
 800857a:	46bd      	mov	sp, r7
 800857c:	b004      	add	sp, #16
 800857e:	bd80      	pop	{r7, pc}

08008580 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008580:	b590      	push	{r4, r7, lr}
 8008582:	b085      	sub	sp, #20
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008588:	240f      	movs	r4, #15
 800858a:	193b      	adds	r3, r7, r4
 800858c:	2200      	movs	r2, #0
 800858e:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	68da      	ldr	r2, [r3, #12]
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	2180      	movs	r1, #128	@ 0x80
 800859c:	438a      	bics	r2, r1
 800859e:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	2220      	movs	r2, #32
 80085a8:	4013      	ands	r3, r2
 80085aa:	d10c      	bne.n	80085c6 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	0018      	movs	r0, r3
 80085b0:	f7ff ff7a 	bl	80084a8 <HAL_RTC_WaitForSynchro>
 80085b4:	1e03      	subs	r3, r0, #0
 80085b6:	d006      	beq.n	80085c6 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2221      	movs	r2, #33	@ 0x21
 80085bc:	2104      	movs	r1, #4
 80085be:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80085c0:	193b      	adds	r3, r7, r4
 80085c2:	2201      	movs	r2, #1
 80085c4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80085c6:	230f      	movs	r3, #15
 80085c8:	18fb      	adds	r3, r7, r3
 80085ca:	781b      	ldrb	r3, [r3, #0]
}
 80085cc:	0018      	movs	r0, r3
 80085ce:	46bd      	mov	sp, r7
 80085d0:	b005      	add	sp, #20
 80085d2:	bd90      	pop	{r4, r7, pc}

080085d4 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b086      	sub	sp, #24
 80085d8:	af00      	add	r7, sp, #0
 80085da:	60f8      	str	r0, [r7, #12]
 80085dc:	60b9      	str	r1, [r7, #8]
 80085de:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80085e0:	2300      	movs	r3, #0
 80085e2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	3350      	adds	r3, #80	@ 0x50
 80085ea:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 80085ec:	68bb      	ldr	r3, [r7, #8]
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	697a      	ldr	r2, [r7, #20]
 80085f2:	18d3      	adds	r3, r2, r3
 80085f4:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80085f6:	697b      	ldr	r3, [r7, #20]
 80085f8:	687a      	ldr	r2, [r7, #4]
 80085fa:	601a      	str	r2, [r3, #0]
}
 80085fc:	46c0      	nop			@ (mov r8, r8)
 80085fe:	46bd      	mov	sp, r7
 8008600:	b006      	add	sp, #24
 8008602:	bd80      	pop	{r7, pc}

08008604 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 4)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b084      	sub	sp, #16
 8008608:	af00      	add	r7, sp, #0
 800860a:	6078      	str	r0, [r7, #4]
 800860c:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800860e:	2300      	movs	r3, #0
 8008610:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	3350      	adds	r3, #80	@ 0x50
 8008618:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	009b      	lsls	r3, r3, #2
 800861e:	68fa      	ldr	r2, [r7, #12]
 8008620:	18d3      	adds	r3, r2, r3
 8008622:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	681b      	ldr	r3, [r3, #0]
}
 8008628:	0018      	movs	r0, r3
 800862a:	46bd      	mov	sp, r7
 800862c:	b004      	add	sp, #16
 800862e:	bd80      	pop	{r7, pc}

08008630 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008630:	b580      	push	{r7, lr}
 8008632:	b082      	sub	sp, #8
 8008634:	af00      	add	r7, sp, #0
 8008636:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d101      	bne.n	8008642 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800863e:	2301      	movs	r3, #1
 8008640:	e032      	b.n	80086a8 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2239      	movs	r2, #57	@ 0x39
 8008646:	5c9b      	ldrb	r3, [r3, r2]
 8008648:	b2db      	uxtb	r3, r3
 800864a:	2b00      	cmp	r3, #0
 800864c:	d107      	bne.n	800865e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	2238      	movs	r2, #56	@ 0x38
 8008652:	2100      	movs	r1, #0
 8008654:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	0018      	movs	r0, r3
 800865a:	f7fc ff7f 	bl	800555c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	2239      	movs	r2, #57	@ 0x39
 8008662:	2102      	movs	r1, #2
 8008664:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681a      	ldr	r2, [r3, #0]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	3304      	adds	r3, #4
 800866e:	0019      	movs	r1, r3
 8008670:	0010      	movs	r0, r2
 8008672:	f000 f92d 	bl	80088d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	223e      	movs	r2, #62	@ 0x3e
 800867a:	2101      	movs	r1, #1
 800867c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	223a      	movs	r2, #58	@ 0x3a
 8008682:	2101      	movs	r1, #1
 8008684:	5499      	strb	r1, [r3, r2]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	223b      	movs	r2, #59	@ 0x3b
 800868a:	2101      	movs	r1, #1
 800868c:	5499      	strb	r1, [r3, r2]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	223c      	movs	r2, #60	@ 0x3c
 8008692:	2101      	movs	r1, #1
 8008694:	5499      	strb	r1, [r3, r2]
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	223d      	movs	r2, #61	@ 0x3d
 800869a:	2101      	movs	r1, #1
 800869c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2239      	movs	r2, #57	@ 0x39
 80086a2:	2101      	movs	r1, #1
 80086a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80086a6:	2300      	movs	r3, #0
}
 80086a8:	0018      	movs	r0, r3
 80086aa:	46bd      	mov	sp, r7
 80086ac:	b002      	add	sp, #8
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	2239      	movs	r2, #57	@ 0x39
 80086bc:	5c9b      	ldrb	r3, [r3, r2]
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d001      	beq.n	80086c8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80086c4:	2301      	movs	r3, #1
 80086c6:	e029      	b.n	800871c <HAL_TIM_Base_Start+0x6c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2239      	movs	r2, #57	@ 0x39
 80086cc:	2102      	movs	r1, #2
 80086ce:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	2380      	movs	r3, #128	@ 0x80
 80086d6:	05db      	lsls	r3, r3, #23
 80086d8:	429a      	cmp	r2, r3
 80086da:	d004      	beq.n	80086e6 <HAL_TIM_Base_Start+0x36>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	4a10      	ldr	r2, [pc, #64]	@ (8008724 <HAL_TIM_Base_Start+0x74>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d111      	bne.n	800870a <HAL_TIM_Base_Start+0x5a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	689b      	ldr	r3, [r3, #8]
 80086ec:	2207      	movs	r2, #7
 80086ee:	4013      	ands	r3, r2
 80086f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	2b06      	cmp	r3, #6
 80086f6:	d010      	beq.n	800871a <HAL_TIM_Base_Start+0x6a>
    {
      __HAL_TIM_ENABLE(htim);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	2101      	movs	r1, #1
 8008704:	430a      	orrs	r2, r1
 8008706:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008708:	e007      	b.n	800871a <HAL_TIM_Base_Start+0x6a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	681a      	ldr	r2, [r3, #0]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	2101      	movs	r1, #1
 8008716:	430a      	orrs	r2, r1
 8008718:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800871a:	2300      	movs	r3, #0
}
 800871c:	0018      	movs	r0, r3
 800871e:	46bd      	mov	sp, r7
 8008720:	b004      	add	sp, #16
 8008722:	bd80      	pop	{r7, pc}
 8008724:	40010800 	.word	0x40010800

08008728 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b084      	sub	sp, #16
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
 8008730:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008732:	230f      	movs	r3, #15
 8008734:	18fb      	adds	r3, r7, r3
 8008736:	2200      	movs	r2, #0
 8008738:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2238      	movs	r2, #56	@ 0x38
 800873e:	5c9b      	ldrb	r3, [r3, r2]
 8008740:	2b01      	cmp	r3, #1
 8008742:	d101      	bne.n	8008748 <HAL_TIM_ConfigClockSource+0x20>
 8008744:	2302      	movs	r3, #2
 8008746:	e0bc      	b.n	80088c2 <HAL_TIM_ConfigClockSource+0x19a>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2238      	movs	r2, #56	@ 0x38
 800874c:	2101      	movs	r1, #1
 800874e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2239      	movs	r2, #57	@ 0x39
 8008754:	2102      	movs	r1, #2
 8008756:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	689b      	ldr	r3, [r3, #8]
 800875e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008760:	68bb      	ldr	r3, [r7, #8]
 8008762:	2277      	movs	r2, #119	@ 0x77
 8008764:	4393      	bics	r3, r2
 8008766:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	4a58      	ldr	r2, [pc, #352]	@ (80088cc <HAL_TIM_ConfigClockSource+0x1a4>)
 800876c:	4013      	ands	r3, r2
 800876e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	68ba      	ldr	r2, [r7, #8]
 8008776:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2280      	movs	r2, #128	@ 0x80
 800877e:	0192      	lsls	r2, r2, #6
 8008780:	4293      	cmp	r3, r2
 8008782:	d040      	beq.n	8008806 <HAL_TIM_ConfigClockSource+0xde>
 8008784:	2280      	movs	r2, #128	@ 0x80
 8008786:	0192      	lsls	r2, r2, #6
 8008788:	4293      	cmp	r3, r2
 800878a:	d900      	bls.n	800878e <HAL_TIM_ConfigClockSource+0x66>
 800878c:	e088      	b.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
 800878e:	2280      	movs	r2, #128	@ 0x80
 8008790:	0152      	lsls	r2, r2, #5
 8008792:	4293      	cmp	r3, r2
 8008794:	d100      	bne.n	8008798 <HAL_TIM_ConfigClockSource+0x70>
 8008796:	e088      	b.n	80088aa <HAL_TIM_ConfigClockSource+0x182>
 8008798:	2280      	movs	r2, #128	@ 0x80
 800879a:	0152      	lsls	r2, r2, #5
 800879c:	4293      	cmp	r3, r2
 800879e:	d900      	bls.n	80087a2 <HAL_TIM_ConfigClockSource+0x7a>
 80087a0:	e07e      	b.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
 80087a2:	2b70      	cmp	r3, #112	@ 0x70
 80087a4:	d018      	beq.n	80087d8 <HAL_TIM_ConfigClockSource+0xb0>
 80087a6:	d900      	bls.n	80087aa <HAL_TIM_ConfigClockSource+0x82>
 80087a8:	e07a      	b.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
 80087aa:	2b60      	cmp	r3, #96	@ 0x60
 80087ac:	d04f      	beq.n	800884e <HAL_TIM_ConfigClockSource+0x126>
 80087ae:	d900      	bls.n	80087b2 <HAL_TIM_ConfigClockSource+0x8a>
 80087b0:	e076      	b.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
 80087b2:	2b50      	cmp	r3, #80	@ 0x50
 80087b4:	d03b      	beq.n	800882e <HAL_TIM_ConfigClockSource+0x106>
 80087b6:	d900      	bls.n	80087ba <HAL_TIM_ConfigClockSource+0x92>
 80087b8:	e072      	b.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
 80087ba:	2b40      	cmp	r3, #64	@ 0x40
 80087bc:	d057      	beq.n	800886e <HAL_TIM_ConfigClockSource+0x146>
 80087be:	d900      	bls.n	80087c2 <HAL_TIM_ConfigClockSource+0x9a>
 80087c0:	e06e      	b.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
 80087c2:	2b30      	cmp	r3, #48	@ 0x30
 80087c4:	d063      	beq.n	800888e <HAL_TIM_ConfigClockSource+0x166>
 80087c6:	d86b      	bhi.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
 80087c8:	2b20      	cmp	r3, #32
 80087ca:	d060      	beq.n	800888e <HAL_TIM_ConfigClockSource+0x166>
 80087cc:	d868      	bhi.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d05d      	beq.n	800888e <HAL_TIM_ConfigClockSource+0x166>
 80087d2:	2b10      	cmp	r3, #16
 80087d4:	d05b      	beq.n	800888e <HAL_TIM_ConfigClockSource+0x166>
 80087d6:	e063      	b.n	80088a0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80087dc:	683b      	ldr	r3, [r7, #0]
 80087de:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80087e8:	f000 f936 	bl	8008a58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	689b      	ldr	r3, [r3, #8]
 80087f2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	2277      	movs	r2, #119	@ 0x77
 80087f8:	4313      	orrs	r3, r2
 80087fa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	68ba      	ldr	r2, [r7, #8]
 8008802:	609a      	str	r2, [r3, #8]
      break;
 8008804:	e052      	b.n	80088ac <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008816:	f000 f91f 	bl	8008a58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	689a      	ldr	r2, [r3, #8]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2180      	movs	r1, #128	@ 0x80
 8008826:	01c9      	lsls	r1, r1, #7
 8008828:	430a      	orrs	r2, r1
 800882a:	609a      	str	r2, [r3, #8]
      break;
 800882c:	e03e      	b.n	80088ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800883a:	001a      	movs	r2, r3
 800883c:	f000 f892 	bl	8008964 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	2150      	movs	r1, #80	@ 0x50
 8008846:	0018      	movs	r0, r3
 8008848:	f000 f8ec 	bl	8008a24 <TIM_ITRx_SetConfig>
      break;
 800884c:	e02e      	b.n	80088ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008856:	683b      	ldr	r3, [r7, #0]
 8008858:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800885a:	001a      	movs	r2, r3
 800885c:	f000 f8b0 	bl	80089c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	2160      	movs	r1, #96	@ 0x60
 8008866:	0018      	movs	r0, r3
 8008868:	f000 f8dc 	bl	8008a24 <TIM_ITRx_SetConfig>
      break;
 800886c:	e01e      	b.n	80088ac <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800887a:	001a      	movs	r2, r3
 800887c:	f000 f872 	bl	8008964 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	2140      	movs	r1, #64	@ 0x40
 8008886:	0018      	movs	r0, r3
 8008888:	f000 f8cc 	bl	8008a24 <TIM_ITRx_SetConfig>
      break;
 800888c:	e00e      	b.n	80088ac <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	0019      	movs	r1, r3
 8008898:	0010      	movs	r0, r2
 800889a:	f000 f8c3 	bl	8008a24 <TIM_ITRx_SetConfig>
      break;
 800889e:	e005      	b.n	80088ac <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80088a0:	230f      	movs	r3, #15
 80088a2:	18fb      	adds	r3, r7, r3
 80088a4:	2201      	movs	r2, #1
 80088a6:	701a      	strb	r2, [r3, #0]
      break;
 80088a8:	e000      	b.n	80088ac <HAL_TIM_ConfigClockSource+0x184>
      break;
 80088aa:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2239      	movs	r2, #57	@ 0x39
 80088b0:	2101      	movs	r1, #1
 80088b2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2238      	movs	r2, #56	@ 0x38
 80088b8:	2100      	movs	r1, #0
 80088ba:	5499      	strb	r1, [r3, r2]

  return status;
 80088bc:	230f      	movs	r3, #15
 80088be:	18fb      	adds	r3, r7, r3
 80088c0:	781b      	ldrb	r3, [r3, #0]
}
 80088c2:	0018      	movs	r0, r3
 80088c4:	46bd      	mov	sp, r7
 80088c6:	b004      	add	sp, #16
 80088c8:	bd80      	pop	{r7, pc}
 80088ca:	46c0      	nop			@ (mov r8, r8)
 80088cc:	ffff00ff 	.word	0xffff00ff

080088d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80088d0:	b580      	push	{r7, lr}
 80088d2:	b084      	sub	sp, #16
 80088d4:	af00      	add	r7, sp, #0
 80088d6:	6078      	str	r0, [r7, #4]
 80088d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80088e0:	687a      	ldr	r2, [r7, #4]
 80088e2:	2380      	movs	r3, #128	@ 0x80
 80088e4:	05db      	lsls	r3, r3, #23
 80088e6:	429a      	cmp	r2, r3
 80088e8:	d003      	beq.n	80088f2 <TIM_Base_SetConfig+0x22>
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	4a1b      	ldr	r2, [pc, #108]	@ (800895c <TIM_Base_SetConfig+0x8c>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d108      	bne.n	8008904 <TIM_Base_SetConfig+0x34>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2270      	movs	r2, #112	@ 0x70
 80088f6:	4393      	bics	r3, r2
 80088f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	68fa      	ldr	r2, [r7, #12]
 8008900:	4313      	orrs	r3, r2
 8008902:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008904:	687a      	ldr	r2, [r7, #4]
 8008906:	2380      	movs	r3, #128	@ 0x80
 8008908:	05db      	lsls	r3, r3, #23
 800890a:	429a      	cmp	r2, r3
 800890c:	d003      	beq.n	8008916 <TIM_Base_SetConfig+0x46>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	4a12      	ldr	r2, [pc, #72]	@ (800895c <TIM_Base_SetConfig+0x8c>)
 8008912:	4293      	cmp	r3, r2
 8008914:	d108      	bne.n	8008928 <TIM_Base_SetConfig+0x58>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	4a11      	ldr	r2, [pc, #68]	@ (8008960 <TIM_Base_SetConfig+0x90>)
 800891a:	4013      	ands	r3, r2
 800891c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800891e:	683b      	ldr	r3, [r7, #0]
 8008920:	68db      	ldr	r3, [r3, #12]
 8008922:	68fa      	ldr	r2, [r7, #12]
 8008924:	4313      	orrs	r3, r2
 8008926:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2280      	movs	r2, #128	@ 0x80
 800892c:	4393      	bics	r3, r2
 800892e:	001a      	movs	r2, r3
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	691b      	ldr	r3, [r3, #16]
 8008934:	4313      	orrs	r3, r2
 8008936:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	68fa      	ldr	r2, [r7, #12]
 800893c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	689a      	ldr	r2, [r3, #8]
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2201      	movs	r2, #1
 8008952:	615a      	str	r2, [r3, #20]
}
 8008954:	46c0      	nop			@ (mov r8, r8)
 8008956:	46bd      	mov	sp, r7
 8008958:	b004      	add	sp, #16
 800895a:	bd80      	pop	{r7, pc}
 800895c:	40010800 	.word	0x40010800
 8008960:	fffffcff 	.word	0xfffffcff

08008964 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b086      	sub	sp, #24
 8008968:	af00      	add	r7, sp, #0
 800896a:	60f8      	str	r0, [r7, #12]
 800896c:	60b9      	str	r1, [r7, #8]
 800896e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6a1b      	ldr	r3, [r3, #32]
 8008974:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	6a1b      	ldr	r3, [r3, #32]
 800897a:	2201      	movs	r2, #1
 800897c:	4393      	bics	r3, r2
 800897e:	001a      	movs	r2, r3
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	699b      	ldr	r3, [r3, #24]
 8008988:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800898a:	693b      	ldr	r3, [r7, #16]
 800898c:	22f0      	movs	r2, #240	@ 0xf0
 800898e:	4393      	bics	r3, r2
 8008990:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	011b      	lsls	r3, r3, #4
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	4313      	orrs	r3, r2
 800899a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800899c:	697b      	ldr	r3, [r7, #20]
 800899e:	220a      	movs	r2, #10
 80089a0:	4393      	bics	r3, r2
 80089a2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80089a4:	697a      	ldr	r2, [r7, #20]
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	4313      	orrs	r3, r2
 80089aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	693a      	ldr	r2, [r7, #16]
 80089b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	697a      	ldr	r2, [r7, #20]
 80089b6:	621a      	str	r2, [r3, #32]
}
 80089b8:	46c0      	nop			@ (mov r8, r8)
 80089ba:	46bd      	mov	sp, r7
 80089bc:	b006      	add	sp, #24
 80089be:	bd80      	pop	{r7, pc}

080089c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b086      	sub	sp, #24
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	60b9      	str	r1, [r7, #8]
 80089ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	6a1b      	ldr	r3, [r3, #32]
 80089d0:	2210      	movs	r2, #16
 80089d2:	4393      	bics	r3, r2
 80089d4:	001a      	movs	r2, r3
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	699b      	ldr	r3, [r3, #24]
 80089de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	6a1b      	ldr	r3, [r3, #32]
 80089e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80089e6:	697b      	ldr	r3, [r7, #20]
 80089e8:	4a0d      	ldr	r2, [pc, #52]	@ (8008a20 <TIM_TI2_ConfigInputStage+0x60>)
 80089ea:	4013      	ands	r3, r2
 80089ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	031b      	lsls	r3, r3, #12
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	4313      	orrs	r3, r2
 80089f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	22a0      	movs	r2, #160	@ 0xa0
 80089fc:	4393      	bics	r3, r2
 80089fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	011b      	lsls	r3, r3, #4
 8008a04:	693a      	ldr	r2, [r7, #16]
 8008a06:	4313      	orrs	r3, r2
 8008a08:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	697a      	ldr	r2, [r7, #20]
 8008a0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	693a      	ldr	r2, [r7, #16]
 8008a14:	621a      	str	r2, [r3, #32]
}
 8008a16:	46c0      	nop			@ (mov r8, r8)
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	b006      	add	sp, #24
 8008a1c:	bd80      	pop	{r7, pc}
 8008a1e:	46c0      	nop			@ (mov r8, r8)
 8008a20:	ffff0fff 	.word	0xffff0fff

08008a24 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
 8008a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2270      	movs	r2, #112	@ 0x70
 8008a38:	4393      	bics	r3, r2
 8008a3a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008a3c:	683a      	ldr	r2, [r7, #0]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	2207      	movs	r2, #7
 8008a44:	4313      	orrs	r3, r2
 8008a46:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	68fa      	ldr	r2, [r7, #12]
 8008a4c:	609a      	str	r2, [r3, #8]
}
 8008a4e:	46c0      	nop			@ (mov r8, r8)
 8008a50:	46bd      	mov	sp, r7
 8008a52:	b004      	add	sp, #16
 8008a54:	bd80      	pop	{r7, pc}
	...

08008a58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b086      	sub	sp, #24
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	607a      	str	r2, [r7, #4]
 8008a64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	689b      	ldr	r3, [r3, #8]
 8008a6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a6c:	697b      	ldr	r3, [r7, #20]
 8008a6e:	4a09      	ldr	r2, [pc, #36]	@ (8008a94 <TIM_ETR_SetConfig+0x3c>)
 8008a70:	4013      	ands	r3, r2
 8008a72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	021a      	lsls	r2, r3, #8
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	431a      	orrs	r2, r3
 8008a7c:	68bb      	ldr	r3, [r7, #8]
 8008a7e:	4313      	orrs	r3, r2
 8008a80:	697a      	ldr	r2, [r7, #20]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	697a      	ldr	r2, [r7, #20]
 8008a8a:	609a      	str	r2, [r3, #8]
}
 8008a8c:	46c0      	nop			@ (mov r8, r8)
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	b006      	add	sp, #24
 8008a92:	bd80      	pop	{r7, pc}
 8008a94:	ffff00ff 	.word	0xffff00ff

08008a98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2238      	movs	r2, #56	@ 0x38
 8008aa6:	5c9b      	ldrb	r3, [r3, r2]
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d101      	bne.n	8008ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008aac:	2302      	movs	r3, #2
 8008aae:	e03d      	b.n	8008b2c <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2238      	movs	r2, #56	@ 0x38
 8008ab4:	2101      	movs	r1, #1
 8008ab6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2239      	movs	r2, #57	@ 0x39
 8008abc:	2102      	movs	r1, #2
 8008abe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2270      	movs	r2, #112	@ 0x70
 8008ad4:	4393      	bics	r3, r2
 8008ad6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	68fa      	ldr	r2, [r7, #12]
 8008ade:	4313      	orrs	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68fa      	ldr	r2, [r7, #12]
 8008ae8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681a      	ldr	r2, [r3, #0]
 8008aee:	2380      	movs	r3, #128	@ 0x80
 8008af0:	05db      	lsls	r3, r3, #23
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d004      	beq.n	8008b00 <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a0e      	ldr	r2, [pc, #56]	@ (8008b34 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d10c      	bne.n	8008b1a <HAL_TIMEx_MasterConfigSynchronization+0x82>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b00:	68bb      	ldr	r3, [r7, #8]
 8008b02:	2280      	movs	r2, #128	@ 0x80
 8008b04:	4393      	bics	r3, r2
 8008b06:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	68ba      	ldr	r2, [r7, #8]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68ba      	ldr	r2, [r7, #8]
 8008b18:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	2239      	movs	r2, #57	@ 0x39
 8008b1e:	2101      	movs	r1, #1
 8008b20:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2238      	movs	r2, #56	@ 0x38
 8008b26:	2100      	movs	r1, #0
 8008b28:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b2a:	2300      	movs	r3, #0
}
 8008b2c:	0018      	movs	r0, r3
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	b004      	add	sp, #16
 8008b32:	bd80      	pop	{r7, pc}
 8008b34:	40010800 	.word	0x40010800

08008b38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b38:	b580      	push	{r7, lr}
 8008b3a:	b082      	sub	sp, #8
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d101      	bne.n	8008b4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b46:	2301      	movs	r3, #1
 8008b48:	e044      	b.n	8008bd4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d107      	bne.n	8008b62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2278      	movs	r2, #120	@ 0x78
 8008b56:	2100      	movs	r1, #0
 8008b58:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	0018      	movs	r0, r3
 8008b5e:	f7fc fd13 	bl	8005588 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2224      	movs	r2, #36	@ 0x24
 8008b66:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	681a      	ldr	r2, [r3, #0]
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	2101      	movs	r1, #1
 8008b74:	438a      	bics	r2, r1
 8008b76:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	0018      	movs	r0, r3
 8008b7c:	f000 fc00 	bl	8009380 <UART_SetConfig>
 8008b80:	0003      	movs	r3, r0
 8008b82:	2b01      	cmp	r3, #1
 8008b84:	d101      	bne.n	8008b8a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	e024      	b.n	8008bd4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d003      	beq.n	8008b9a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	0018      	movs	r0, r3
 8008b96:	f000 fe3d 	bl	8009814 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	685a      	ldr	r2, [r3, #4]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	490d      	ldr	r1, [pc, #52]	@ (8008bdc <HAL_UART_Init+0xa4>)
 8008ba6:	400a      	ands	r2, r1
 8008ba8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689a      	ldr	r2, [r3, #8]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	212a      	movs	r1, #42	@ 0x2a
 8008bb6:	438a      	bics	r2, r1
 8008bb8:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	681a      	ldr	r2, [r3, #0]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	2101      	movs	r1, #1
 8008bc6:	430a      	orrs	r2, r1
 8008bc8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	0018      	movs	r0, r3
 8008bce:	f000 fed5 	bl	800997c <UART_CheckIdleState>
 8008bd2:	0003      	movs	r3, r0
}
 8008bd4:	0018      	movs	r0, r3
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	b002      	add	sp, #8
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	ffffb7ff 	.word	0xffffb7ff

08008be0 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e030      	b.n	8008c54 <HAL_UART_DeInit+0x74>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2224      	movs	r2, #36	@ 0x24
 8008bf6:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	2101      	movs	r1, #1
 8008c04:	438a      	bics	r2, r1
 8008c06:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2200      	movs	r2, #0
 8008c16:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	609a      	str	r2, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	0018      	movs	r0, r3
 8008c24:	f7fc fcfc 	bl	8005620 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	2284      	movs	r2, #132	@ 0x84
 8008c2c:	2100      	movs	r1, #0
 8008c2e:	5099      	str	r1, [r3, r2]
  huart->gState = HAL_UART_STATE_RESET;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_RESET;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2280      	movs	r2, #128	@ 0x80
 8008c3a:	2100      	movs	r1, #0
 8008c3c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2200      	movs	r2, #0
 8008c48:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	2278      	movs	r2, #120	@ 0x78
 8008c4e:	2100      	movs	r1, #0
 8008c50:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008c52:	2300      	movs	r3, #0
}
 8008c54:	0018      	movs	r0, r3
 8008c56:	46bd      	mov	sp, r7
 8008c58:	b002      	add	sp, #8
 8008c5a:	bd80      	pop	{r7, pc}

08008c5c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c5c:	b580      	push	{r7, lr}
 8008c5e:	b08a      	sub	sp, #40	@ 0x28
 8008c60:	af02      	add	r7, sp, #8
 8008c62:	60f8      	str	r0, [r7, #12]
 8008c64:	60b9      	str	r1, [r7, #8]
 8008c66:	603b      	str	r3, [r7, #0]
 8008c68:	1dbb      	adds	r3, r7, #6
 8008c6a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008c70:	2b20      	cmp	r3, #32
 8008c72:	d000      	beq.n	8008c76 <HAL_UART_Transmit+0x1a>
 8008c74:	e08c      	b.n	8008d90 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d003      	beq.n	8008c84 <HAL_UART_Transmit+0x28>
 8008c7c:	1dbb      	adds	r3, r7, #6
 8008c7e:	881b      	ldrh	r3, [r3, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d101      	bne.n	8008c88 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8008c84:	2301      	movs	r3, #1
 8008c86:	e084      	b.n	8008d92 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	689a      	ldr	r2, [r3, #8]
 8008c8c:	2380      	movs	r3, #128	@ 0x80
 8008c8e:	015b      	lsls	r3, r3, #5
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d109      	bne.n	8008ca8 <HAL_UART_Transmit+0x4c>
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	691b      	ldr	r3, [r3, #16]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d105      	bne.n	8008ca8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	2201      	movs	r2, #1
 8008ca0:	4013      	ands	r3, r2
 8008ca2:	d001      	beq.n	8008ca8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e074      	b.n	8008d92 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	2284      	movs	r2, #132	@ 0x84
 8008cac:	2100      	movs	r1, #0
 8008cae:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	2221      	movs	r2, #33	@ 0x21
 8008cb4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008cb6:	f7fc fee7 	bl	8005a88 <HAL_GetTick>
 8008cba:	0003      	movs	r3, r0
 8008cbc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	1dba      	adds	r2, r7, #6
 8008cc2:	2150      	movs	r1, #80	@ 0x50
 8008cc4:	8812      	ldrh	r2, [r2, #0]
 8008cc6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	1dba      	adds	r2, r7, #6
 8008ccc:	2152      	movs	r1, #82	@ 0x52
 8008cce:	8812      	ldrh	r2, [r2, #0]
 8008cd0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	689a      	ldr	r2, [r3, #8]
 8008cd6:	2380      	movs	r3, #128	@ 0x80
 8008cd8:	015b      	lsls	r3, r3, #5
 8008cda:	429a      	cmp	r2, r3
 8008cdc:	d108      	bne.n	8008cf0 <HAL_UART_Transmit+0x94>
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	691b      	ldr	r3, [r3, #16]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d104      	bne.n	8008cf0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	61bb      	str	r3, [r7, #24]
 8008cee:	e003      	b.n	8008cf8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008cf8:	e02f      	b.n	8008d5a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008cfa:	697a      	ldr	r2, [r7, #20]
 8008cfc:	68f8      	ldr	r0, [r7, #12]
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	9300      	str	r3, [sp, #0]
 8008d02:	0013      	movs	r3, r2
 8008d04:	2200      	movs	r2, #0
 8008d06:	2180      	movs	r1, #128	@ 0x80
 8008d08:	f000 fee0 	bl	8009acc <UART_WaitOnFlagUntilTimeout>
 8008d0c:	1e03      	subs	r3, r0, #0
 8008d0e:	d004      	beq.n	8008d1a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2220      	movs	r2, #32
 8008d14:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8008d16:	2303      	movs	r3, #3
 8008d18:	e03b      	b.n	8008d92 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8008d1a:	69fb      	ldr	r3, [r7, #28]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d10b      	bne.n	8008d38 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008d20:	69bb      	ldr	r3, [r7, #24]
 8008d22:	881b      	ldrh	r3, [r3, #0]
 8008d24:	001a      	movs	r2, r3
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	05d2      	lsls	r2, r2, #23
 8008d2c:	0dd2      	lsrs	r2, r2, #23
 8008d2e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008d30:	69bb      	ldr	r3, [r7, #24]
 8008d32:	3302      	adds	r3, #2
 8008d34:	61bb      	str	r3, [r7, #24]
 8008d36:	e007      	b.n	8008d48 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	781a      	ldrb	r2, [r3, #0]
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008d42:	69fb      	ldr	r3, [r7, #28]
 8008d44:	3301      	adds	r3, #1
 8008d46:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2252      	movs	r2, #82	@ 0x52
 8008d4c:	5a9b      	ldrh	r3, [r3, r2]
 8008d4e:	b29b      	uxth	r3, r3
 8008d50:	3b01      	subs	r3, #1
 8008d52:	b299      	uxth	r1, r3
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2252      	movs	r2, #82	@ 0x52
 8008d58:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	2252      	movs	r2, #82	@ 0x52
 8008d5e:	5a9b      	ldrh	r3, [r3, r2]
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1c9      	bne.n	8008cfa <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008d66:	697a      	ldr	r2, [r7, #20]
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	9300      	str	r3, [sp, #0]
 8008d6e:	0013      	movs	r3, r2
 8008d70:	2200      	movs	r2, #0
 8008d72:	2140      	movs	r1, #64	@ 0x40
 8008d74:	f000 feaa 	bl	8009acc <UART_WaitOnFlagUntilTimeout>
 8008d78:	1e03      	subs	r3, r0, #0
 8008d7a:	d004      	beq.n	8008d86 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	2220      	movs	r2, #32
 8008d80:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008d82:	2303      	movs	r3, #3
 8008d84:	e005      	b.n	8008d92 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	2220      	movs	r2, #32
 8008d8a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8008d8c:	2300      	movs	r3, #0
 8008d8e:	e000      	b.n	8008d92 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8008d90:	2302      	movs	r3, #2
  }
}
 8008d92:	0018      	movs	r0, r3
 8008d94:	46bd      	mov	sp, r7
 8008d96:	b008      	add	sp, #32
 8008d98:	bd80      	pop	{r7, pc}
	...

08008d9c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d9c:	b590      	push	{r4, r7, lr}
 8008d9e:	b0ab      	sub	sp, #172	@ 0xac
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	69db      	ldr	r3, [r3, #28]
 8008daa:	22a4      	movs	r2, #164	@ 0xa4
 8008dac:	18b9      	adds	r1, r7, r2
 8008dae:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	20a0      	movs	r0, #160	@ 0xa0
 8008db8:	1839      	adds	r1, r7, r0
 8008dba:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	689b      	ldr	r3, [r3, #8]
 8008dc2:	219c      	movs	r1, #156	@ 0x9c
 8008dc4:	1879      	adds	r1, r7, r1
 8008dc6:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008dc8:	0011      	movs	r1, r2
 8008dca:	18bb      	adds	r3, r7, r2
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	4a99      	ldr	r2, [pc, #612]	@ (8009034 <HAL_UART_IRQHandler+0x298>)
 8008dd0:	4013      	ands	r3, r2
 8008dd2:	2298      	movs	r2, #152	@ 0x98
 8008dd4:	18bc      	adds	r4, r7, r2
 8008dd6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8008dd8:	18bb      	adds	r3, r7, r2
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d114      	bne.n	8008e0a <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008de0:	187b      	adds	r3, r7, r1
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	2220      	movs	r2, #32
 8008de6:	4013      	ands	r3, r2
 8008de8:	d00f      	beq.n	8008e0a <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008dea:	183b      	adds	r3, r7, r0
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2220      	movs	r2, #32
 8008df0:	4013      	ands	r3, r2
 8008df2:	d00a      	beq.n	8008e0a <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d100      	bne.n	8008dfe <HAL_UART_IRQHandler+0x62>
 8008dfc:	e2a0      	b.n	8009340 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008e02:	687a      	ldr	r2, [r7, #4]
 8008e04:	0010      	movs	r0, r2
 8008e06:	4798      	blx	r3
      }
      return;
 8008e08:	e29a      	b.n	8009340 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008e0a:	2398      	movs	r3, #152	@ 0x98
 8008e0c:	18fb      	adds	r3, r7, r3
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d100      	bne.n	8008e16 <HAL_UART_IRQHandler+0x7a>
 8008e14:	e114      	b.n	8009040 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008e16:	239c      	movs	r3, #156	@ 0x9c
 8008e18:	18fb      	adds	r3, r7, r3
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	2201      	movs	r2, #1
 8008e1e:	4013      	ands	r3, r2
 8008e20:	d106      	bne.n	8008e30 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008e22:	23a0      	movs	r3, #160	@ 0xa0
 8008e24:	18fb      	adds	r3, r7, r3
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	4a83      	ldr	r2, [pc, #524]	@ (8009038 <HAL_UART_IRQHandler+0x29c>)
 8008e2a:	4013      	ands	r3, r2
 8008e2c:	d100      	bne.n	8008e30 <HAL_UART_IRQHandler+0x94>
 8008e2e:	e107      	b.n	8009040 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008e30:	23a4      	movs	r3, #164	@ 0xa4
 8008e32:	18fb      	adds	r3, r7, r3
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	2201      	movs	r2, #1
 8008e38:	4013      	ands	r3, r2
 8008e3a:	d012      	beq.n	8008e62 <HAL_UART_IRQHandler+0xc6>
 8008e3c:	23a0      	movs	r3, #160	@ 0xa0
 8008e3e:	18fb      	adds	r3, r7, r3
 8008e40:	681a      	ldr	r2, [r3, #0]
 8008e42:	2380      	movs	r3, #128	@ 0x80
 8008e44:	005b      	lsls	r3, r3, #1
 8008e46:	4013      	ands	r3, r2
 8008e48:	d00b      	beq.n	8008e62 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	2201      	movs	r2, #1
 8008e50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2284      	movs	r2, #132	@ 0x84
 8008e56:	589b      	ldr	r3, [r3, r2]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	431a      	orrs	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2184      	movs	r1, #132	@ 0x84
 8008e60:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e62:	23a4      	movs	r3, #164	@ 0xa4
 8008e64:	18fb      	adds	r3, r7, r3
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	2202      	movs	r2, #2
 8008e6a:	4013      	ands	r3, r2
 8008e6c:	d011      	beq.n	8008e92 <HAL_UART_IRQHandler+0xf6>
 8008e6e:	239c      	movs	r3, #156	@ 0x9c
 8008e70:	18fb      	adds	r3, r7, r3
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	2201      	movs	r2, #1
 8008e76:	4013      	ands	r3, r2
 8008e78:	d00b      	beq.n	8008e92 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2202      	movs	r2, #2
 8008e80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2284      	movs	r2, #132	@ 0x84
 8008e86:	589b      	ldr	r3, [r3, r2]
 8008e88:	2204      	movs	r2, #4
 8008e8a:	431a      	orrs	r2, r3
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2184      	movs	r1, #132	@ 0x84
 8008e90:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e92:	23a4      	movs	r3, #164	@ 0xa4
 8008e94:	18fb      	adds	r3, r7, r3
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	2204      	movs	r2, #4
 8008e9a:	4013      	ands	r3, r2
 8008e9c:	d011      	beq.n	8008ec2 <HAL_UART_IRQHandler+0x126>
 8008e9e:	239c      	movs	r3, #156	@ 0x9c
 8008ea0:	18fb      	adds	r3, r7, r3
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	4013      	ands	r3, r2
 8008ea8:	d00b      	beq.n	8008ec2 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	2204      	movs	r2, #4
 8008eb0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2284      	movs	r2, #132	@ 0x84
 8008eb6:	589b      	ldr	r3, [r3, r2]
 8008eb8:	2202      	movs	r2, #2
 8008eba:	431a      	orrs	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2184      	movs	r1, #132	@ 0x84
 8008ec0:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008ec2:	23a4      	movs	r3, #164	@ 0xa4
 8008ec4:	18fb      	adds	r3, r7, r3
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	2208      	movs	r2, #8
 8008eca:	4013      	ands	r3, r2
 8008ecc:	d017      	beq.n	8008efe <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008ece:	23a0      	movs	r3, #160	@ 0xa0
 8008ed0:	18fb      	adds	r3, r7, r3
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	2220      	movs	r2, #32
 8008ed6:	4013      	ands	r3, r2
 8008ed8:	d105      	bne.n	8008ee6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008eda:	239c      	movs	r3, #156	@ 0x9c
 8008edc:	18fb      	adds	r3, r7, r3
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008ee4:	d00b      	beq.n	8008efe <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2208      	movs	r2, #8
 8008eec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2284      	movs	r2, #132	@ 0x84
 8008ef2:	589b      	ldr	r3, [r3, r2]
 8008ef4:	2208      	movs	r2, #8
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	2184      	movs	r1, #132	@ 0x84
 8008efc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008efe:	23a4      	movs	r3, #164	@ 0xa4
 8008f00:	18fb      	adds	r3, r7, r3
 8008f02:	681a      	ldr	r2, [r3, #0]
 8008f04:	2380      	movs	r3, #128	@ 0x80
 8008f06:	011b      	lsls	r3, r3, #4
 8008f08:	4013      	ands	r3, r2
 8008f0a:	d013      	beq.n	8008f34 <HAL_UART_IRQHandler+0x198>
 8008f0c:	23a0      	movs	r3, #160	@ 0xa0
 8008f0e:	18fb      	adds	r3, r7, r3
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	2380      	movs	r3, #128	@ 0x80
 8008f14:	04db      	lsls	r3, r3, #19
 8008f16:	4013      	ands	r3, r2
 8008f18:	d00c      	beq.n	8008f34 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	2280      	movs	r2, #128	@ 0x80
 8008f20:	0112      	lsls	r2, r2, #4
 8008f22:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2284      	movs	r2, #132	@ 0x84
 8008f28:	589b      	ldr	r3, [r3, r2]
 8008f2a:	2220      	movs	r2, #32
 8008f2c:	431a      	orrs	r2, r3
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2184      	movs	r1, #132	@ 0x84
 8008f32:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2284      	movs	r2, #132	@ 0x84
 8008f38:	589b      	ldr	r3, [r3, r2]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d100      	bne.n	8008f40 <HAL_UART_IRQHandler+0x1a4>
 8008f3e:	e201      	b.n	8009344 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008f40:	23a4      	movs	r3, #164	@ 0xa4
 8008f42:	18fb      	adds	r3, r7, r3
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	2220      	movs	r2, #32
 8008f48:	4013      	ands	r3, r2
 8008f4a:	d00e      	beq.n	8008f6a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008f4c:	23a0      	movs	r3, #160	@ 0xa0
 8008f4e:	18fb      	adds	r3, r7, r3
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	2220      	movs	r2, #32
 8008f54:	4013      	ands	r3, r2
 8008f56:	d008      	beq.n	8008f6a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d004      	beq.n	8008f6a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f64:	687a      	ldr	r2, [r7, #4]
 8008f66:	0010      	movs	r0, r2
 8008f68:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2284      	movs	r2, #132	@ 0x84
 8008f6e:	589b      	ldr	r3, [r3, r2]
 8008f70:	2194      	movs	r1, #148	@ 0x94
 8008f72:	187a      	adds	r2, r7, r1
 8008f74:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	2240      	movs	r2, #64	@ 0x40
 8008f7e:	4013      	ands	r3, r2
 8008f80:	2b40      	cmp	r3, #64	@ 0x40
 8008f82:	d004      	beq.n	8008f8e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008f84:	187b      	adds	r3, r7, r1
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	2228      	movs	r2, #40	@ 0x28
 8008f8a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008f8c:	d047      	beq.n	800901e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	0018      	movs	r0, r3
 8008f92:	f000 fecf 	bl	8009d34 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	689b      	ldr	r3, [r3, #8]
 8008f9c:	2240      	movs	r2, #64	@ 0x40
 8008f9e:	4013      	ands	r3, r2
 8008fa0:	2b40      	cmp	r3, #64	@ 0x40
 8008fa2:	d137      	bne.n	8009014 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008fa4:	f3ef 8310 	mrs	r3, PRIMASK
 8008fa8:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8008faa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fac:	2090      	movs	r0, #144	@ 0x90
 8008fae:	183a      	adds	r2, r7, r0
 8008fb0:	6013      	str	r3, [r2, #0]
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008fb8:	f383 8810 	msr	PRIMASK, r3
}
 8008fbc:	46c0      	nop			@ (mov r8, r8)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	689a      	ldr	r2, [r3, #8]
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2140      	movs	r1, #64	@ 0x40
 8008fca:	438a      	bics	r2, r1
 8008fcc:	609a      	str	r2, [r3, #8]
 8008fce:	183b      	adds	r3, r7, r0
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008fd4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008fd6:	f383 8810 	msr	PRIMASK, r3
}
 8008fda:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d012      	beq.n	800900a <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008fe8:	4a14      	ldr	r2, [pc, #80]	@ (800903c <HAL_UART_IRQHandler+0x2a0>)
 8008fea:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ff0:	0018      	movs	r0, r3
 8008ff2:	f7fd f87f 	bl	80060f4 <HAL_DMA_Abort_IT>
 8008ff6:	1e03      	subs	r3, r0, #0
 8008ff8:	d01a      	beq.n	8009030 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ffe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009004:	0018      	movs	r0, r3
 8009006:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009008:	e012      	b.n	8009030 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	0018      	movs	r0, r3
 800900e:	f7fc f971 	bl	80052f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009012:	e00d      	b.n	8009030 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	0018      	movs	r0, r3
 8009018:	f7fc f96c 	bl	80052f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800901c:	e008      	b.n	8009030 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	0018      	movs	r0, r3
 8009022:	f7fc f967 	bl	80052f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	2284      	movs	r2, #132	@ 0x84
 800902a:	2100      	movs	r1, #0
 800902c:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 800902e:	e189      	b.n	8009344 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009030:	46c0      	nop			@ (mov r8, r8)
    return;
 8009032:	e187      	b.n	8009344 <HAL_UART_IRQHandler+0x5a8>
 8009034:	0000080f 	.word	0x0000080f
 8009038:	04000120 	.word	0x04000120
 800903c:	08009dfd 	.word	0x08009dfd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009044:	2b01      	cmp	r3, #1
 8009046:	d000      	beq.n	800904a <HAL_UART_IRQHandler+0x2ae>
 8009048:	e13b      	b.n	80092c2 <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800904a:	23a4      	movs	r3, #164	@ 0xa4
 800904c:	18fb      	adds	r3, r7, r3
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	2210      	movs	r2, #16
 8009052:	4013      	ands	r3, r2
 8009054:	d100      	bne.n	8009058 <HAL_UART_IRQHandler+0x2bc>
 8009056:	e134      	b.n	80092c2 <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009058:	23a0      	movs	r3, #160	@ 0xa0
 800905a:	18fb      	adds	r3, r7, r3
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2210      	movs	r2, #16
 8009060:	4013      	ands	r3, r2
 8009062:	d100      	bne.n	8009066 <HAL_UART_IRQHandler+0x2ca>
 8009064:	e12d      	b.n	80092c2 <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	2210      	movs	r2, #16
 800906c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	689b      	ldr	r3, [r3, #8]
 8009074:	2240      	movs	r2, #64	@ 0x40
 8009076:	4013      	ands	r3, r2
 8009078:	2b40      	cmp	r3, #64	@ 0x40
 800907a:	d000      	beq.n	800907e <HAL_UART_IRQHandler+0x2e2>
 800907c:	e0a1      	b.n	80091c2 <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	685a      	ldr	r2, [r3, #4]
 8009086:	217e      	movs	r1, #126	@ 0x7e
 8009088:	187b      	adds	r3, r7, r1
 800908a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800908c:	187b      	adds	r3, r7, r1
 800908e:	881b      	ldrh	r3, [r3, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d100      	bne.n	8009096 <HAL_UART_IRQHandler+0x2fa>
 8009094:	e158      	b.n	8009348 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2258      	movs	r2, #88	@ 0x58
 800909a:	5a9b      	ldrh	r3, [r3, r2]
 800909c:	187a      	adds	r2, r7, r1
 800909e:	8812      	ldrh	r2, [r2, #0]
 80090a0:	429a      	cmp	r2, r3
 80090a2:	d300      	bcc.n	80090a6 <HAL_UART_IRQHandler+0x30a>
 80090a4:	e150      	b.n	8009348 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	187a      	adds	r2, r7, r1
 80090aa:	215a      	movs	r1, #90	@ 0x5a
 80090ac:	8812      	ldrh	r2, [r2, #0]
 80090ae:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	2220      	movs	r2, #32
 80090ba:	4013      	ands	r3, r2
 80090bc:	d16f      	bne.n	800919e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090be:	f3ef 8310 	mrs	r3, PRIMASK
 80090c2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80090c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090c6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80090c8:	2301      	movs	r3, #1
 80090ca:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090ce:	f383 8810 	msr	PRIMASK, r3
}
 80090d2:	46c0      	nop			@ (mov r8, r8)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	681a      	ldr	r2, [r3, #0]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	499e      	ldr	r1, [pc, #632]	@ (8009358 <HAL_UART_IRQHandler+0x5bc>)
 80090e0:	400a      	ands	r2, r1
 80090e2:	601a      	str	r2, [r3, #0]
 80090e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80090e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ea:	f383 8810 	msr	PRIMASK, r3
}
 80090ee:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090f0:	f3ef 8310 	mrs	r3, PRIMASK
 80090f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80090f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090f8:	677b      	str	r3, [r7, #116]	@ 0x74
 80090fa:	2301      	movs	r3, #1
 80090fc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009100:	f383 8810 	msr	PRIMASK, r3
}
 8009104:	46c0      	nop			@ (mov r8, r8)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	689a      	ldr	r2, [r3, #8]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2101      	movs	r1, #1
 8009112:	438a      	bics	r2, r1
 8009114:	609a      	str	r2, [r3, #8]
 8009116:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009118:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800911a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800911c:	f383 8810 	msr	PRIMASK, r3
}
 8009120:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009122:	f3ef 8310 	mrs	r3, PRIMASK
 8009126:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8009128:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800912a:	673b      	str	r3, [r7, #112]	@ 0x70
 800912c:	2301      	movs	r3, #1
 800912e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009130:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009132:	f383 8810 	msr	PRIMASK, r3
}
 8009136:	46c0      	nop			@ (mov r8, r8)
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	689a      	ldr	r2, [r3, #8]
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	2140      	movs	r1, #64	@ 0x40
 8009144:	438a      	bics	r2, r1
 8009146:	609a      	str	r2, [r3, #8]
 8009148:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800914a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800914c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800914e:	f383 8810 	msr	PRIMASK, r3
}
 8009152:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	2280      	movs	r2, #128	@ 0x80
 8009158:	2120      	movs	r1, #32
 800915a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	2200      	movs	r2, #0
 8009160:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009162:	f3ef 8310 	mrs	r3, PRIMASK
 8009166:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8009168:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800916a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800916c:	2301      	movs	r3, #1
 800916e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009170:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009172:	f383 8810 	msr	PRIMASK, r3
}
 8009176:	46c0      	nop			@ (mov r8, r8)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	681a      	ldr	r2, [r3, #0]
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	2110      	movs	r1, #16
 8009184:	438a      	bics	r2, r1
 8009186:	601a      	str	r2, [r3, #0]
 8009188:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800918a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800918c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800918e:	f383 8810 	msr	PRIMASK, r3
}
 8009192:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009198:	0018      	movs	r0, r3
 800919a:	f7fc ff6b 	bl	8006074 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2202      	movs	r2, #2
 80091a2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2258      	movs	r2, #88	@ 0x58
 80091a8:	5a9a      	ldrh	r2, [r3, r2]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	215a      	movs	r1, #90	@ 0x5a
 80091ae:	5a5b      	ldrh	r3, [r3, r1]
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	1ad3      	subs	r3, r2, r3
 80091b4:	b29a      	uxth	r2, r3
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	0011      	movs	r1, r2
 80091ba:	0018      	movs	r0, r3
 80091bc:	f7fc f868 	bl	8005290 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80091c0:	e0c2      	b.n	8009348 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2258      	movs	r2, #88	@ 0x58
 80091c6:	5a99      	ldrh	r1, [r3, r2]
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	225a      	movs	r2, #90	@ 0x5a
 80091cc:	5a9b      	ldrh	r3, [r3, r2]
 80091ce:	b29a      	uxth	r2, r3
 80091d0:	208e      	movs	r0, #142	@ 0x8e
 80091d2:	183b      	adds	r3, r7, r0
 80091d4:	1a8a      	subs	r2, r1, r2
 80091d6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	225a      	movs	r2, #90	@ 0x5a
 80091dc:	5a9b      	ldrh	r3, [r3, r2]
 80091de:	b29b      	uxth	r3, r3
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d100      	bne.n	80091e6 <HAL_UART_IRQHandler+0x44a>
 80091e4:	e0b2      	b.n	800934c <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 80091e6:	183b      	adds	r3, r7, r0
 80091e8:	881b      	ldrh	r3, [r3, #0]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d100      	bne.n	80091f0 <HAL_UART_IRQHandler+0x454>
 80091ee:	e0ad      	b.n	800934c <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091f0:	f3ef 8310 	mrs	r3, PRIMASK
 80091f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80091f6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091f8:	2488      	movs	r4, #136	@ 0x88
 80091fa:	193a      	adds	r2, r7, r4
 80091fc:	6013      	str	r3, [r2, #0]
 80091fe:	2301      	movs	r3, #1
 8009200:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	f383 8810 	msr	PRIMASK, r3
}
 8009208:	46c0      	nop			@ (mov r8, r8)
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	681a      	ldr	r2, [r3, #0]
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4951      	ldr	r1, [pc, #324]	@ (800935c <HAL_UART_IRQHandler+0x5c0>)
 8009216:	400a      	ands	r2, r1
 8009218:	601a      	str	r2, [r3, #0]
 800921a:	193b      	adds	r3, r7, r4
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	f383 8810 	msr	PRIMASK, r3
}
 8009226:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009228:	f3ef 8310 	mrs	r3, PRIMASK
 800922c:	61bb      	str	r3, [r7, #24]
  return(result);
 800922e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009230:	2484      	movs	r4, #132	@ 0x84
 8009232:	193a      	adds	r2, r7, r4
 8009234:	6013      	str	r3, [r2, #0]
 8009236:	2301      	movs	r3, #1
 8009238:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	f383 8810 	msr	PRIMASK, r3
}
 8009240:	46c0      	nop			@ (mov r8, r8)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	689a      	ldr	r2, [r3, #8]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2101      	movs	r1, #1
 800924e:	438a      	bics	r2, r1
 8009250:	609a      	str	r2, [r3, #8]
 8009252:	193b      	adds	r3, r7, r4
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009258:	6a3b      	ldr	r3, [r7, #32]
 800925a:	f383 8810 	msr	PRIMASK, r3
}
 800925e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2280      	movs	r2, #128	@ 0x80
 8009264:	2120      	movs	r1, #32
 8009266:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2200      	movs	r2, #0
 8009272:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009274:	f3ef 8310 	mrs	r3, PRIMASK
 8009278:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800927a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800927c:	2480      	movs	r4, #128	@ 0x80
 800927e:	193a      	adds	r2, r7, r4
 8009280:	6013      	str	r3, [r2, #0]
 8009282:	2301      	movs	r3, #1
 8009284:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009288:	f383 8810 	msr	PRIMASK, r3
}
 800928c:	46c0      	nop			@ (mov r8, r8)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	681a      	ldr	r2, [r3, #0]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2110      	movs	r1, #16
 800929a:	438a      	bics	r2, r1
 800929c:	601a      	str	r2, [r3, #0]
 800929e:	193b      	adds	r3, r7, r4
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092a6:	f383 8810 	msr	PRIMASK, r3
}
 80092aa:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2202      	movs	r2, #2
 80092b0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80092b2:	183b      	adds	r3, r7, r0
 80092b4:	881a      	ldrh	r2, [r3, #0]
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	0011      	movs	r1, r2
 80092ba:	0018      	movs	r0, r3
 80092bc:	f7fb ffe8 	bl	8005290 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80092c0:	e044      	b.n	800934c <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80092c2:	23a4      	movs	r3, #164	@ 0xa4
 80092c4:	18fb      	adds	r3, r7, r3
 80092c6:	681a      	ldr	r2, [r3, #0]
 80092c8:	2380      	movs	r3, #128	@ 0x80
 80092ca:	035b      	lsls	r3, r3, #13
 80092cc:	4013      	ands	r3, r2
 80092ce:	d010      	beq.n	80092f2 <HAL_UART_IRQHandler+0x556>
 80092d0:	239c      	movs	r3, #156	@ 0x9c
 80092d2:	18fb      	adds	r3, r7, r3
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	2380      	movs	r3, #128	@ 0x80
 80092d8:	03db      	lsls	r3, r3, #15
 80092da:	4013      	ands	r3, r2
 80092dc:	d009      	beq.n	80092f2 <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	2280      	movs	r2, #128	@ 0x80
 80092e4:	0352      	lsls	r2, r2, #13
 80092e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	0018      	movs	r0, r3
 80092ec:	f000 ff8c 	bl	800a208 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80092f0:	e02f      	b.n	8009352 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80092f2:	23a4      	movs	r3, #164	@ 0xa4
 80092f4:	18fb      	adds	r3, r7, r3
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	2280      	movs	r2, #128	@ 0x80
 80092fa:	4013      	ands	r3, r2
 80092fc:	d00f      	beq.n	800931e <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80092fe:	23a0      	movs	r3, #160	@ 0xa0
 8009300:	18fb      	adds	r3, r7, r3
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	2280      	movs	r2, #128	@ 0x80
 8009306:	4013      	ands	r3, r2
 8009308:	d009      	beq.n	800931e <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800930e:	2b00      	cmp	r3, #0
 8009310:	d01e      	beq.n	8009350 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	0010      	movs	r0, r2
 800931a:	4798      	blx	r3
    }
    return;
 800931c:	e018      	b.n	8009350 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800931e:	23a4      	movs	r3, #164	@ 0xa4
 8009320:	18fb      	adds	r3, r7, r3
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2240      	movs	r2, #64	@ 0x40
 8009326:	4013      	ands	r3, r2
 8009328:	d013      	beq.n	8009352 <HAL_UART_IRQHandler+0x5b6>
 800932a:	23a0      	movs	r3, #160	@ 0xa0
 800932c:	18fb      	adds	r3, r7, r3
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	2240      	movs	r2, #64	@ 0x40
 8009332:	4013      	ands	r3, r2
 8009334:	d00d      	beq.n	8009352 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	0018      	movs	r0, r3
 800933a:	f000 fd76 	bl	8009e2a <UART_EndTransmit_IT>
    return;
 800933e:	e008      	b.n	8009352 <HAL_UART_IRQHandler+0x5b6>
      return;
 8009340:	46c0      	nop			@ (mov r8, r8)
 8009342:	e006      	b.n	8009352 <HAL_UART_IRQHandler+0x5b6>
    return;
 8009344:	46c0      	nop			@ (mov r8, r8)
 8009346:	e004      	b.n	8009352 <HAL_UART_IRQHandler+0x5b6>
      return;
 8009348:	46c0      	nop			@ (mov r8, r8)
 800934a:	e002      	b.n	8009352 <HAL_UART_IRQHandler+0x5b6>
      return;
 800934c:	46c0      	nop			@ (mov r8, r8)
 800934e:	e000      	b.n	8009352 <HAL_UART_IRQHandler+0x5b6>
    return;
 8009350:	46c0      	nop			@ (mov r8, r8)
  }

}
 8009352:	46bd      	mov	sp, r7
 8009354:	b02b      	add	sp, #172	@ 0xac
 8009356:	bd90      	pop	{r4, r7, pc}
 8009358:	fffffeff 	.word	0xfffffeff
 800935c:	fffffedf 	.word	0xfffffedf

08009360 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009368:	46c0      	nop			@ (mov r8, r8)
 800936a:	46bd      	mov	sp, r7
 800936c:	b002      	add	sp, #8
 800936e:	bd80      	pop	{r7, pc}

08009370 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b082      	sub	sp, #8
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009378:	46c0      	nop			@ (mov r8, r8)
 800937a:	46bd      	mov	sp, r7
 800937c:	b002      	add	sp, #8
 800937e:	bd80      	pop	{r7, pc}

08009380 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009380:	b5b0      	push	{r4, r5, r7, lr}
 8009382:	b08e      	sub	sp, #56	@ 0x38
 8009384:	af00      	add	r7, sp, #0
 8009386:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009388:	231a      	movs	r3, #26
 800938a:	2218      	movs	r2, #24
 800938c:	189b      	adds	r3, r3, r2
 800938e:	19db      	adds	r3, r3, r7
 8009390:	2200      	movs	r2, #0
 8009392:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009394:	69fb      	ldr	r3, [r7, #28]
 8009396:	689a      	ldr	r2, [r3, #8]
 8009398:	69fb      	ldr	r3, [r7, #28]
 800939a:	691b      	ldr	r3, [r3, #16]
 800939c:	431a      	orrs	r2, r3
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	695b      	ldr	r3, [r3, #20]
 80093a2:	431a      	orrs	r2, r3
 80093a4:	69fb      	ldr	r3, [r7, #28]
 80093a6:	69db      	ldr	r3, [r3, #28]
 80093a8:	4313      	orrs	r3, r2
 80093aa:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093ac:	69fb      	ldr	r3, [r7, #28]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4ab4      	ldr	r2, [pc, #720]	@ (8009684 <UART_SetConfig+0x304>)
 80093b4:	4013      	ands	r3, r2
 80093b6:	0019      	movs	r1, r3
 80093b8:	69fb      	ldr	r3, [r7, #28]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093be:	430a      	orrs	r2, r1
 80093c0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093c2:	69fb      	ldr	r3, [r7, #28]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	4aaf      	ldr	r2, [pc, #700]	@ (8009688 <UART_SetConfig+0x308>)
 80093ca:	4013      	ands	r3, r2
 80093cc:	0019      	movs	r1, r3
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	68da      	ldr	r2, [r3, #12]
 80093d2:	69fb      	ldr	r3, [r7, #28]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	430a      	orrs	r2, r1
 80093d8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80093da:	69fb      	ldr	r3, [r7, #28]
 80093dc:	699b      	ldr	r3, [r3, #24]
 80093de:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	4aa9      	ldr	r2, [pc, #676]	@ (800968c <UART_SetConfig+0x30c>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d004      	beq.n	80093f4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80093ea:	69fb      	ldr	r3, [r7, #28]
 80093ec:	6a1b      	ldr	r3, [r3, #32]
 80093ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093f0:	4313      	orrs	r3, r2
 80093f2:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80093f4:	69fb      	ldr	r3, [r7, #28]
 80093f6:	681b      	ldr	r3, [r3, #0]
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	4aa5      	ldr	r2, [pc, #660]	@ (8009690 <UART_SetConfig+0x310>)
 80093fc:	4013      	ands	r3, r2
 80093fe:	0019      	movs	r1, r3
 8009400:	69fb      	ldr	r3, [r7, #28]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009406:	430a      	orrs	r2, r1
 8009408:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800940a:	69fb      	ldr	r3, [r7, #28]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	4aa1      	ldr	r2, [pc, #644]	@ (8009694 <UART_SetConfig+0x314>)
 8009410:	4293      	cmp	r3, r2
 8009412:	d131      	bne.n	8009478 <UART_SetConfig+0xf8>
 8009414:	4ba0      	ldr	r3, [pc, #640]	@ (8009698 <UART_SetConfig+0x318>)
 8009416:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009418:	220c      	movs	r2, #12
 800941a:	4013      	ands	r3, r2
 800941c:	2b0c      	cmp	r3, #12
 800941e:	d01d      	beq.n	800945c <UART_SetConfig+0xdc>
 8009420:	d823      	bhi.n	800946a <UART_SetConfig+0xea>
 8009422:	2b08      	cmp	r3, #8
 8009424:	d00c      	beq.n	8009440 <UART_SetConfig+0xc0>
 8009426:	d820      	bhi.n	800946a <UART_SetConfig+0xea>
 8009428:	2b00      	cmp	r3, #0
 800942a:	d002      	beq.n	8009432 <UART_SetConfig+0xb2>
 800942c:	2b04      	cmp	r3, #4
 800942e:	d00e      	beq.n	800944e <UART_SetConfig+0xce>
 8009430:	e01b      	b.n	800946a <UART_SetConfig+0xea>
 8009432:	231b      	movs	r3, #27
 8009434:	2218      	movs	r2, #24
 8009436:	189b      	adds	r3, r3, r2
 8009438:	19db      	adds	r3, r3, r7
 800943a:	2200      	movs	r2, #0
 800943c:	701a      	strb	r2, [r3, #0]
 800943e:	e065      	b.n	800950c <UART_SetConfig+0x18c>
 8009440:	231b      	movs	r3, #27
 8009442:	2218      	movs	r2, #24
 8009444:	189b      	adds	r3, r3, r2
 8009446:	19db      	adds	r3, r3, r7
 8009448:	2202      	movs	r2, #2
 800944a:	701a      	strb	r2, [r3, #0]
 800944c:	e05e      	b.n	800950c <UART_SetConfig+0x18c>
 800944e:	231b      	movs	r3, #27
 8009450:	2218      	movs	r2, #24
 8009452:	189b      	adds	r3, r3, r2
 8009454:	19db      	adds	r3, r3, r7
 8009456:	2204      	movs	r2, #4
 8009458:	701a      	strb	r2, [r3, #0]
 800945a:	e057      	b.n	800950c <UART_SetConfig+0x18c>
 800945c:	231b      	movs	r3, #27
 800945e:	2218      	movs	r2, #24
 8009460:	189b      	adds	r3, r3, r2
 8009462:	19db      	adds	r3, r3, r7
 8009464:	2208      	movs	r2, #8
 8009466:	701a      	strb	r2, [r3, #0]
 8009468:	e050      	b.n	800950c <UART_SetConfig+0x18c>
 800946a:	231b      	movs	r3, #27
 800946c:	2218      	movs	r2, #24
 800946e:	189b      	adds	r3, r3, r2
 8009470:	19db      	adds	r3, r3, r7
 8009472:	2210      	movs	r2, #16
 8009474:	701a      	strb	r2, [r3, #0]
 8009476:	e049      	b.n	800950c <UART_SetConfig+0x18c>
 8009478:	69fb      	ldr	r3, [r7, #28]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a83      	ldr	r2, [pc, #524]	@ (800968c <UART_SetConfig+0x30c>)
 800947e:	4293      	cmp	r3, r2
 8009480:	d13e      	bne.n	8009500 <UART_SetConfig+0x180>
 8009482:	4b85      	ldr	r3, [pc, #532]	@ (8009698 <UART_SetConfig+0x318>)
 8009484:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009486:	23c0      	movs	r3, #192	@ 0xc0
 8009488:	011b      	lsls	r3, r3, #4
 800948a:	4013      	ands	r3, r2
 800948c:	22c0      	movs	r2, #192	@ 0xc0
 800948e:	0112      	lsls	r2, r2, #4
 8009490:	4293      	cmp	r3, r2
 8009492:	d027      	beq.n	80094e4 <UART_SetConfig+0x164>
 8009494:	22c0      	movs	r2, #192	@ 0xc0
 8009496:	0112      	lsls	r2, r2, #4
 8009498:	4293      	cmp	r3, r2
 800949a:	d82a      	bhi.n	80094f2 <UART_SetConfig+0x172>
 800949c:	2280      	movs	r2, #128	@ 0x80
 800949e:	0112      	lsls	r2, r2, #4
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d011      	beq.n	80094c8 <UART_SetConfig+0x148>
 80094a4:	2280      	movs	r2, #128	@ 0x80
 80094a6:	0112      	lsls	r2, r2, #4
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d822      	bhi.n	80094f2 <UART_SetConfig+0x172>
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d004      	beq.n	80094ba <UART_SetConfig+0x13a>
 80094b0:	2280      	movs	r2, #128	@ 0x80
 80094b2:	00d2      	lsls	r2, r2, #3
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d00e      	beq.n	80094d6 <UART_SetConfig+0x156>
 80094b8:	e01b      	b.n	80094f2 <UART_SetConfig+0x172>
 80094ba:	231b      	movs	r3, #27
 80094bc:	2218      	movs	r2, #24
 80094be:	189b      	adds	r3, r3, r2
 80094c0:	19db      	adds	r3, r3, r7
 80094c2:	2200      	movs	r2, #0
 80094c4:	701a      	strb	r2, [r3, #0]
 80094c6:	e021      	b.n	800950c <UART_SetConfig+0x18c>
 80094c8:	231b      	movs	r3, #27
 80094ca:	2218      	movs	r2, #24
 80094cc:	189b      	adds	r3, r3, r2
 80094ce:	19db      	adds	r3, r3, r7
 80094d0:	2202      	movs	r2, #2
 80094d2:	701a      	strb	r2, [r3, #0]
 80094d4:	e01a      	b.n	800950c <UART_SetConfig+0x18c>
 80094d6:	231b      	movs	r3, #27
 80094d8:	2218      	movs	r2, #24
 80094da:	189b      	adds	r3, r3, r2
 80094dc:	19db      	adds	r3, r3, r7
 80094de:	2204      	movs	r2, #4
 80094e0:	701a      	strb	r2, [r3, #0]
 80094e2:	e013      	b.n	800950c <UART_SetConfig+0x18c>
 80094e4:	231b      	movs	r3, #27
 80094e6:	2218      	movs	r2, #24
 80094e8:	189b      	adds	r3, r3, r2
 80094ea:	19db      	adds	r3, r3, r7
 80094ec:	2208      	movs	r2, #8
 80094ee:	701a      	strb	r2, [r3, #0]
 80094f0:	e00c      	b.n	800950c <UART_SetConfig+0x18c>
 80094f2:	231b      	movs	r3, #27
 80094f4:	2218      	movs	r2, #24
 80094f6:	189b      	adds	r3, r3, r2
 80094f8:	19db      	adds	r3, r3, r7
 80094fa:	2210      	movs	r2, #16
 80094fc:	701a      	strb	r2, [r3, #0]
 80094fe:	e005      	b.n	800950c <UART_SetConfig+0x18c>
 8009500:	231b      	movs	r3, #27
 8009502:	2218      	movs	r2, #24
 8009504:	189b      	adds	r3, r3, r2
 8009506:	19db      	adds	r3, r3, r7
 8009508:	2210      	movs	r2, #16
 800950a:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800950c:	69fb      	ldr	r3, [r7, #28]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a5e      	ldr	r2, [pc, #376]	@ (800968c <UART_SetConfig+0x30c>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d000      	beq.n	8009518 <UART_SetConfig+0x198>
 8009516:	e084      	b.n	8009622 <UART_SetConfig+0x2a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009518:	231b      	movs	r3, #27
 800951a:	2218      	movs	r2, #24
 800951c:	189b      	adds	r3, r3, r2
 800951e:	19db      	adds	r3, r3, r7
 8009520:	781b      	ldrb	r3, [r3, #0]
 8009522:	2b08      	cmp	r3, #8
 8009524:	d01d      	beq.n	8009562 <UART_SetConfig+0x1e2>
 8009526:	dc20      	bgt.n	800956a <UART_SetConfig+0x1ea>
 8009528:	2b04      	cmp	r3, #4
 800952a:	d015      	beq.n	8009558 <UART_SetConfig+0x1d8>
 800952c:	dc1d      	bgt.n	800956a <UART_SetConfig+0x1ea>
 800952e:	2b00      	cmp	r3, #0
 8009530:	d002      	beq.n	8009538 <UART_SetConfig+0x1b8>
 8009532:	2b02      	cmp	r3, #2
 8009534:	d005      	beq.n	8009542 <UART_SetConfig+0x1c2>
 8009536:	e018      	b.n	800956a <UART_SetConfig+0x1ea>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009538:	f7fe fdc2 	bl	80080c0 <HAL_RCC_GetPCLK1Freq>
 800953c:	0003      	movs	r3, r0
 800953e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009540:	e01c      	b.n	800957c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009542:	4b55      	ldr	r3, [pc, #340]	@ (8009698 <UART_SetConfig+0x318>)
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	2210      	movs	r2, #16
 8009548:	4013      	ands	r3, r2
 800954a:	d002      	beq.n	8009552 <UART_SetConfig+0x1d2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800954c:	4b53      	ldr	r3, [pc, #332]	@ (800969c <UART_SetConfig+0x31c>)
 800954e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009550:	e014      	b.n	800957c <UART_SetConfig+0x1fc>
          pclk = (uint32_t) HSI_VALUE;
 8009552:	4b53      	ldr	r3, [pc, #332]	@ (80096a0 <UART_SetConfig+0x320>)
 8009554:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009556:	e011      	b.n	800957c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009558:	f7fe fd02 	bl	8007f60 <HAL_RCC_GetSysClockFreq>
 800955c:	0003      	movs	r3, r0
 800955e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009560:	e00c      	b.n	800957c <UART_SetConfig+0x1fc>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009562:	2380      	movs	r3, #128	@ 0x80
 8009564:	021b      	lsls	r3, r3, #8
 8009566:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009568:	e008      	b.n	800957c <UART_SetConfig+0x1fc>
      default:
        pclk = 0U;
 800956a:	2300      	movs	r3, #0
 800956c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800956e:	231a      	movs	r3, #26
 8009570:	2218      	movs	r2, #24
 8009572:	189b      	adds	r3, r3, r2
 8009574:	19db      	adds	r3, r3, r7
 8009576:	2201      	movs	r2, #1
 8009578:	701a      	strb	r2, [r3, #0]
        break;
 800957a:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800957c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800957e:	2b00      	cmp	r3, #0
 8009580:	d100      	bne.n	8009584 <UART_SetConfig+0x204>
 8009582:	e12f      	b.n	80097e4 <UART_SetConfig+0x464>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009584:	69fb      	ldr	r3, [r7, #28]
 8009586:	685a      	ldr	r2, [r3, #4]
 8009588:	0013      	movs	r3, r2
 800958a:	005b      	lsls	r3, r3, #1
 800958c:	189b      	adds	r3, r3, r2
 800958e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009590:	429a      	cmp	r2, r3
 8009592:	d305      	bcc.n	80095a0 <UART_SetConfig+0x220>
          (pclk > (4096U * huart->Init.BaudRate)))
 8009594:	69fb      	ldr	r3, [r7, #28]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800959a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800959c:	429a      	cmp	r2, r3
 800959e:	d906      	bls.n	80095ae <UART_SetConfig+0x22e>
      {
        ret = HAL_ERROR;
 80095a0:	231a      	movs	r3, #26
 80095a2:	2218      	movs	r2, #24
 80095a4:	189b      	adds	r3, r3, r2
 80095a6:	19db      	adds	r3, r3, r7
 80095a8:	2201      	movs	r2, #1
 80095aa:	701a      	strb	r2, [r3, #0]
 80095ac:	e11a      	b.n	80097e4 <UART_SetConfig+0x464>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80095ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095b0:	613b      	str	r3, [r7, #16]
 80095b2:	2300      	movs	r3, #0
 80095b4:	617b      	str	r3, [r7, #20]
 80095b6:	6939      	ldr	r1, [r7, #16]
 80095b8:	697a      	ldr	r2, [r7, #20]
 80095ba:	000b      	movs	r3, r1
 80095bc:	0e1b      	lsrs	r3, r3, #24
 80095be:	0010      	movs	r0, r2
 80095c0:	0205      	lsls	r5, r0, #8
 80095c2:	431d      	orrs	r5, r3
 80095c4:	000b      	movs	r3, r1
 80095c6:	021c      	lsls	r4, r3, #8
 80095c8:	69fb      	ldr	r3, [r7, #28]
 80095ca:	685b      	ldr	r3, [r3, #4]
 80095cc:	085b      	lsrs	r3, r3, #1
 80095ce:	60bb      	str	r3, [r7, #8]
 80095d0:	2300      	movs	r3, #0
 80095d2:	60fb      	str	r3, [r7, #12]
 80095d4:	68b8      	ldr	r0, [r7, #8]
 80095d6:	68f9      	ldr	r1, [r7, #12]
 80095d8:	1900      	adds	r0, r0, r4
 80095da:	4169      	adcs	r1, r5
 80095dc:	69fb      	ldr	r3, [r7, #28]
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	603b      	str	r3, [r7, #0]
 80095e2:	2300      	movs	r3, #0
 80095e4:	607b      	str	r3, [r7, #4]
 80095e6:	683a      	ldr	r2, [r7, #0]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	f7f6 ff97 	bl	800051c <__aeabi_uldivmod>
 80095ee:	0002      	movs	r2, r0
 80095f0:	000b      	movs	r3, r1
 80095f2:	0013      	movs	r3, r2
 80095f4:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80095f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095f8:	23c0      	movs	r3, #192	@ 0xc0
 80095fa:	009b      	lsls	r3, r3, #2
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d309      	bcc.n	8009614 <UART_SetConfig+0x294>
 8009600:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009602:	2380      	movs	r3, #128	@ 0x80
 8009604:	035b      	lsls	r3, r3, #13
 8009606:	429a      	cmp	r2, r3
 8009608:	d204      	bcs.n	8009614 <UART_SetConfig+0x294>
        {
          huart->Instance->BRR = usartdiv;
 800960a:	69fb      	ldr	r3, [r7, #28]
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009610:	60da      	str	r2, [r3, #12]
 8009612:	e0e7      	b.n	80097e4 <UART_SetConfig+0x464>
        }
        else
        {
          ret = HAL_ERROR;
 8009614:	231a      	movs	r3, #26
 8009616:	2218      	movs	r2, #24
 8009618:	189b      	adds	r3, r3, r2
 800961a:	19db      	adds	r3, r3, r7
 800961c:	2201      	movs	r2, #1
 800961e:	701a      	strb	r2, [r3, #0]
 8009620:	e0e0      	b.n	80097e4 <UART_SetConfig+0x464>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009622:	69fb      	ldr	r3, [r7, #28]
 8009624:	69da      	ldr	r2, [r3, #28]
 8009626:	2380      	movs	r3, #128	@ 0x80
 8009628:	021b      	lsls	r3, r3, #8
 800962a:	429a      	cmp	r2, r3
 800962c:	d000      	beq.n	8009630 <UART_SetConfig+0x2b0>
 800962e:	e082      	b.n	8009736 <UART_SetConfig+0x3b6>
  {
    switch (clocksource)
 8009630:	231b      	movs	r3, #27
 8009632:	2218      	movs	r2, #24
 8009634:	189b      	adds	r3, r3, r2
 8009636:	19db      	adds	r3, r3, r7
 8009638:	781b      	ldrb	r3, [r3, #0]
 800963a:	2b08      	cmp	r3, #8
 800963c:	d834      	bhi.n	80096a8 <UART_SetConfig+0x328>
 800963e:	009a      	lsls	r2, r3, #2
 8009640:	4b18      	ldr	r3, [pc, #96]	@ (80096a4 <UART_SetConfig+0x324>)
 8009642:	18d3      	adds	r3, r2, r3
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009648:	f7fe fd3a 	bl	80080c0 <HAL_RCC_GetPCLK1Freq>
 800964c:	0003      	movs	r3, r0
 800964e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009650:	e033      	b.n	80096ba <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009652:	f7fe fd4b 	bl	80080ec <HAL_RCC_GetPCLK2Freq>
 8009656:	0003      	movs	r3, r0
 8009658:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800965a:	e02e      	b.n	80096ba <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800965c:	4b0e      	ldr	r3, [pc, #56]	@ (8009698 <UART_SetConfig+0x318>)
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	2210      	movs	r2, #16
 8009662:	4013      	ands	r3, r2
 8009664:	d002      	beq.n	800966c <UART_SetConfig+0x2ec>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8009666:	4b0d      	ldr	r3, [pc, #52]	@ (800969c <UART_SetConfig+0x31c>)
 8009668:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800966a:	e026      	b.n	80096ba <UART_SetConfig+0x33a>
          pclk = (uint32_t) HSI_VALUE;
 800966c:	4b0c      	ldr	r3, [pc, #48]	@ (80096a0 <UART_SetConfig+0x320>)
 800966e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009670:	e023      	b.n	80096ba <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009672:	f7fe fc75 	bl	8007f60 <HAL_RCC_GetSysClockFreq>
 8009676:	0003      	movs	r3, r0
 8009678:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800967a:	e01e      	b.n	80096ba <UART_SetConfig+0x33a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800967c:	2380      	movs	r3, #128	@ 0x80
 800967e:	021b      	lsls	r3, r3, #8
 8009680:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009682:	e01a      	b.n	80096ba <UART_SetConfig+0x33a>
 8009684:	efff69f3 	.word	0xefff69f3
 8009688:	ffffcfff 	.word	0xffffcfff
 800968c:	40004800 	.word	0x40004800
 8009690:	fffff4ff 	.word	0xfffff4ff
 8009694:	40004400 	.word	0x40004400
 8009698:	40021000 	.word	0x40021000
 800969c:	003d0900 	.word	0x003d0900
 80096a0:	00f42400 	.word	0x00f42400
 80096a4:	0800ce24 	.word	0x0800ce24
      default:
        pclk = 0U;
 80096a8:	2300      	movs	r3, #0
 80096aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80096ac:	231a      	movs	r3, #26
 80096ae:	2218      	movs	r2, #24
 80096b0:	189b      	adds	r3, r3, r2
 80096b2:	19db      	adds	r3, r3, r7
 80096b4:	2201      	movs	r2, #1
 80096b6:	701a      	strb	r2, [r3, #0]
        break;
 80096b8:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80096ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d100      	bne.n	80096c2 <UART_SetConfig+0x342>
 80096c0:	e090      	b.n	80097e4 <UART_SetConfig+0x464>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80096c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c4:	005a      	lsls	r2, r3, #1
 80096c6:	69fb      	ldr	r3, [r7, #28]
 80096c8:	685b      	ldr	r3, [r3, #4]
 80096ca:	085b      	lsrs	r3, r3, #1
 80096cc:	18d2      	adds	r2, r2, r3
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	685b      	ldr	r3, [r3, #4]
 80096d2:	0019      	movs	r1, r3
 80096d4:	0010      	movs	r0, r2
 80096d6:	f7f6 fd33 	bl	8000140 <__udivsi3>
 80096da:	0003      	movs	r3, r0
 80096dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80096de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096e0:	2b0f      	cmp	r3, #15
 80096e2:	d921      	bls.n	8009728 <UART_SetConfig+0x3a8>
 80096e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096e6:	2380      	movs	r3, #128	@ 0x80
 80096e8:	025b      	lsls	r3, r3, #9
 80096ea:	429a      	cmp	r2, r3
 80096ec:	d21c      	bcs.n	8009728 <UART_SetConfig+0x3a8>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80096ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	200e      	movs	r0, #14
 80096f4:	2418      	movs	r4, #24
 80096f6:	1903      	adds	r3, r0, r4
 80096f8:	19db      	adds	r3, r3, r7
 80096fa:	210f      	movs	r1, #15
 80096fc:	438a      	bics	r2, r1
 80096fe:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009700:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009702:	085b      	lsrs	r3, r3, #1
 8009704:	b29b      	uxth	r3, r3
 8009706:	2207      	movs	r2, #7
 8009708:	4013      	ands	r3, r2
 800970a:	b299      	uxth	r1, r3
 800970c:	1903      	adds	r3, r0, r4
 800970e:	19db      	adds	r3, r3, r7
 8009710:	1902      	adds	r2, r0, r4
 8009712:	19d2      	adds	r2, r2, r7
 8009714:	8812      	ldrh	r2, [r2, #0]
 8009716:	430a      	orrs	r2, r1
 8009718:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	1902      	adds	r2, r0, r4
 8009720:	19d2      	adds	r2, r2, r7
 8009722:	8812      	ldrh	r2, [r2, #0]
 8009724:	60da      	str	r2, [r3, #12]
 8009726:	e05d      	b.n	80097e4 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 8009728:	231a      	movs	r3, #26
 800972a:	2218      	movs	r2, #24
 800972c:	189b      	adds	r3, r3, r2
 800972e:	19db      	adds	r3, r3, r7
 8009730:	2201      	movs	r2, #1
 8009732:	701a      	strb	r2, [r3, #0]
 8009734:	e056      	b.n	80097e4 <UART_SetConfig+0x464>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009736:	231b      	movs	r3, #27
 8009738:	2218      	movs	r2, #24
 800973a:	189b      	adds	r3, r3, r2
 800973c:	19db      	adds	r3, r3, r7
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	2b08      	cmp	r3, #8
 8009742:	d822      	bhi.n	800978a <UART_SetConfig+0x40a>
 8009744:	009a      	lsls	r2, r3, #2
 8009746:	4b2f      	ldr	r3, [pc, #188]	@ (8009804 <UART_SetConfig+0x484>)
 8009748:	18d3      	adds	r3, r2, r3
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800974e:	f7fe fcb7 	bl	80080c0 <HAL_RCC_GetPCLK1Freq>
 8009752:	0003      	movs	r3, r0
 8009754:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009756:	e021      	b.n	800979c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009758:	f7fe fcc8 	bl	80080ec <HAL_RCC_GetPCLK2Freq>
 800975c:	0003      	movs	r3, r0
 800975e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009760:	e01c      	b.n	800979c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009762:	4b29      	ldr	r3, [pc, #164]	@ (8009808 <UART_SetConfig+0x488>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	2210      	movs	r2, #16
 8009768:	4013      	ands	r3, r2
 800976a:	d002      	beq.n	8009772 <UART_SetConfig+0x3f2>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800976c:	4b27      	ldr	r3, [pc, #156]	@ (800980c <UART_SetConfig+0x48c>)
 800976e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009770:	e014      	b.n	800979c <UART_SetConfig+0x41c>
          pclk = (uint32_t) HSI_VALUE;
 8009772:	4b27      	ldr	r3, [pc, #156]	@ (8009810 <UART_SetConfig+0x490>)
 8009774:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009776:	e011      	b.n	800979c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009778:	f7fe fbf2 	bl	8007f60 <HAL_RCC_GetSysClockFreq>
 800977c:	0003      	movs	r3, r0
 800977e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009780:	e00c      	b.n	800979c <UART_SetConfig+0x41c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009782:	2380      	movs	r3, #128	@ 0x80
 8009784:	021b      	lsls	r3, r3, #8
 8009786:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8009788:	e008      	b.n	800979c <UART_SetConfig+0x41c>
      default:
        pclk = 0U;
 800978a:	2300      	movs	r3, #0
 800978c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800978e:	231a      	movs	r3, #26
 8009790:	2218      	movs	r2, #24
 8009792:	189b      	adds	r3, r3, r2
 8009794:	19db      	adds	r3, r3, r7
 8009796:	2201      	movs	r2, #1
 8009798:	701a      	strb	r2, [r3, #0]
        break;
 800979a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800979c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d020      	beq.n	80097e4 <UART_SetConfig+0x464>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80097a2:	69fb      	ldr	r3, [r7, #28]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	085a      	lsrs	r2, r3, #1
 80097a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097aa:	18d2      	adds	r2, r2, r3
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	685b      	ldr	r3, [r3, #4]
 80097b0:	0019      	movs	r1, r3
 80097b2:	0010      	movs	r0, r2
 80097b4:	f7f6 fcc4 	bl	8000140 <__udivsi3>
 80097b8:	0003      	movs	r3, r0
 80097ba:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80097bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097be:	2b0f      	cmp	r3, #15
 80097c0:	d90a      	bls.n	80097d8 <UART_SetConfig+0x458>
 80097c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097c4:	2380      	movs	r3, #128	@ 0x80
 80097c6:	025b      	lsls	r3, r3, #9
 80097c8:	429a      	cmp	r2, r3
 80097ca:	d205      	bcs.n	80097d8 <UART_SetConfig+0x458>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80097cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ce:	b29a      	uxth	r2, r3
 80097d0:	69fb      	ldr	r3, [r7, #28]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	60da      	str	r2, [r3, #12]
 80097d6:	e005      	b.n	80097e4 <UART_SetConfig+0x464>
      }
      else
      {
        ret = HAL_ERROR;
 80097d8:	231a      	movs	r3, #26
 80097da:	2218      	movs	r2, #24
 80097dc:	189b      	adds	r3, r3, r2
 80097de:	19db      	adds	r3, r3, r7
 80097e0:	2201      	movs	r2, #1
 80097e2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	2200      	movs	r2, #0
 80097e8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80097ea:	69fb      	ldr	r3, [r7, #28]
 80097ec:	2200      	movs	r2, #0
 80097ee:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80097f0:	231a      	movs	r3, #26
 80097f2:	2218      	movs	r2, #24
 80097f4:	189b      	adds	r3, r3, r2
 80097f6:	19db      	adds	r3, r3, r7
 80097f8:	781b      	ldrb	r3, [r3, #0]
}
 80097fa:	0018      	movs	r0, r3
 80097fc:	46bd      	mov	sp, r7
 80097fe:	b00e      	add	sp, #56	@ 0x38
 8009800:	bdb0      	pop	{r4, r5, r7, pc}
 8009802:	46c0      	nop			@ (mov r8, r8)
 8009804:	0800ce48 	.word	0x0800ce48
 8009808:	40021000 	.word	0x40021000
 800980c:	003d0900 	.word	0x003d0900
 8009810:	00f42400 	.word	0x00f42400

08009814 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009820:	2201      	movs	r2, #1
 8009822:	4013      	ands	r3, r2
 8009824:	d00b      	beq.n	800983e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	685b      	ldr	r3, [r3, #4]
 800982c:	4a4a      	ldr	r2, [pc, #296]	@ (8009958 <UART_AdvFeatureConfig+0x144>)
 800982e:	4013      	ands	r3, r2
 8009830:	0019      	movs	r1, r3
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	430a      	orrs	r2, r1
 800983c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009842:	2202      	movs	r2, #2
 8009844:	4013      	ands	r3, r2
 8009846:	d00b      	beq.n	8009860 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	4a43      	ldr	r2, [pc, #268]	@ (800995c <UART_AdvFeatureConfig+0x148>)
 8009850:	4013      	ands	r3, r2
 8009852:	0019      	movs	r1, r3
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	430a      	orrs	r2, r1
 800985e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009864:	2204      	movs	r2, #4
 8009866:	4013      	ands	r3, r2
 8009868:	d00b      	beq.n	8009882 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	685b      	ldr	r3, [r3, #4]
 8009870:	4a3b      	ldr	r2, [pc, #236]	@ (8009960 <UART_AdvFeatureConfig+0x14c>)
 8009872:	4013      	ands	r3, r2
 8009874:	0019      	movs	r1, r3
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	430a      	orrs	r2, r1
 8009880:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009886:	2208      	movs	r2, #8
 8009888:	4013      	ands	r3, r2
 800988a:	d00b      	beq.n	80098a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	4a34      	ldr	r2, [pc, #208]	@ (8009964 <UART_AdvFeatureConfig+0x150>)
 8009894:	4013      	ands	r3, r2
 8009896:	0019      	movs	r1, r3
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	430a      	orrs	r2, r1
 80098a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098a8:	2210      	movs	r2, #16
 80098aa:	4013      	ands	r3, r2
 80098ac:	d00b      	beq.n	80098c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	689b      	ldr	r3, [r3, #8]
 80098b4:	4a2c      	ldr	r2, [pc, #176]	@ (8009968 <UART_AdvFeatureConfig+0x154>)
 80098b6:	4013      	ands	r3, r2
 80098b8:	0019      	movs	r1, r3
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	430a      	orrs	r2, r1
 80098c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ca:	2220      	movs	r2, #32
 80098cc:	4013      	ands	r3, r2
 80098ce:	d00b      	beq.n	80098e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	4a25      	ldr	r2, [pc, #148]	@ (800996c <UART_AdvFeatureConfig+0x158>)
 80098d8:	4013      	ands	r3, r2
 80098da:	0019      	movs	r1, r3
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	430a      	orrs	r2, r1
 80098e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ec:	2240      	movs	r2, #64	@ 0x40
 80098ee:	4013      	ands	r3, r2
 80098f0:	d01d      	beq.n	800992e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	4a1d      	ldr	r2, [pc, #116]	@ (8009970 <UART_AdvFeatureConfig+0x15c>)
 80098fa:	4013      	ands	r3, r2
 80098fc:	0019      	movs	r1, r3
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	430a      	orrs	r2, r1
 8009908:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800990e:	2380      	movs	r3, #128	@ 0x80
 8009910:	035b      	lsls	r3, r3, #13
 8009912:	429a      	cmp	r2, r3
 8009914:	d10b      	bne.n	800992e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	685b      	ldr	r3, [r3, #4]
 800991c:	4a15      	ldr	r2, [pc, #84]	@ (8009974 <UART_AdvFeatureConfig+0x160>)
 800991e:	4013      	ands	r3, r2
 8009920:	0019      	movs	r1, r3
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	430a      	orrs	r2, r1
 800992c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009932:	2280      	movs	r2, #128	@ 0x80
 8009934:	4013      	ands	r3, r2
 8009936:	d00b      	beq.n	8009950 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	685b      	ldr	r3, [r3, #4]
 800993e:	4a0e      	ldr	r2, [pc, #56]	@ (8009978 <UART_AdvFeatureConfig+0x164>)
 8009940:	4013      	ands	r3, r2
 8009942:	0019      	movs	r1, r3
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	430a      	orrs	r2, r1
 800994e:	605a      	str	r2, [r3, #4]
  }
}
 8009950:	46c0      	nop			@ (mov r8, r8)
 8009952:	46bd      	mov	sp, r7
 8009954:	b002      	add	sp, #8
 8009956:	bd80      	pop	{r7, pc}
 8009958:	fffdffff 	.word	0xfffdffff
 800995c:	fffeffff 	.word	0xfffeffff
 8009960:	fffbffff 	.word	0xfffbffff
 8009964:	ffff7fff 	.word	0xffff7fff
 8009968:	ffffefff 	.word	0xffffefff
 800996c:	ffffdfff 	.word	0xffffdfff
 8009970:	ffefffff 	.word	0xffefffff
 8009974:	ff9fffff 	.word	0xff9fffff
 8009978:	fff7ffff 	.word	0xfff7ffff

0800997c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b092      	sub	sp, #72	@ 0x48
 8009980:	af02      	add	r7, sp, #8
 8009982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2284      	movs	r2, #132	@ 0x84
 8009988:	2100      	movs	r1, #0
 800998a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800998c:	f7fc f87c 	bl	8005a88 <HAL_GetTick>
 8009990:	0003      	movs	r3, r0
 8009992:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	2208      	movs	r2, #8
 800999c:	4013      	ands	r3, r2
 800999e:	2b08      	cmp	r3, #8
 80099a0:	d12c      	bne.n	80099fc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80099a4:	2280      	movs	r2, #128	@ 0x80
 80099a6:	0391      	lsls	r1, r2, #14
 80099a8:	6878      	ldr	r0, [r7, #4]
 80099aa:	4a46      	ldr	r2, [pc, #280]	@ (8009ac4 <UART_CheckIdleState+0x148>)
 80099ac:	9200      	str	r2, [sp, #0]
 80099ae:	2200      	movs	r2, #0
 80099b0:	f000 f88c 	bl	8009acc <UART_WaitOnFlagUntilTimeout>
 80099b4:	1e03      	subs	r3, r0, #0
 80099b6:	d021      	beq.n	80099fc <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80099b8:	f3ef 8310 	mrs	r3, PRIMASK
 80099bc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80099be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80099c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80099c2:	2301      	movs	r3, #1
 80099c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099c8:	f383 8810 	msr	PRIMASK, r3
}
 80099cc:	46c0      	nop			@ (mov r8, r8)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2180      	movs	r1, #128	@ 0x80
 80099da:	438a      	bics	r2, r1
 80099dc:	601a      	str	r2, [r3, #0]
 80099de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80099e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099e4:	f383 8810 	msr	PRIMASK, r3
}
 80099e8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	2220      	movs	r2, #32
 80099ee:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2278      	movs	r2, #120	@ 0x78
 80099f4:	2100      	movs	r1, #0
 80099f6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80099f8:	2303      	movs	r3, #3
 80099fa:	e05f      	b.n	8009abc <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	2204      	movs	r2, #4
 8009a04:	4013      	ands	r3, r2
 8009a06:	2b04      	cmp	r3, #4
 8009a08:	d146      	bne.n	8009a98 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009a0c:	2280      	movs	r2, #128	@ 0x80
 8009a0e:	03d1      	lsls	r1, r2, #15
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	4a2c      	ldr	r2, [pc, #176]	@ (8009ac4 <UART_CheckIdleState+0x148>)
 8009a14:	9200      	str	r2, [sp, #0]
 8009a16:	2200      	movs	r2, #0
 8009a18:	f000 f858 	bl	8009acc <UART_WaitOnFlagUntilTimeout>
 8009a1c:	1e03      	subs	r3, r0, #0
 8009a1e:	d03b      	beq.n	8009a98 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a20:	f3ef 8310 	mrs	r3, PRIMASK
 8009a24:	60fb      	str	r3, [r7, #12]
  return(result);
 8009a26:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	f383 8810 	msr	PRIMASK, r3
}
 8009a34:	46c0      	nop			@ (mov r8, r8)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	681a      	ldr	r2, [r3, #0]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4921      	ldr	r1, [pc, #132]	@ (8009ac8 <UART_CheckIdleState+0x14c>)
 8009a42:	400a      	ands	r2, r1
 8009a44:	601a      	str	r2, [r3, #0]
 8009a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	f383 8810 	msr	PRIMASK, r3
}
 8009a50:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a52:	f3ef 8310 	mrs	r3, PRIMASK
 8009a56:	61bb      	str	r3, [r7, #24]
  return(result);
 8009a58:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a5a:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a60:	69fb      	ldr	r3, [r7, #28]
 8009a62:	f383 8810 	msr	PRIMASK, r3
}
 8009a66:	46c0      	nop			@ (mov r8, r8)
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	689a      	ldr	r2, [r3, #8]
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	2101      	movs	r1, #1
 8009a74:	438a      	bics	r2, r1
 8009a76:	609a      	str	r2, [r3, #8]
 8009a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a7c:	6a3b      	ldr	r3, [r7, #32]
 8009a7e:	f383 8810 	msr	PRIMASK, r3
}
 8009a82:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	2280      	movs	r2, #128	@ 0x80
 8009a88:	2120      	movs	r1, #32
 8009a8a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2278      	movs	r2, #120	@ 0x78
 8009a90:	2100      	movs	r1, #0
 8009a92:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a94:	2303      	movs	r3, #3
 8009a96:	e011      	b.n	8009abc <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2220      	movs	r2, #32
 8009a9c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2280      	movs	r2, #128	@ 0x80
 8009aa2:	2120      	movs	r1, #32
 8009aa4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2200      	movs	r2, #0
 8009ab0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2278      	movs	r2, #120	@ 0x78
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009aba:	2300      	movs	r3, #0
}
 8009abc:	0018      	movs	r0, r3
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	b010      	add	sp, #64	@ 0x40
 8009ac2:	bd80      	pop	{r7, pc}
 8009ac4:	01ffffff 	.word	0x01ffffff
 8009ac8:	fffffedf 	.word	0xfffffedf

08009acc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b084      	sub	sp, #16
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	60f8      	str	r0, [r7, #12]
 8009ad4:	60b9      	str	r1, [r7, #8]
 8009ad6:	603b      	str	r3, [r7, #0]
 8009ad8:	1dfb      	adds	r3, r7, #7
 8009ada:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009adc:	e04b      	b.n	8009b76 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009ade:	69bb      	ldr	r3, [r7, #24]
 8009ae0:	3301      	adds	r3, #1
 8009ae2:	d048      	beq.n	8009b76 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009ae4:	f7fb ffd0 	bl	8005a88 <HAL_GetTick>
 8009ae8:	0002      	movs	r2, r0
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	1ad3      	subs	r3, r2, r3
 8009aee:	69ba      	ldr	r2, [r7, #24]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d302      	bcc.n	8009afa <UART_WaitOnFlagUntilTimeout+0x2e>
 8009af4:	69bb      	ldr	r3, [r7, #24]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d101      	bne.n	8009afe <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8009afa:	2303      	movs	r3, #3
 8009afc:	e04b      	b.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	2204      	movs	r2, #4
 8009b06:	4013      	ands	r3, r2
 8009b08:	d035      	beq.n	8009b76 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	69db      	ldr	r3, [r3, #28]
 8009b10:	2208      	movs	r2, #8
 8009b12:	4013      	ands	r3, r2
 8009b14:	2b08      	cmp	r3, #8
 8009b16:	d111      	bne.n	8009b3c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2208      	movs	r2, #8
 8009b1e:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	0018      	movs	r0, r3
 8009b24:	f000 f906 	bl	8009d34 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	2284      	movs	r2, #132	@ 0x84
 8009b2c:	2108      	movs	r1, #8
 8009b2e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	2278      	movs	r2, #120	@ 0x78
 8009b34:	2100      	movs	r1, #0
 8009b36:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e02c      	b.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	69da      	ldr	r2, [r3, #28]
 8009b42:	2380      	movs	r3, #128	@ 0x80
 8009b44:	011b      	lsls	r3, r3, #4
 8009b46:	401a      	ands	r2, r3
 8009b48:	2380      	movs	r3, #128	@ 0x80
 8009b4a:	011b      	lsls	r3, r3, #4
 8009b4c:	429a      	cmp	r2, r3
 8009b4e:	d112      	bne.n	8009b76 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	2280      	movs	r2, #128	@ 0x80
 8009b56:	0112      	lsls	r2, r2, #4
 8009b58:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	0018      	movs	r0, r3
 8009b5e:	f000 f8e9 	bl	8009d34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	2284      	movs	r2, #132	@ 0x84
 8009b66:	2120      	movs	r1, #32
 8009b68:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2278      	movs	r2, #120	@ 0x78
 8009b6e:	2100      	movs	r1, #0
 8009b70:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8009b72:	2303      	movs	r3, #3
 8009b74:	e00f      	b.n	8009b96 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	69db      	ldr	r3, [r3, #28]
 8009b7c:	68ba      	ldr	r2, [r7, #8]
 8009b7e:	4013      	ands	r3, r2
 8009b80:	68ba      	ldr	r2, [r7, #8]
 8009b82:	1ad3      	subs	r3, r2, r3
 8009b84:	425a      	negs	r2, r3
 8009b86:	4153      	adcs	r3, r2
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	001a      	movs	r2, r3
 8009b8c:	1dfb      	adds	r3, r7, #7
 8009b8e:	781b      	ldrb	r3, [r3, #0]
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d0a4      	beq.n	8009ade <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b94:	2300      	movs	r3, #0
}
 8009b96:	0018      	movs	r0, r3
 8009b98:	46bd      	mov	sp, r7
 8009b9a:	b004      	add	sp, #16
 8009b9c:	bd80      	pop	{r7, pc}
	...

08009ba0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b090      	sub	sp, #64	@ 0x40
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	60f8      	str	r0, [r7, #12]
 8009ba8:	60b9      	str	r1, [r7, #8]
 8009baa:	1dbb      	adds	r3, r7, #6
 8009bac:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	68ba      	ldr	r2, [r7, #8]
 8009bb2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	1dba      	adds	r2, r7, #6
 8009bb8:	2158      	movs	r1, #88	@ 0x58
 8009bba:	8812      	ldrh	r2, [r2, #0]
 8009bbc:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	1dba      	adds	r2, r7, #6
 8009bc2:	215a      	movs	r1, #90	@ 0x5a
 8009bc4:	8812      	ldrh	r2, [r2, #0]
 8009bc6:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	689a      	ldr	r2, [r3, #8]
 8009bd2:	2380      	movs	r3, #128	@ 0x80
 8009bd4:	015b      	lsls	r3, r3, #5
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	d10d      	bne.n	8009bf6 <UART_Start_Receive_IT+0x56>
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	691b      	ldr	r3, [r3, #16]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d104      	bne.n	8009bec <UART_Start_Receive_IT+0x4c>
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	225c      	movs	r2, #92	@ 0x5c
 8009be6:	4950      	ldr	r1, [pc, #320]	@ (8009d28 <UART_Start_Receive_IT+0x188>)
 8009be8:	5299      	strh	r1, [r3, r2]
 8009bea:	e02e      	b.n	8009c4a <UART_Start_Receive_IT+0xaa>
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	225c      	movs	r2, #92	@ 0x5c
 8009bf0:	21ff      	movs	r1, #255	@ 0xff
 8009bf2:	5299      	strh	r1, [r3, r2]
 8009bf4:	e029      	b.n	8009c4a <UART_Start_Receive_IT+0xaa>
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	689b      	ldr	r3, [r3, #8]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d10d      	bne.n	8009c1a <UART_Start_Receive_IT+0x7a>
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	691b      	ldr	r3, [r3, #16]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d104      	bne.n	8009c10 <UART_Start_Receive_IT+0x70>
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	225c      	movs	r2, #92	@ 0x5c
 8009c0a:	21ff      	movs	r1, #255	@ 0xff
 8009c0c:	5299      	strh	r1, [r3, r2]
 8009c0e:	e01c      	b.n	8009c4a <UART_Start_Receive_IT+0xaa>
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	225c      	movs	r2, #92	@ 0x5c
 8009c14:	217f      	movs	r1, #127	@ 0x7f
 8009c16:	5299      	strh	r1, [r3, r2]
 8009c18:	e017      	b.n	8009c4a <UART_Start_Receive_IT+0xaa>
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	689a      	ldr	r2, [r3, #8]
 8009c1e:	2380      	movs	r3, #128	@ 0x80
 8009c20:	055b      	lsls	r3, r3, #21
 8009c22:	429a      	cmp	r2, r3
 8009c24:	d10d      	bne.n	8009c42 <UART_Start_Receive_IT+0xa2>
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	691b      	ldr	r3, [r3, #16]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d104      	bne.n	8009c38 <UART_Start_Receive_IT+0x98>
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	225c      	movs	r2, #92	@ 0x5c
 8009c32:	217f      	movs	r1, #127	@ 0x7f
 8009c34:	5299      	strh	r1, [r3, r2]
 8009c36:	e008      	b.n	8009c4a <UART_Start_Receive_IT+0xaa>
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	225c      	movs	r2, #92	@ 0x5c
 8009c3c:	213f      	movs	r1, #63	@ 0x3f
 8009c3e:	5299      	strh	r1, [r3, r2]
 8009c40:	e003      	b.n	8009c4a <UART_Start_Receive_IT+0xaa>
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	225c      	movs	r2, #92	@ 0x5c
 8009c46:	2100      	movs	r1, #0
 8009c48:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2284      	movs	r2, #132	@ 0x84
 8009c4e:	2100      	movs	r1, #0
 8009c50:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2280      	movs	r2, #128	@ 0x80
 8009c56:	2122      	movs	r1, #34	@ 0x22
 8009c58:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c5a:	f3ef 8310 	mrs	r3, PRIMASK
 8009c5e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8009c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c64:	2301      	movs	r3, #1
 8009c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c6a:	f383 8810 	msr	PRIMASK, r3
}
 8009c6e:	46c0      	nop			@ (mov r8, r8)
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	689a      	ldr	r2, [r3, #8]
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	2101      	movs	r1, #1
 8009c7c:	430a      	orrs	r2, r1
 8009c7e:	609a      	str	r2, [r3, #8]
 8009c80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c82:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c86:	f383 8810 	msr	PRIMASK, r3
}
 8009c8a:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	689a      	ldr	r2, [r3, #8]
 8009c90:	2380      	movs	r3, #128	@ 0x80
 8009c92:	015b      	lsls	r3, r3, #5
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d107      	bne.n	8009ca8 <UART_Start_Receive_IT+0x108>
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	691b      	ldr	r3, [r3, #16]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d103      	bne.n	8009ca8 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	4a22      	ldr	r2, [pc, #136]	@ (8009d2c <UART_Start_Receive_IT+0x18c>)
 8009ca4:	669a      	str	r2, [r3, #104]	@ 0x68
 8009ca6:	e002      	b.n	8009cae <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	4a21      	ldr	r2, [pc, #132]	@ (8009d30 <UART_Start_Receive_IT+0x190>)
 8009cac:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	691b      	ldr	r3, [r3, #16]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d019      	beq.n	8009cea <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cb6:	f3ef 8310 	mrs	r3, PRIMASK
 8009cba:	61fb      	str	r3, [r7, #28]
  return(result);
 8009cbc:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009cbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cc4:	6a3b      	ldr	r3, [r7, #32]
 8009cc6:	f383 8810 	msr	PRIMASK, r3
}
 8009cca:	46c0      	nop			@ (mov r8, r8)
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	681a      	ldr	r2, [r3, #0]
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	2190      	movs	r1, #144	@ 0x90
 8009cd8:	0049      	lsls	r1, r1, #1
 8009cda:	430a      	orrs	r2, r1
 8009cdc:	601a      	str	r2, [r3, #0]
 8009cde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ce0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ce4:	f383 8810 	msr	PRIMASK, r3
}
 8009ce8:	e018      	b.n	8009d1c <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009cea:	f3ef 8310 	mrs	r3, PRIMASK
 8009cee:	613b      	str	r3, [r7, #16]
  return(result);
 8009cf0:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009cf2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009cf4:	2301      	movs	r3, #1
 8009cf6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009cf8:	697b      	ldr	r3, [r7, #20]
 8009cfa:	f383 8810 	msr	PRIMASK, r3
}
 8009cfe:	46c0      	nop			@ (mov r8, r8)
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	681a      	ldr	r2, [r3, #0]
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2120      	movs	r1, #32
 8009d0c:	430a      	orrs	r2, r1
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d12:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d14:	69bb      	ldr	r3, [r7, #24]
 8009d16:	f383 8810 	msr	PRIMASK, r3
}
 8009d1a:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	0018      	movs	r0, r3
 8009d20:	46bd      	mov	sp, r7
 8009d22:	b010      	add	sp, #64	@ 0x40
 8009d24:	bd80      	pop	{r7, pc}
 8009d26:	46c0      	nop			@ (mov r8, r8)
 8009d28:	000001ff 	.word	0x000001ff
 8009d2c:	0800a045 	.word	0x0800a045
 8009d30:	08009e81 	.word	0x08009e81

08009d34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009d34:	b580      	push	{r7, lr}
 8009d36:	b08e      	sub	sp, #56	@ 0x38
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d3c:	f3ef 8310 	mrs	r3, PRIMASK
 8009d40:	617b      	str	r3, [r7, #20]
  return(result);
 8009d42:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009d44:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d46:	2301      	movs	r3, #1
 8009d48:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d4a:	69bb      	ldr	r3, [r7, #24]
 8009d4c:	f383 8810 	msr	PRIMASK, r3
}
 8009d50:	46c0      	nop			@ (mov r8, r8)
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4926      	ldr	r1, [pc, #152]	@ (8009df8 <UART_EndRxTransfer+0xc4>)
 8009d5e:	400a      	ands	r2, r1
 8009d60:	601a      	str	r2, [r3, #0]
 8009d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d66:	69fb      	ldr	r3, [r7, #28]
 8009d68:	f383 8810 	msr	PRIMASK, r3
}
 8009d6c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009d6e:	f3ef 8310 	mrs	r3, PRIMASK
 8009d72:	623b      	str	r3, [r7, #32]
  return(result);
 8009d74:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d76:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d78:	2301      	movs	r3, #1
 8009d7a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d7e:	f383 8810 	msr	PRIMASK, r3
}
 8009d82:	46c0      	nop			@ (mov r8, r8)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	689a      	ldr	r2, [r3, #8]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	2101      	movs	r1, #1
 8009d90:	438a      	bics	r2, r1
 8009d92:	609a      	str	r2, [r3, #8]
 8009d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d96:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d9a:	f383 8810 	msr	PRIMASK, r3
}
 8009d9e:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d118      	bne.n	8009dda <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009da8:	f3ef 8310 	mrs	r3, PRIMASK
 8009dac:	60bb      	str	r3, [r7, #8]
  return(result);
 8009dae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009db2:	2301      	movs	r3, #1
 8009db4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	f383 8810 	msr	PRIMASK, r3
}
 8009dbc:	46c0      	nop			@ (mov r8, r8)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	681a      	ldr	r2, [r3, #0]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	2110      	movs	r1, #16
 8009dca:	438a      	bics	r2, r1
 8009dcc:	601a      	str	r2, [r3, #0]
 8009dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dd0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	f383 8810 	msr	PRIMASK, r3
}
 8009dd8:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	2280      	movs	r2, #128	@ 0x80
 8009dde:	2120      	movs	r1, #32
 8009de0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	2200      	movs	r2, #0
 8009de6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2200      	movs	r2, #0
 8009dec:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009dee:	46c0      	nop			@ (mov r8, r8)
 8009df0:	46bd      	mov	sp, r7
 8009df2:	b00e      	add	sp, #56	@ 0x38
 8009df4:	bd80      	pop	{r7, pc}
 8009df6:	46c0      	nop			@ (mov r8, r8)
 8009df8:	fffffedf 	.word	0xfffffedf

08009dfc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e08:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	225a      	movs	r2, #90	@ 0x5a
 8009e0e:	2100      	movs	r1, #0
 8009e10:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2252      	movs	r2, #82	@ 0x52
 8009e16:	2100      	movs	r1, #0
 8009e18:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	0018      	movs	r0, r3
 8009e1e:	f7fb fa69 	bl	80052f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e22:	46c0      	nop			@ (mov r8, r8)
 8009e24:	46bd      	mov	sp, r7
 8009e26:	b004      	add	sp, #16
 8009e28:	bd80      	pop	{r7, pc}

08009e2a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009e2a:	b580      	push	{r7, lr}
 8009e2c:	b086      	sub	sp, #24
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009e32:	f3ef 8310 	mrs	r3, PRIMASK
 8009e36:	60bb      	str	r3, [r7, #8]
  return(result);
 8009e38:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009e3a:	617b      	str	r3, [r7, #20]
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f383 8810 	msr	PRIMASK, r3
}
 8009e46:	46c0      	nop			@ (mov r8, r8)
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	2140      	movs	r1, #64	@ 0x40
 8009e54:	438a      	bics	r2, r1
 8009e56:	601a      	str	r2, [r3, #0]
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009e5c:	693b      	ldr	r3, [r7, #16]
 8009e5e:	f383 8810 	msr	PRIMASK, r3
}
 8009e62:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2220      	movs	r2, #32
 8009e68:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	0018      	movs	r0, r3
 8009e74:	f7ff fa74 	bl	8009360 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e78:	46c0      	nop			@ (mov r8, r8)
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	b006      	add	sp, #24
 8009e7e:	bd80      	pop	{r7, pc}

08009e80 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b094      	sub	sp, #80	@ 0x50
 8009e84:	af00      	add	r7, sp, #0
 8009e86:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009e88:	204e      	movs	r0, #78	@ 0x4e
 8009e8a:	183b      	adds	r3, r7, r0
 8009e8c:	687a      	ldr	r2, [r7, #4]
 8009e8e:	215c      	movs	r1, #92	@ 0x5c
 8009e90:	5a52      	ldrh	r2, [r2, r1]
 8009e92:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2280      	movs	r2, #128	@ 0x80
 8009e98:	589b      	ldr	r3, [r3, r2]
 8009e9a:	2b22      	cmp	r3, #34	@ 0x22
 8009e9c:	d000      	beq.n	8009ea0 <UART_RxISR_8BIT+0x20>
 8009e9e:	e0bf      	b.n	800a020 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ea6:	214c      	movs	r1, #76	@ 0x4c
 8009ea8:	187b      	adds	r3, r7, r1
 8009eaa:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009eac:	187b      	adds	r3, r7, r1
 8009eae:	881b      	ldrh	r3, [r3, #0]
 8009eb0:	b2da      	uxtb	r2, r3
 8009eb2:	183b      	adds	r3, r7, r0
 8009eb4:	881b      	ldrh	r3, [r3, #0]
 8009eb6:	b2d9      	uxtb	r1, r3
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ebc:	400a      	ands	r2, r1
 8009ebe:	b2d2      	uxtb	r2, r2
 8009ec0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ec6:	1c5a      	adds	r2, r3, #1
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	225a      	movs	r2, #90	@ 0x5a
 8009ed0:	5a9b      	ldrh	r3, [r3, r2]
 8009ed2:	b29b      	uxth	r3, r3
 8009ed4:	3b01      	subs	r3, #1
 8009ed6:	b299      	uxth	r1, r3
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	225a      	movs	r2, #90	@ 0x5a
 8009edc:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	225a      	movs	r2, #90	@ 0x5a
 8009ee2:	5a9b      	ldrh	r3, [r3, r2]
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d000      	beq.n	8009eec <UART_RxISR_8BIT+0x6c>
 8009eea:	e0a1      	b.n	800a030 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009eec:	f3ef 8310 	mrs	r3, PRIMASK
 8009ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8009ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009efc:	f383 8810 	msr	PRIMASK, r3
}
 8009f00:	46c0      	nop			@ (mov r8, r8)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	681a      	ldr	r2, [r3, #0]
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	494a      	ldr	r1, [pc, #296]	@ (800a038 <UART_RxISR_8BIT+0x1b8>)
 8009f0e:	400a      	ands	r2, r1
 8009f10:	601a      	str	r2, [r3, #0]
 8009f12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f18:	f383 8810 	msr	PRIMASK, r3
}
 8009f1c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f1e:	f3ef 8310 	mrs	r3, PRIMASK
 8009f22:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f26:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f28:	2301      	movs	r3, #1
 8009f2a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f2e:	f383 8810 	msr	PRIMASK, r3
}
 8009f32:	46c0      	nop			@ (mov r8, r8)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	689a      	ldr	r2, [r3, #8]
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	2101      	movs	r1, #1
 8009f40:	438a      	bics	r2, r1
 8009f42:	609a      	str	r2, [r3, #8]
 8009f44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f46:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4a:	f383 8810 	msr	PRIMASK, r3
}
 8009f4e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	2280      	movs	r2, #128	@ 0x80
 8009f54:	2120      	movs	r1, #32
 8009f56:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	2200      	movs	r2, #0
 8009f62:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a34      	ldr	r2, [pc, #208]	@ (800a03c <UART_RxISR_8BIT+0x1bc>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d01f      	beq.n	8009fae <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	685a      	ldr	r2, [r3, #4]
 8009f74:	2380      	movs	r3, #128	@ 0x80
 8009f76:	041b      	lsls	r3, r3, #16
 8009f78:	4013      	ands	r3, r2
 8009f7a:	d018      	beq.n	8009fae <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8009f80:	61bb      	str	r3, [r7, #24]
  return(result);
 8009f82:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009f84:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f86:	2301      	movs	r3, #1
 8009f88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009f8a:	69fb      	ldr	r3, [r7, #28]
 8009f8c:	f383 8810 	msr	PRIMASK, r3
}
 8009f90:	46c0      	nop			@ (mov r8, r8)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	681a      	ldr	r2, [r3, #0]
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4928      	ldr	r1, [pc, #160]	@ (800a040 <UART_RxISR_8BIT+0x1c0>)
 8009f9e:	400a      	ands	r2, r1
 8009fa0:	601a      	str	r2, [r3, #0]
 8009fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009fa4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fa6:	6a3b      	ldr	r3, [r7, #32]
 8009fa8:	f383 8810 	msr	PRIMASK, r3
}
 8009fac:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d12f      	bne.n	800a016 <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009fbc:	f3ef 8310 	mrs	r3, PRIMASK
 8009fc0:	60fb      	str	r3, [r7, #12]
  return(result);
 8009fc2:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009fc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fca:	693b      	ldr	r3, [r7, #16]
 8009fcc:	f383 8810 	msr	PRIMASK, r3
}
 8009fd0:	46c0      	nop			@ (mov r8, r8)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	681a      	ldr	r2, [r3, #0]
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	2110      	movs	r1, #16
 8009fde:	438a      	bics	r2, r1
 8009fe0:	601a      	str	r2, [r3, #0]
 8009fe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009fe4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009fe6:	697b      	ldr	r3, [r7, #20]
 8009fe8:	f383 8810 	msr	PRIMASK, r3
}
 8009fec:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	69db      	ldr	r3, [r3, #28]
 8009ff4:	2210      	movs	r2, #16
 8009ff6:	4013      	ands	r3, r2
 8009ff8:	2b10      	cmp	r3, #16
 8009ffa:	d103      	bne.n	800a004 <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	2210      	movs	r2, #16
 800a002:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2258      	movs	r2, #88	@ 0x58
 800a008:	5a9a      	ldrh	r2, [r3, r2]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	0011      	movs	r1, r2
 800a00e:	0018      	movs	r0, r3
 800a010:	f7fb f93e 	bl	8005290 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a014:	e00c      	b.n	800a030 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	0018      	movs	r0, r3
 800a01a:	f7ff f9a9 	bl	8009370 <HAL_UART_RxCpltCallback>
}
 800a01e:	e007      	b.n	800a030 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	699a      	ldr	r2, [r3, #24]
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2108      	movs	r1, #8
 800a02c:	430a      	orrs	r2, r1
 800a02e:	619a      	str	r2, [r3, #24]
}
 800a030:	46c0      	nop			@ (mov r8, r8)
 800a032:	46bd      	mov	sp, r7
 800a034:	b014      	add	sp, #80	@ 0x50
 800a036:	bd80      	pop	{r7, pc}
 800a038:	fffffedf 	.word	0xfffffedf
 800a03c:	40004800 	.word	0x40004800
 800a040:	fbffffff 	.word	0xfbffffff

0800a044 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b094      	sub	sp, #80	@ 0x50
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800a04c:	204e      	movs	r0, #78	@ 0x4e
 800a04e:	183b      	adds	r3, r7, r0
 800a050:	687a      	ldr	r2, [r7, #4]
 800a052:	215c      	movs	r1, #92	@ 0x5c
 800a054:	5a52      	ldrh	r2, [r2, r1]
 800a056:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	2280      	movs	r2, #128	@ 0x80
 800a05c:	589b      	ldr	r3, [r3, r2]
 800a05e:	2b22      	cmp	r3, #34	@ 0x22
 800a060:	d000      	beq.n	800a064 <UART_RxISR_16BIT+0x20>
 800a062:	e0bf      	b.n	800a1e4 <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a06a:	214c      	movs	r1, #76	@ 0x4c
 800a06c:	187b      	adds	r3, r7, r1
 800a06e:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a074:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 800a076:	187b      	adds	r3, r7, r1
 800a078:	183a      	adds	r2, r7, r0
 800a07a:	881b      	ldrh	r3, [r3, #0]
 800a07c:	8812      	ldrh	r2, [r2, #0]
 800a07e:	4013      	ands	r3, r2
 800a080:	b29a      	uxth	r2, r3
 800a082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a084:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a08a:	1c9a      	adds	r2, r3, #2
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	225a      	movs	r2, #90	@ 0x5a
 800a094:	5a9b      	ldrh	r3, [r3, r2]
 800a096:	b29b      	uxth	r3, r3
 800a098:	3b01      	subs	r3, #1
 800a09a:	b299      	uxth	r1, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	225a      	movs	r2, #90	@ 0x5a
 800a0a0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	225a      	movs	r2, #90	@ 0x5a
 800a0a6:	5a9b      	ldrh	r3, [r3, r2]
 800a0a8:	b29b      	uxth	r3, r3
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d000      	beq.n	800a0b0 <UART_RxISR_16BIT+0x6c>
 800a0ae:	e0a1      	b.n	800a1f4 <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0b0:	f3ef 8310 	mrs	r3, PRIMASK
 800a0b4:	623b      	str	r3, [r7, #32]
  return(result);
 800a0b6:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a0b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c0:	f383 8810 	msr	PRIMASK, r3
}
 800a0c4:	46c0      	nop			@ (mov r8, r8)
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	494a      	ldr	r1, [pc, #296]	@ (800a1fc <UART_RxISR_16BIT+0x1b8>)
 800a0d2:	400a      	ands	r2, r1
 800a0d4:	601a      	str	r2, [r3, #0]
 800a0d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0dc:	f383 8810 	msr	PRIMASK, r3
}
 800a0e0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a0e2:	f3ef 8310 	mrs	r3, PRIMASK
 800a0e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800a0e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a0f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f2:	f383 8810 	msr	PRIMASK, r3
}
 800a0f6:	46c0      	nop			@ (mov r8, r8)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	689a      	ldr	r2, [r3, #8]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	2101      	movs	r1, #1
 800a104:	438a      	bics	r2, r1
 800a106:	609a      	str	r2, [r3, #8]
 800a108:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a10a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a10c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a10e:	f383 8810 	msr	PRIMASK, r3
}
 800a112:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2280      	movs	r2, #128	@ 0x80
 800a118:	2120      	movs	r1, #32
 800a11a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	2200      	movs	r2, #0
 800a120:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	4a34      	ldr	r2, [pc, #208]	@ (800a200 <UART_RxISR_16BIT+0x1bc>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d01f      	beq.n	800a172 <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	685a      	ldr	r2, [r3, #4]
 800a138:	2380      	movs	r3, #128	@ 0x80
 800a13a:	041b      	lsls	r3, r3, #16
 800a13c:	4013      	ands	r3, r2
 800a13e:	d018      	beq.n	800a172 <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a140:	f3ef 8310 	mrs	r3, PRIMASK
 800a144:	617b      	str	r3, [r7, #20]
  return(result);
 800a146:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a148:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a14a:	2301      	movs	r3, #1
 800a14c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a14e:	69bb      	ldr	r3, [r7, #24]
 800a150:	f383 8810 	msr	PRIMASK, r3
}
 800a154:	46c0      	nop			@ (mov r8, r8)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	4928      	ldr	r1, [pc, #160]	@ (800a204 <UART_RxISR_16BIT+0x1c0>)
 800a162:	400a      	ands	r2, r1
 800a164:	601a      	str	r2, [r3, #0]
 800a166:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a168:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a16a:	69fb      	ldr	r3, [r7, #28]
 800a16c:	f383 8810 	msr	PRIMASK, r3
}
 800a170:	46c0      	nop			@ (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a176:	2b01      	cmp	r3, #1
 800a178:	d12f      	bne.n	800a1da <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2200      	movs	r2, #0
 800a17e:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a180:	f3ef 8310 	mrs	r3, PRIMASK
 800a184:	60bb      	str	r3, [r7, #8]
  return(result);
 800a186:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a188:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a18a:	2301      	movs	r3, #1
 800a18c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	f383 8810 	msr	PRIMASK, r3
}
 800a194:	46c0      	nop			@ (mov r8, r8)
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	681a      	ldr	r2, [r3, #0]
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2110      	movs	r1, #16
 800a1a2:	438a      	bics	r2, r1
 800a1a4:	601a      	str	r2, [r3, #0]
 800a1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	f383 8810 	msr	PRIMASK, r3
}
 800a1b0:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	69db      	ldr	r3, [r3, #28]
 800a1b8:	2210      	movs	r2, #16
 800a1ba:	4013      	ands	r3, r2
 800a1bc:	2b10      	cmp	r3, #16
 800a1be:	d103      	bne.n	800a1c8 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	2210      	movs	r2, #16
 800a1c6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	2258      	movs	r2, #88	@ 0x58
 800a1cc:	5a9a      	ldrh	r2, [r3, r2]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	0011      	movs	r1, r2
 800a1d2:	0018      	movs	r0, r3
 800a1d4:	f7fb f85c 	bl	8005290 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a1d8:	e00c      	b.n	800a1f4 <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	0018      	movs	r0, r3
 800a1de:	f7ff f8c7 	bl	8009370 <HAL_UART_RxCpltCallback>
}
 800a1e2:	e007      	b.n	800a1f4 <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	699a      	ldr	r2, [r3, #24]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	2108      	movs	r1, #8
 800a1f0:	430a      	orrs	r2, r1
 800a1f2:	619a      	str	r2, [r3, #24]
}
 800a1f4:	46c0      	nop			@ (mov r8, r8)
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	b014      	add	sp, #80	@ 0x50
 800a1fa:	bd80      	pop	{r7, pc}
 800a1fc:	fffffedf 	.word	0xfffffedf
 800a200:	40004800 	.word	0x40004800
 800a204:	fbffffff 	.word	0xfbffffff

0800a208 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a208:	b580      	push	{r7, lr}
 800a20a:	b082      	sub	sp, #8
 800a20c:	af00      	add	r7, sp, #0
 800a20e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a210:	46c0      	nop			@ (mov r8, r8)
 800a212:	46bd      	mov	sp, r7
 800a214:	b002      	add	sp, #8
 800a216:	bd80      	pop	{r7, pc}

0800a218 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a218:	b5b0      	push	{r4, r5, r7, lr}
 800a21a:	b08a      	sub	sp, #40	@ 0x28
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	1dbb      	adds	r3, r7, #6
 800a224:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	2280      	movs	r2, #128	@ 0x80
 800a22a:	589b      	ldr	r3, [r3, r2]
 800a22c:	2b20      	cmp	r3, #32
 800a22e:	d156      	bne.n	800a2de <HAL_UARTEx_ReceiveToIdle_IT+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d003      	beq.n	800a23e <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800a236:	1dbb      	adds	r3, r7, #6
 800a238:	881b      	ldrh	r3, [r3, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d101      	bne.n	800a242 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	e04e      	b.n	800a2e0 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data to be received from RDR will be
       handled through a uint16_t cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	689a      	ldr	r2, [r3, #8]
 800a246:	2380      	movs	r3, #128	@ 0x80
 800a248:	015b      	lsls	r3, r3, #5
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d109      	bne.n	800a262 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	691b      	ldr	r3, [r3, #16]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d105      	bne.n	800a262 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800a256:	68bb      	ldr	r3, [r7, #8]
 800a258:	2201      	movs	r2, #1
 800a25a:	4013      	ands	r3, r2
 800a25c:	d001      	beq.n	800a262 <HAL_UARTEx_ReceiveToIdle_IT+0x4a>
      {
        return  HAL_ERROR;
 800a25e:	2301      	movs	r3, #1
 800a260:	e03e      	b.n	800a2e0 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	2201      	movs	r2, #1
 800a266:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	2200      	movs	r2, #0
 800a26c:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800a26e:	2527      	movs	r5, #39	@ 0x27
 800a270:	197c      	adds	r4, r7, r5
 800a272:	1dbb      	adds	r3, r7, #6
 800a274:	881a      	ldrh	r2, [r3, #0]
 800a276:	68b9      	ldr	r1, [r7, #8]
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	0018      	movs	r0, r3
 800a27c:	f7ff fc90 	bl	8009ba0 <UART_Start_Receive_IT>
 800a280:	0003      	movs	r3, r0
 800a282:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800a284:	197b      	adds	r3, r7, r5
 800a286:	781b      	ldrb	r3, [r3, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d124      	bne.n	800a2d6 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a290:	2b01      	cmp	r3, #1
 800a292:	d11c      	bne.n	800a2ce <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	2210      	movs	r2, #16
 800a29a:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a29c:	f3ef 8310 	mrs	r3, PRIMASK
 800a2a0:	617b      	str	r3, [r7, #20]
  return(result);
 800a2a2:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2a4:	623b      	str	r3, [r7, #32]
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2aa:	69bb      	ldr	r3, [r7, #24]
 800a2ac:	f383 8810 	msr	PRIMASK, r3
}
 800a2b0:	46c0      	nop			@ (mov r8, r8)
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	681a      	ldr	r2, [r3, #0]
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	2110      	movs	r1, #16
 800a2be:	430a      	orrs	r2, r1
 800a2c0:	601a      	str	r2, [r3, #0]
 800a2c2:	6a3b      	ldr	r3, [r7, #32]
 800a2c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a2c6:	69fb      	ldr	r3, [r7, #28]
 800a2c8:	f383 8810 	msr	PRIMASK, r3
}
 800a2cc:	e003      	b.n	800a2d6 <HAL_UARTEx_ReceiveToIdle_IT+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800a2ce:	2327      	movs	r3, #39	@ 0x27
 800a2d0:	18fb      	adds	r3, r7, r3
 800a2d2:	2201      	movs	r2, #1
 800a2d4:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 800a2d6:	2327      	movs	r3, #39	@ 0x27
 800a2d8:	18fb      	adds	r3, r7, r3
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	e000      	b.n	800a2e0 <HAL_UARTEx_ReceiveToIdle_IT+0xc8>
  }
  else
  {
    return HAL_BUSY;
 800a2de:	2302      	movs	r3, #2
  }
}
 800a2e0:	0018      	movs	r0, r3
 800a2e2:	46bd      	mov	sp, r7
 800a2e4:	b00a      	add	sp, #40	@ 0x28
 800a2e6:	bdb0      	pop	{r4, r5, r7, pc}

0800a2e8 <__cvt>:
 800a2e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2ea:	001f      	movs	r7, r3
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	0016      	movs	r6, r2
 800a2f0:	b08b      	sub	sp, #44	@ 0x2c
 800a2f2:	429f      	cmp	r7, r3
 800a2f4:	da04      	bge.n	800a300 <__cvt+0x18>
 800a2f6:	2180      	movs	r1, #128	@ 0x80
 800a2f8:	0609      	lsls	r1, r1, #24
 800a2fa:	187b      	adds	r3, r7, r1
 800a2fc:	001f      	movs	r7, r3
 800a2fe:	232d      	movs	r3, #45	@ 0x2d
 800a300:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a302:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800a304:	7013      	strb	r3, [r2, #0]
 800a306:	2320      	movs	r3, #32
 800a308:	2203      	movs	r2, #3
 800a30a:	439d      	bics	r5, r3
 800a30c:	2d46      	cmp	r5, #70	@ 0x46
 800a30e:	d007      	beq.n	800a320 <__cvt+0x38>
 800a310:	002b      	movs	r3, r5
 800a312:	3b45      	subs	r3, #69	@ 0x45
 800a314:	4259      	negs	r1, r3
 800a316:	414b      	adcs	r3, r1
 800a318:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800a31a:	3a01      	subs	r2, #1
 800a31c:	18cb      	adds	r3, r1, r3
 800a31e:	9310      	str	r3, [sp, #64]	@ 0x40
 800a320:	ab09      	add	r3, sp, #36	@ 0x24
 800a322:	9304      	str	r3, [sp, #16]
 800a324:	ab08      	add	r3, sp, #32
 800a326:	9303      	str	r3, [sp, #12]
 800a328:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a32a:	9200      	str	r2, [sp, #0]
 800a32c:	9302      	str	r3, [sp, #8]
 800a32e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a330:	0032      	movs	r2, r6
 800a332:	9301      	str	r3, [sp, #4]
 800a334:	003b      	movs	r3, r7
 800a336:	f000 fe69 	bl	800b00c <_dtoa_r>
 800a33a:	0004      	movs	r4, r0
 800a33c:	2d47      	cmp	r5, #71	@ 0x47
 800a33e:	d11b      	bne.n	800a378 <__cvt+0x90>
 800a340:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a342:	07db      	lsls	r3, r3, #31
 800a344:	d511      	bpl.n	800a36a <__cvt+0x82>
 800a346:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a348:	18c3      	adds	r3, r0, r3
 800a34a:	9307      	str	r3, [sp, #28]
 800a34c:	2200      	movs	r2, #0
 800a34e:	2300      	movs	r3, #0
 800a350:	0030      	movs	r0, r6
 800a352:	0039      	movs	r1, r7
 800a354:	f7f6 f87a 	bl	800044c <__aeabi_dcmpeq>
 800a358:	2800      	cmp	r0, #0
 800a35a:	d001      	beq.n	800a360 <__cvt+0x78>
 800a35c:	9b07      	ldr	r3, [sp, #28]
 800a35e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a360:	2230      	movs	r2, #48	@ 0x30
 800a362:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a364:	9907      	ldr	r1, [sp, #28]
 800a366:	428b      	cmp	r3, r1
 800a368:	d320      	bcc.n	800a3ac <__cvt+0xc4>
 800a36a:	0020      	movs	r0, r4
 800a36c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a36e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a370:	1b1b      	subs	r3, r3, r4
 800a372:	6013      	str	r3, [r2, #0]
 800a374:	b00b      	add	sp, #44	@ 0x2c
 800a376:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a378:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a37a:	18c3      	adds	r3, r0, r3
 800a37c:	9307      	str	r3, [sp, #28]
 800a37e:	2d46      	cmp	r5, #70	@ 0x46
 800a380:	d1e4      	bne.n	800a34c <__cvt+0x64>
 800a382:	7803      	ldrb	r3, [r0, #0]
 800a384:	2b30      	cmp	r3, #48	@ 0x30
 800a386:	d10c      	bne.n	800a3a2 <__cvt+0xba>
 800a388:	2200      	movs	r2, #0
 800a38a:	2300      	movs	r3, #0
 800a38c:	0030      	movs	r0, r6
 800a38e:	0039      	movs	r1, r7
 800a390:	f7f6 f85c 	bl	800044c <__aeabi_dcmpeq>
 800a394:	2800      	cmp	r0, #0
 800a396:	d104      	bne.n	800a3a2 <__cvt+0xba>
 800a398:	2301      	movs	r3, #1
 800a39a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800a39c:	1a9b      	subs	r3, r3, r2
 800a39e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a3a0:	6013      	str	r3, [r2, #0]
 800a3a2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a3a4:	9a07      	ldr	r2, [sp, #28]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	18d3      	adds	r3, r2, r3
 800a3aa:	e7ce      	b.n	800a34a <__cvt+0x62>
 800a3ac:	1c59      	adds	r1, r3, #1
 800a3ae:	9109      	str	r1, [sp, #36]	@ 0x24
 800a3b0:	701a      	strb	r2, [r3, #0]
 800a3b2:	e7d6      	b.n	800a362 <__cvt+0x7a>

0800a3b4 <__exponent>:
 800a3b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a3b6:	232b      	movs	r3, #43	@ 0x2b
 800a3b8:	0005      	movs	r5, r0
 800a3ba:	000c      	movs	r4, r1
 800a3bc:	b085      	sub	sp, #20
 800a3be:	7002      	strb	r2, [r0, #0]
 800a3c0:	2900      	cmp	r1, #0
 800a3c2:	da01      	bge.n	800a3c8 <__exponent+0x14>
 800a3c4:	424c      	negs	r4, r1
 800a3c6:	3302      	adds	r3, #2
 800a3c8:	706b      	strb	r3, [r5, #1]
 800a3ca:	2c09      	cmp	r4, #9
 800a3cc:	dd2c      	ble.n	800a428 <__exponent+0x74>
 800a3ce:	ab02      	add	r3, sp, #8
 800a3d0:	1dde      	adds	r6, r3, #7
 800a3d2:	0020      	movs	r0, r4
 800a3d4:	210a      	movs	r1, #10
 800a3d6:	f7f6 f823 	bl	8000420 <__aeabi_idivmod>
 800a3da:	0037      	movs	r7, r6
 800a3dc:	3130      	adds	r1, #48	@ 0x30
 800a3de:	3e01      	subs	r6, #1
 800a3e0:	0020      	movs	r0, r4
 800a3e2:	7031      	strb	r1, [r6, #0]
 800a3e4:	210a      	movs	r1, #10
 800a3e6:	9401      	str	r4, [sp, #4]
 800a3e8:	f7f5 ff34 	bl	8000254 <__divsi3>
 800a3ec:	9b01      	ldr	r3, [sp, #4]
 800a3ee:	0004      	movs	r4, r0
 800a3f0:	2b63      	cmp	r3, #99	@ 0x63
 800a3f2:	dcee      	bgt.n	800a3d2 <__exponent+0x1e>
 800a3f4:	1eba      	subs	r2, r7, #2
 800a3f6:	1ca8      	adds	r0, r5, #2
 800a3f8:	0001      	movs	r1, r0
 800a3fa:	0013      	movs	r3, r2
 800a3fc:	3430      	adds	r4, #48	@ 0x30
 800a3fe:	7014      	strb	r4, [r2, #0]
 800a400:	ac02      	add	r4, sp, #8
 800a402:	3407      	adds	r4, #7
 800a404:	429c      	cmp	r4, r3
 800a406:	d80a      	bhi.n	800a41e <__exponent+0x6a>
 800a408:	2300      	movs	r3, #0
 800a40a:	42a2      	cmp	r2, r4
 800a40c:	d803      	bhi.n	800a416 <__exponent+0x62>
 800a40e:	3309      	adds	r3, #9
 800a410:	aa02      	add	r2, sp, #8
 800a412:	189b      	adds	r3, r3, r2
 800a414:	1bdb      	subs	r3, r3, r7
 800a416:	18c0      	adds	r0, r0, r3
 800a418:	1b40      	subs	r0, r0, r5
 800a41a:	b005      	add	sp, #20
 800a41c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a41e:	781c      	ldrb	r4, [r3, #0]
 800a420:	3301      	adds	r3, #1
 800a422:	700c      	strb	r4, [r1, #0]
 800a424:	3101      	adds	r1, #1
 800a426:	e7eb      	b.n	800a400 <__exponent+0x4c>
 800a428:	2330      	movs	r3, #48	@ 0x30
 800a42a:	18e4      	adds	r4, r4, r3
 800a42c:	70ab      	strb	r3, [r5, #2]
 800a42e:	1d28      	adds	r0, r5, #4
 800a430:	70ec      	strb	r4, [r5, #3]
 800a432:	e7f1      	b.n	800a418 <__exponent+0x64>

0800a434 <_printf_float>:
 800a434:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a436:	b097      	sub	sp, #92	@ 0x5c
 800a438:	000d      	movs	r5, r1
 800a43a:	920a      	str	r2, [sp, #40]	@ 0x28
 800a43c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800a43e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a440:	9009      	str	r0, [sp, #36]	@ 0x24
 800a442:	f000 fccb 	bl	800addc <_localeconv_r>
 800a446:	6803      	ldr	r3, [r0, #0]
 800a448:	0018      	movs	r0, r3
 800a44a:	930d      	str	r3, [sp, #52]	@ 0x34
 800a44c:	f7f5 fe5c 	bl	8000108 <strlen>
 800a450:	2300      	movs	r3, #0
 800a452:	900f      	str	r0, [sp, #60]	@ 0x3c
 800a454:	9314      	str	r3, [sp, #80]	@ 0x50
 800a456:	7e2b      	ldrb	r3, [r5, #24]
 800a458:	2207      	movs	r2, #7
 800a45a:	930c      	str	r3, [sp, #48]	@ 0x30
 800a45c:	682b      	ldr	r3, [r5, #0]
 800a45e:	930e      	str	r3, [sp, #56]	@ 0x38
 800a460:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800a462:	6823      	ldr	r3, [r4, #0]
 800a464:	05c9      	lsls	r1, r1, #23
 800a466:	d545      	bpl.n	800a4f4 <_printf_float+0xc0>
 800a468:	189b      	adds	r3, r3, r2
 800a46a:	4393      	bics	r3, r2
 800a46c:	001a      	movs	r2, r3
 800a46e:	3208      	adds	r2, #8
 800a470:	6022      	str	r2, [r4, #0]
 800a472:	2201      	movs	r2, #1
 800a474:	681e      	ldr	r6, [r3, #0]
 800a476:	685f      	ldr	r7, [r3, #4]
 800a478:	007b      	lsls	r3, r7, #1
 800a47a:	085b      	lsrs	r3, r3, #1
 800a47c:	9311      	str	r3, [sp, #68]	@ 0x44
 800a47e:	9610      	str	r6, [sp, #64]	@ 0x40
 800a480:	64ae      	str	r6, [r5, #72]	@ 0x48
 800a482:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800a484:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a486:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a488:	4ba7      	ldr	r3, [pc, #668]	@ (800a728 <_printf_float+0x2f4>)
 800a48a:	4252      	negs	r2, r2
 800a48c:	f7f8 f87e 	bl	800258c <__aeabi_dcmpun>
 800a490:	2800      	cmp	r0, #0
 800a492:	d131      	bne.n	800a4f8 <_printf_float+0xc4>
 800a494:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a496:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a498:	2201      	movs	r2, #1
 800a49a:	4ba3      	ldr	r3, [pc, #652]	@ (800a728 <_printf_float+0x2f4>)
 800a49c:	4252      	negs	r2, r2
 800a49e:	f7f5 ffe5 	bl	800046c <__aeabi_dcmple>
 800a4a2:	2800      	cmp	r0, #0
 800a4a4:	d128      	bne.n	800a4f8 <_printf_float+0xc4>
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	0030      	movs	r0, r6
 800a4ac:	0039      	movs	r1, r7
 800a4ae:	f7f5 ffd3 	bl	8000458 <__aeabi_dcmplt>
 800a4b2:	2800      	cmp	r0, #0
 800a4b4:	d003      	beq.n	800a4be <_printf_float+0x8a>
 800a4b6:	002b      	movs	r3, r5
 800a4b8:	222d      	movs	r2, #45	@ 0x2d
 800a4ba:	3343      	adds	r3, #67	@ 0x43
 800a4bc:	701a      	strb	r2, [r3, #0]
 800a4be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a4c0:	4f9a      	ldr	r7, [pc, #616]	@ (800a72c <_printf_float+0x2f8>)
 800a4c2:	2b47      	cmp	r3, #71	@ 0x47
 800a4c4:	d900      	bls.n	800a4c8 <_printf_float+0x94>
 800a4c6:	4f9a      	ldr	r7, [pc, #616]	@ (800a730 <_printf_float+0x2fc>)
 800a4c8:	2303      	movs	r3, #3
 800a4ca:	2400      	movs	r4, #0
 800a4cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4ce:	612b      	str	r3, [r5, #16]
 800a4d0:	3301      	adds	r3, #1
 800a4d2:	439a      	bics	r2, r3
 800a4d4:	602a      	str	r2, [r5, #0]
 800a4d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a4d8:	0029      	movs	r1, r5
 800a4da:	9300      	str	r3, [sp, #0]
 800a4dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a4de:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a4e0:	aa15      	add	r2, sp, #84	@ 0x54
 800a4e2:	f000 f9e5 	bl	800a8b0 <_printf_common>
 800a4e6:	3001      	adds	r0, #1
 800a4e8:	d000      	beq.n	800a4ec <_printf_float+0xb8>
 800a4ea:	e09f      	b.n	800a62c <_printf_float+0x1f8>
 800a4ec:	2001      	movs	r0, #1
 800a4ee:	4240      	negs	r0, r0
 800a4f0:	b017      	add	sp, #92	@ 0x5c
 800a4f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4f4:	3307      	adds	r3, #7
 800a4f6:	e7b8      	b.n	800a46a <_printf_float+0x36>
 800a4f8:	0032      	movs	r2, r6
 800a4fa:	003b      	movs	r3, r7
 800a4fc:	0030      	movs	r0, r6
 800a4fe:	0039      	movs	r1, r7
 800a500:	f7f8 f844 	bl	800258c <__aeabi_dcmpun>
 800a504:	2800      	cmp	r0, #0
 800a506:	d00b      	beq.n	800a520 <_printf_float+0xec>
 800a508:	2f00      	cmp	r7, #0
 800a50a:	da03      	bge.n	800a514 <_printf_float+0xe0>
 800a50c:	002b      	movs	r3, r5
 800a50e:	222d      	movs	r2, #45	@ 0x2d
 800a510:	3343      	adds	r3, #67	@ 0x43
 800a512:	701a      	strb	r2, [r3, #0]
 800a514:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a516:	4f87      	ldr	r7, [pc, #540]	@ (800a734 <_printf_float+0x300>)
 800a518:	2b47      	cmp	r3, #71	@ 0x47
 800a51a:	d9d5      	bls.n	800a4c8 <_printf_float+0x94>
 800a51c:	4f86      	ldr	r7, [pc, #536]	@ (800a738 <_printf_float+0x304>)
 800a51e:	e7d3      	b.n	800a4c8 <_printf_float+0x94>
 800a520:	2220      	movs	r2, #32
 800a522:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800a524:	686b      	ldr	r3, [r5, #4]
 800a526:	4394      	bics	r4, r2
 800a528:	1c5a      	adds	r2, r3, #1
 800a52a:	d146      	bne.n	800a5ba <_printf_float+0x186>
 800a52c:	3307      	adds	r3, #7
 800a52e:	606b      	str	r3, [r5, #4]
 800a530:	2380      	movs	r3, #128	@ 0x80
 800a532:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a534:	00db      	lsls	r3, r3, #3
 800a536:	4313      	orrs	r3, r2
 800a538:	2200      	movs	r2, #0
 800a53a:	602b      	str	r3, [r5, #0]
 800a53c:	9206      	str	r2, [sp, #24]
 800a53e:	aa14      	add	r2, sp, #80	@ 0x50
 800a540:	9205      	str	r2, [sp, #20]
 800a542:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a544:	a90a      	add	r1, sp, #40	@ 0x28
 800a546:	9204      	str	r2, [sp, #16]
 800a548:	aa13      	add	r2, sp, #76	@ 0x4c
 800a54a:	9203      	str	r2, [sp, #12]
 800a54c:	2223      	movs	r2, #35	@ 0x23
 800a54e:	1852      	adds	r2, r2, r1
 800a550:	9202      	str	r2, [sp, #8]
 800a552:	9301      	str	r3, [sp, #4]
 800a554:	686b      	ldr	r3, [r5, #4]
 800a556:	0032      	movs	r2, r6
 800a558:	9300      	str	r3, [sp, #0]
 800a55a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a55c:	003b      	movs	r3, r7
 800a55e:	f7ff fec3 	bl	800a2e8 <__cvt>
 800a562:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800a564:	0007      	movs	r7, r0
 800a566:	2c47      	cmp	r4, #71	@ 0x47
 800a568:	d12d      	bne.n	800a5c6 <_printf_float+0x192>
 800a56a:	1cd3      	adds	r3, r2, #3
 800a56c:	db02      	blt.n	800a574 <_printf_float+0x140>
 800a56e:	686b      	ldr	r3, [r5, #4]
 800a570:	429a      	cmp	r2, r3
 800a572:	dd48      	ble.n	800a606 <_printf_float+0x1d2>
 800a574:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a576:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a578:	3b02      	subs	r3, #2
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	930c      	str	r3, [sp, #48]	@ 0x30
 800a57e:	0028      	movs	r0, r5
 800a580:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a582:	3901      	subs	r1, #1
 800a584:	3050      	adds	r0, #80	@ 0x50
 800a586:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a588:	f7ff ff14 	bl	800a3b4 <__exponent>
 800a58c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800a58e:	0004      	movs	r4, r0
 800a590:	1813      	adds	r3, r2, r0
 800a592:	612b      	str	r3, [r5, #16]
 800a594:	2a01      	cmp	r2, #1
 800a596:	dc02      	bgt.n	800a59e <_printf_float+0x16a>
 800a598:	682a      	ldr	r2, [r5, #0]
 800a59a:	07d2      	lsls	r2, r2, #31
 800a59c:	d501      	bpl.n	800a5a2 <_printf_float+0x16e>
 800a59e:	3301      	adds	r3, #1
 800a5a0:	612b      	str	r3, [r5, #16]
 800a5a2:	2323      	movs	r3, #35	@ 0x23
 800a5a4:	aa0a      	add	r2, sp, #40	@ 0x28
 800a5a6:	189b      	adds	r3, r3, r2
 800a5a8:	781b      	ldrb	r3, [r3, #0]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d100      	bne.n	800a5b0 <_printf_float+0x17c>
 800a5ae:	e792      	b.n	800a4d6 <_printf_float+0xa2>
 800a5b0:	002b      	movs	r3, r5
 800a5b2:	222d      	movs	r2, #45	@ 0x2d
 800a5b4:	3343      	adds	r3, #67	@ 0x43
 800a5b6:	701a      	strb	r2, [r3, #0]
 800a5b8:	e78d      	b.n	800a4d6 <_printf_float+0xa2>
 800a5ba:	2c47      	cmp	r4, #71	@ 0x47
 800a5bc:	d1b8      	bne.n	800a530 <_printf_float+0xfc>
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d1b6      	bne.n	800a530 <_printf_float+0xfc>
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	e7b3      	b.n	800a52e <_printf_float+0xfa>
 800a5c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5c8:	0011      	movs	r1, r2
 800a5ca:	2b65      	cmp	r3, #101	@ 0x65
 800a5cc:	d9d7      	bls.n	800a57e <_printf_float+0x14a>
 800a5ce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a5d0:	2b66      	cmp	r3, #102	@ 0x66
 800a5d2:	d11a      	bne.n	800a60a <_printf_float+0x1d6>
 800a5d4:	686b      	ldr	r3, [r5, #4]
 800a5d6:	2a00      	cmp	r2, #0
 800a5d8:	dd09      	ble.n	800a5ee <_printf_float+0x1ba>
 800a5da:	612a      	str	r2, [r5, #16]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d102      	bne.n	800a5e6 <_printf_float+0x1b2>
 800a5e0:	6829      	ldr	r1, [r5, #0]
 800a5e2:	07c9      	lsls	r1, r1, #31
 800a5e4:	d50b      	bpl.n	800a5fe <_printf_float+0x1ca>
 800a5e6:	3301      	adds	r3, #1
 800a5e8:	189b      	adds	r3, r3, r2
 800a5ea:	612b      	str	r3, [r5, #16]
 800a5ec:	e007      	b.n	800a5fe <_printf_float+0x1ca>
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d103      	bne.n	800a5fa <_printf_float+0x1c6>
 800a5f2:	2201      	movs	r2, #1
 800a5f4:	6829      	ldr	r1, [r5, #0]
 800a5f6:	4211      	tst	r1, r2
 800a5f8:	d000      	beq.n	800a5fc <_printf_float+0x1c8>
 800a5fa:	1c9a      	adds	r2, r3, #2
 800a5fc:	612a      	str	r2, [r5, #16]
 800a5fe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a600:	2400      	movs	r4, #0
 800a602:	65ab      	str	r3, [r5, #88]	@ 0x58
 800a604:	e7cd      	b.n	800a5a2 <_printf_float+0x16e>
 800a606:	2367      	movs	r3, #103	@ 0x67
 800a608:	930c      	str	r3, [sp, #48]	@ 0x30
 800a60a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800a60c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a60e:	4299      	cmp	r1, r3
 800a610:	db06      	blt.n	800a620 <_printf_float+0x1ec>
 800a612:	682b      	ldr	r3, [r5, #0]
 800a614:	6129      	str	r1, [r5, #16]
 800a616:	07db      	lsls	r3, r3, #31
 800a618:	d5f1      	bpl.n	800a5fe <_printf_float+0x1ca>
 800a61a:	3101      	adds	r1, #1
 800a61c:	6129      	str	r1, [r5, #16]
 800a61e:	e7ee      	b.n	800a5fe <_printf_float+0x1ca>
 800a620:	2201      	movs	r2, #1
 800a622:	2900      	cmp	r1, #0
 800a624:	dce0      	bgt.n	800a5e8 <_printf_float+0x1b4>
 800a626:	1892      	adds	r2, r2, r2
 800a628:	1a52      	subs	r2, r2, r1
 800a62a:	e7dd      	b.n	800a5e8 <_printf_float+0x1b4>
 800a62c:	682a      	ldr	r2, [r5, #0]
 800a62e:	0553      	lsls	r3, r2, #21
 800a630:	d408      	bmi.n	800a644 <_printf_float+0x210>
 800a632:	692b      	ldr	r3, [r5, #16]
 800a634:	003a      	movs	r2, r7
 800a636:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a638:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a63a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a63c:	47a0      	blx	r4
 800a63e:	3001      	adds	r0, #1
 800a640:	d129      	bne.n	800a696 <_printf_float+0x262>
 800a642:	e753      	b.n	800a4ec <_printf_float+0xb8>
 800a644:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a646:	2b65      	cmp	r3, #101	@ 0x65
 800a648:	d800      	bhi.n	800a64c <_printf_float+0x218>
 800a64a:	e0da      	b.n	800a802 <_printf_float+0x3ce>
 800a64c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a64e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a650:	2200      	movs	r2, #0
 800a652:	2300      	movs	r3, #0
 800a654:	f7f5 fefa 	bl	800044c <__aeabi_dcmpeq>
 800a658:	2800      	cmp	r0, #0
 800a65a:	d033      	beq.n	800a6c4 <_printf_float+0x290>
 800a65c:	2301      	movs	r3, #1
 800a65e:	4a37      	ldr	r2, [pc, #220]	@ (800a73c <_printf_float+0x308>)
 800a660:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a662:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a664:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a666:	47a0      	blx	r4
 800a668:	3001      	adds	r0, #1
 800a66a:	d100      	bne.n	800a66e <_printf_float+0x23a>
 800a66c:	e73e      	b.n	800a4ec <_printf_float+0xb8>
 800a66e:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a670:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a672:	42b3      	cmp	r3, r6
 800a674:	db02      	blt.n	800a67c <_printf_float+0x248>
 800a676:	682b      	ldr	r3, [r5, #0]
 800a678:	07db      	lsls	r3, r3, #31
 800a67a:	d50c      	bpl.n	800a696 <_printf_float+0x262>
 800a67c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a67e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a680:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a682:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a684:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a686:	47a0      	blx	r4
 800a688:	2400      	movs	r4, #0
 800a68a:	3001      	adds	r0, #1
 800a68c:	d100      	bne.n	800a690 <_printf_float+0x25c>
 800a68e:	e72d      	b.n	800a4ec <_printf_float+0xb8>
 800a690:	1e73      	subs	r3, r6, #1
 800a692:	42a3      	cmp	r3, r4
 800a694:	dc0a      	bgt.n	800a6ac <_printf_float+0x278>
 800a696:	682b      	ldr	r3, [r5, #0]
 800a698:	079b      	lsls	r3, r3, #30
 800a69a:	d500      	bpl.n	800a69e <_printf_float+0x26a>
 800a69c:	e105      	b.n	800a8aa <_printf_float+0x476>
 800a69e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800a6a0:	68e8      	ldr	r0, [r5, #12]
 800a6a2:	4298      	cmp	r0, r3
 800a6a4:	db00      	blt.n	800a6a8 <_printf_float+0x274>
 800a6a6:	e723      	b.n	800a4f0 <_printf_float+0xbc>
 800a6a8:	0018      	movs	r0, r3
 800a6aa:	e721      	b.n	800a4f0 <_printf_float+0xbc>
 800a6ac:	002a      	movs	r2, r5
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a6b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6b4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a6b6:	321a      	adds	r2, #26
 800a6b8:	47b8      	blx	r7
 800a6ba:	3001      	adds	r0, #1
 800a6bc:	d100      	bne.n	800a6c0 <_printf_float+0x28c>
 800a6be:	e715      	b.n	800a4ec <_printf_float+0xb8>
 800a6c0:	3401      	adds	r4, #1
 800a6c2:	e7e5      	b.n	800a690 <_printf_float+0x25c>
 800a6c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	dc3a      	bgt.n	800a740 <_printf_float+0x30c>
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	4a1b      	ldr	r2, [pc, #108]	@ (800a73c <_printf_float+0x308>)
 800a6ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a6d0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6d2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a6d4:	47a0      	blx	r4
 800a6d6:	3001      	adds	r0, #1
 800a6d8:	d100      	bne.n	800a6dc <_printf_float+0x2a8>
 800a6da:	e707      	b.n	800a4ec <_printf_float+0xb8>
 800a6dc:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800a6de:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a6e0:	4333      	orrs	r3, r6
 800a6e2:	d102      	bne.n	800a6ea <_printf_float+0x2b6>
 800a6e4:	682b      	ldr	r3, [r5, #0]
 800a6e6:	07db      	lsls	r3, r3, #31
 800a6e8:	d5d5      	bpl.n	800a696 <_printf_float+0x262>
 800a6ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a6ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a6f0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a6f2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a6f4:	47a0      	blx	r4
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	3001      	adds	r0, #1
 800a6fa:	d100      	bne.n	800a6fe <_printf_float+0x2ca>
 800a6fc:	e6f6      	b.n	800a4ec <_printf_float+0xb8>
 800a6fe:	930c      	str	r3, [sp, #48]	@ 0x30
 800a700:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a702:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a704:	425b      	negs	r3, r3
 800a706:	4293      	cmp	r3, r2
 800a708:	dc01      	bgt.n	800a70e <_printf_float+0x2da>
 800a70a:	0033      	movs	r3, r6
 800a70c:	e792      	b.n	800a634 <_printf_float+0x200>
 800a70e:	002a      	movs	r2, r5
 800a710:	2301      	movs	r3, #1
 800a712:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a714:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a716:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a718:	321a      	adds	r2, #26
 800a71a:	47a0      	blx	r4
 800a71c:	3001      	adds	r0, #1
 800a71e:	d100      	bne.n	800a722 <_printf_float+0x2ee>
 800a720:	e6e4      	b.n	800a4ec <_printf_float+0xb8>
 800a722:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a724:	3301      	adds	r3, #1
 800a726:	e7ea      	b.n	800a6fe <_printf_float+0x2ca>
 800a728:	7fefffff 	.word	0x7fefffff
 800a72c:	0800ce6c 	.word	0x0800ce6c
 800a730:	0800ce70 	.word	0x0800ce70
 800a734:	0800ce74 	.word	0x0800ce74
 800a738:	0800ce78 	.word	0x0800ce78
 800a73c:	0800ce7c 	.word	0x0800ce7c
 800a740:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a742:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a744:	930c      	str	r3, [sp, #48]	@ 0x30
 800a746:	429e      	cmp	r6, r3
 800a748:	dd00      	ble.n	800a74c <_printf_float+0x318>
 800a74a:	001e      	movs	r6, r3
 800a74c:	2e00      	cmp	r6, #0
 800a74e:	dc31      	bgt.n	800a7b4 <_printf_float+0x380>
 800a750:	43f3      	mvns	r3, r6
 800a752:	2400      	movs	r4, #0
 800a754:	17db      	asrs	r3, r3, #31
 800a756:	4033      	ands	r3, r6
 800a758:	930e      	str	r3, [sp, #56]	@ 0x38
 800a75a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800a75c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a75e:	1af3      	subs	r3, r6, r3
 800a760:	42a3      	cmp	r3, r4
 800a762:	dc30      	bgt.n	800a7c6 <_printf_float+0x392>
 800a764:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a766:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a768:	429a      	cmp	r2, r3
 800a76a:	dc38      	bgt.n	800a7de <_printf_float+0x3aa>
 800a76c:	682b      	ldr	r3, [r5, #0]
 800a76e:	07db      	lsls	r3, r3, #31
 800a770:	d435      	bmi.n	800a7de <_printf_float+0x3aa>
 800a772:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800a774:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a776:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a778:	1b9b      	subs	r3, r3, r6
 800a77a:	1b14      	subs	r4, r2, r4
 800a77c:	429c      	cmp	r4, r3
 800a77e:	dd00      	ble.n	800a782 <_printf_float+0x34e>
 800a780:	001c      	movs	r4, r3
 800a782:	2c00      	cmp	r4, #0
 800a784:	dc34      	bgt.n	800a7f0 <_printf_float+0x3bc>
 800a786:	43e3      	mvns	r3, r4
 800a788:	2600      	movs	r6, #0
 800a78a:	17db      	asrs	r3, r3, #31
 800a78c:	401c      	ands	r4, r3
 800a78e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a790:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a792:	1ad3      	subs	r3, r2, r3
 800a794:	1b1b      	subs	r3, r3, r4
 800a796:	42b3      	cmp	r3, r6
 800a798:	dc00      	bgt.n	800a79c <_printf_float+0x368>
 800a79a:	e77c      	b.n	800a696 <_printf_float+0x262>
 800a79c:	002a      	movs	r2, r5
 800a79e:	2301      	movs	r3, #1
 800a7a0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a7a2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7a4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a7a6:	321a      	adds	r2, #26
 800a7a8:	47b8      	blx	r7
 800a7aa:	3001      	adds	r0, #1
 800a7ac:	d100      	bne.n	800a7b0 <_printf_float+0x37c>
 800a7ae:	e69d      	b.n	800a4ec <_printf_float+0xb8>
 800a7b0:	3601      	adds	r6, #1
 800a7b2:	e7ec      	b.n	800a78e <_printf_float+0x35a>
 800a7b4:	0033      	movs	r3, r6
 800a7b6:	003a      	movs	r2, r7
 800a7b8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a7ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7bc:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a7be:	47a0      	blx	r4
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	d1c5      	bne.n	800a750 <_printf_float+0x31c>
 800a7c4:	e692      	b.n	800a4ec <_printf_float+0xb8>
 800a7c6:	002a      	movs	r2, r5
 800a7c8:	2301      	movs	r3, #1
 800a7ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a7cc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7ce:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a7d0:	321a      	adds	r2, #26
 800a7d2:	47b0      	blx	r6
 800a7d4:	3001      	adds	r0, #1
 800a7d6:	d100      	bne.n	800a7da <_printf_float+0x3a6>
 800a7d8:	e688      	b.n	800a4ec <_printf_float+0xb8>
 800a7da:	3401      	adds	r4, #1
 800a7dc:	e7bd      	b.n	800a75a <_printf_float+0x326>
 800a7de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a7e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a7e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a7e4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7e6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800a7e8:	47a0      	blx	r4
 800a7ea:	3001      	adds	r0, #1
 800a7ec:	d1c1      	bne.n	800a772 <_printf_float+0x33e>
 800a7ee:	e67d      	b.n	800a4ec <_printf_float+0xb8>
 800a7f0:	19ba      	adds	r2, r7, r6
 800a7f2:	0023      	movs	r3, r4
 800a7f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a7f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7f8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a7fa:	47b0      	blx	r6
 800a7fc:	3001      	adds	r0, #1
 800a7fe:	d1c2      	bne.n	800a786 <_printf_float+0x352>
 800a800:	e674      	b.n	800a4ec <_printf_float+0xb8>
 800a802:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a804:	930c      	str	r3, [sp, #48]	@ 0x30
 800a806:	2b01      	cmp	r3, #1
 800a808:	dc02      	bgt.n	800a810 <_printf_float+0x3dc>
 800a80a:	2301      	movs	r3, #1
 800a80c:	421a      	tst	r2, r3
 800a80e:	d039      	beq.n	800a884 <_printf_float+0x450>
 800a810:	2301      	movs	r3, #1
 800a812:	003a      	movs	r2, r7
 800a814:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a816:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a818:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a81a:	47b0      	blx	r6
 800a81c:	3001      	adds	r0, #1
 800a81e:	d100      	bne.n	800a822 <_printf_float+0x3ee>
 800a820:	e664      	b.n	800a4ec <_printf_float+0xb8>
 800a822:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a824:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a826:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a828:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a82a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a82c:	47b0      	blx	r6
 800a82e:	3001      	adds	r0, #1
 800a830:	d100      	bne.n	800a834 <_printf_float+0x400>
 800a832:	e65b      	b.n	800a4ec <_printf_float+0xb8>
 800a834:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800a836:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800a838:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a83a:	2200      	movs	r2, #0
 800a83c:	3b01      	subs	r3, #1
 800a83e:	930c      	str	r3, [sp, #48]	@ 0x30
 800a840:	2300      	movs	r3, #0
 800a842:	f7f5 fe03 	bl	800044c <__aeabi_dcmpeq>
 800a846:	2800      	cmp	r0, #0
 800a848:	d11a      	bne.n	800a880 <_printf_float+0x44c>
 800a84a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a84c:	1c7a      	adds	r2, r7, #1
 800a84e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a850:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a852:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a854:	47b0      	blx	r6
 800a856:	3001      	adds	r0, #1
 800a858:	d10e      	bne.n	800a878 <_printf_float+0x444>
 800a85a:	e647      	b.n	800a4ec <_printf_float+0xb8>
 800a85c:	002a      	movs	r2, r5
 800a85e:	2301      	movs	r3, #1
 800a860:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a862:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a864:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800a866:	321a      	adds	r2, #26
 800a868:	47b8      	blx	r7
 800a86a:	3001      	adds	r0, #1
 800a86c:	d100      	bne.n	800a870 <_printf_float+0x43c>
 800a86e:	e63d      	b.n	800a4ec <_printf_float+0xb8>
 800a870:	3601      	adds	r6, #1
 800a872:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a874:	429e      	cmp	r6, r3
 800a876:	dbf1      	blt.n	800a85c <_printf_float+0x428>
 800a878:	002a      	movs	r2, r5
 800a87a:	0023      	movs	r3, r4
 800a87c:	3250      	adds	r2, #80	@ 0x50
 800a87e:	e6da      	b.n	800a636 <_printf_float+0x202>
 800a880:	2600      	movs	r6, #0
 800a882:	e7f6      	b.n	800a872 <_printf_float+0x43e>
 800a884:	003a      	movs	r2, r7
 800a886:	e7e2      	b.n	800a84e <_printf_float+0x41a>
 800a888:	002a      	movs	r2, r5
 800a88a:	2301      	movs	r3, #1
 800a88c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a88e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a890:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a892:	3219      	adds	r2, #25
 800a894:	47b0      	blx	r6
 800a896:	3001      	adds	r0, #1
 800a898:	d100      	bne.n	800a89c <_printf_float+0x468>
 800a89a:	e627      	b.n	800a4ec <_printf_float+0xb8>
 800a89c:	3401      	adds	r4, #1
 800a89e:	68eb      	ldr	r3, [r5, #12]
 800a8a0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800a8a2:	1a9b      	subs	r3, r3, r2
 800a8a4:	42a3      	cmp	r3, r4
 800a8a6:	dcef      	bgt.n	800a888 <_printf_float+0x454>
 800a8a8:	e6f9      	b.n	800a69e <_printf_float+0x26a>
 800a8aa:	2400      	movs	r4, #0
 800a8ac:	e7f7      	b.n	800a89e <_printf_float+0x46a>
 800a8ae:	46c0      	nop			@ (mov r8, r8)

0800a8b0 <_printf_common>:
 800a8b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a8b2:	0016      	movs	r6, r2
 800a8b4:	9301      	str	r3, [sp, #4]
 800a8b6:	688a      	ldr	r2, [r1, #8]
 800a8b8:	690b      	ldr	r3, [r1, #16]
 800a8ba:	000c      	movs	r4, r1
 800a8bc:	9000      	str	r0, [sp, #0]
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	da00      	bge.n	800a8c4 <_printf_common+0x14>
 800a8c2:	0013      	movs	r3, r2
 800a8c4:	0022      	movs	r2, r4
 800a8c6:	6033      	str	r3, [r6, #0]
 800a8c8:	3243      	adds	r2, #67	@ 0x43
 800a8ca:	7812      	ldrb	r2, [r2, #0]
 800a8cc:	2a00      	cmp	r2, #0
 800a8ce:	d001      	beq.n	800a8d4 <_printf_common+0x24>
 800a8d0:	3301      	adds	r3, #1
 800a8d2:	6033      	str	r3, [r6, #0]
 800a8d4:	6823      	ldr	r3, [r4, #0]
 800a8d6:	069b      	lsls	r3, r3, #26
 800a8d8:	d502      	bpl.n	800a8e0 <_printf_common+0x30>
 800a8da:	6833      	ldr	r3, [r6, #0]
 800a8dc:	3302      	adds	r3, #2
 800a8de:	6033      	str	r3, [r6, #0]
 800a8e0:	6822      	ldr	r2, [r4, #0]
 800a8e2:	2306      	movs	r3, #6
 800a8e4:	0015      	movs	r5, r2
 800a8e6:	401d      	ands	r5, r3
 800a8e8:	421a      	tst	r2, r3
 800a8ea:	d027      	beq.n	800a93c <_printf_common+0x8c>
 800a8ec:	0023      	movs	r3, r4
 800a8ee:	3343      	adds	r3, #67	@ 0x43
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	1e5a      	subs	r2, r3, #1
 800a8f4:	4193      	sbcs	r3, r2
 800a8f6:	6822      	ldr	r2, [r4, #0]
 800a8f8:	0692      	lsls	r2, r2, #26
 800a8fa:	d430      	bmi.n	800a95e <_printf_common+0xae>
 800a8fc:	0022      	movs	r2, r4
 800a8fe:	9901      	ldr	r1, [sp, #4]
 800a900:	9800      	ldr	r0, [sp, #0]
 800a902:	9d08      	ldr	r5, [sp, #32]
 800a904:	3243      	adds	r2, #67	@ 0x43
 800a906:	47a8      	blx	r5
 800a908:	3001      	adds	r0, #1
 800a90a:	d025      	beq.n	800a958 <_printf_common+0xa8>
 800a90c:	2206      	movs	r2, #6
 800a90e:	6823      	ldr	r3, [r4, #0]
 800a910:	2500      	movs	r5, #0
 800a912:	4013      	ands	r3, r2
 800a914:	2b04      	cmp	r3, #4
 800a916:	d105      	bne.n	800a924 <_printf_common+0x74>
 800a918:	6833      	ldr	r3, [r6, #0]
 800a91a:	68e5      	ldr	r5, [r4, #12]
 800a91c:	1aed      	subs	r5, r5, r3
 800a91e:	43eb      	mvns	r3, r5
 800a920:	17db      	asrs	r3, r3, #31
 800a922:	401d      	ands	r5, r3
 800a924:	68a3      	ldr	r3, [r4, #8]
 800a926:	6922      	ldr	r2, [r4, #16]
 800a928:	4293      	cmp	r3, r2
 800a92a:	dd01      	ble.n	800a930 <_printf_common+0x80>
 800a92c:	1a9b      	subs	r3, r3, r2
 800a92e:	18ed      	adds	r5, r5, r3
 800a930:	2600      	movs	r6, #0
 800a932:	42b5      	cmp	r5, r6
 800a934:	d120      	bne.n	800a978 <_printf_common+0xc8>
 800a936:	2000      	movs	r0, #0
 800a938:	e010      	b.n	800a95c <_printf_common+0xac>
 800a93a:	3501      	adds	r5, #1
 800a93c:	68e3      	ldr	r3, [r4, #12]
 800a93e:	6832      	ldr	r2, [r6, #0]
 800a940:	1a9b      	subs	r3, r3, r2
 800a942:	42ab      	cmp	r3, r5
 800a944:	ddd2      	ble.n	800a8ec <_printf_common+0x3c>
 800a946:	0022      	movs	r2, r4
 800a948:	2301      	movs	r3, #1
 800a94a:	9901      	ldr	r1, [sp, #4]
 800a94c:	9800      	ldr	r0, [sp, #0]
 800a94e:	9f08      	ldr	r7, [sp, #32]
 800a950:	3219      	adds	r2, #25
 800a952:	47b8      	blx	r7
 800a954:	3001      	adds	r0, #1
 800a956:	d1f0      	bne.n	800a93a <_printf_common+0x8a>
 800a958:	2001      	movs	r0, #1
 800a95a:	4240      	negs	r0, r0
 800a95c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a95e:	2030      	movs	r0, #48	@ 0x30
 800a960:	18e1      	adds	r1, r4, r3
 800a962:	3143      	adds	r1, #67	@ 0x43
 800a964:	7008      	strb	r0, [r1, #0]
 800a966:	0021      	movs	r1, r4
 800a968:	1c5a      	adds	r2, r3, #1
 800a96a:	3145      	adds	r1, #69	@ 0x45
 800a96c:	7809      	ldrb	r1, [r1, #0]
 800a96e:	18a2      	adds	r2, r4, r2
 800a970:	3243      	adds	r2, #67	@ 0x43
 800a972:	3302      	adds	r3, #2
 800a974:	7011      	strb	r1, [r2, #0]
 800a976:	e7c1      	b.n	800a8fc <_printf_common+0x4c>
 800a978:	0022      	movs	r2, r4
 800a97a:	2301      	movs	r3, #1
 800a97c:	9901      	ldr	r1, [sp, #4]
 800a97e:	9800      	ldr	r0, [sp, #0]
 800a980:	9f08      	ldr	r7, [sp, #32]
 800a982:	321a      	adds	r2, #26
 800a984:	47b8      	blx	r7
 800a986:	3001      	adds	r0, #1
 800a988:	d0e6      	beq.n	800a958 <_printf_common+0xa8>
 800a98a:	3601      	adds	r6, #1
 800a98c:	e7d1      	b.n	800a932 <_printf_common+0x82>
	...

0800a990 <_printf_i>:
 800a990:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a992:	b08b      	sub	sp, #44	@ 0x2c
 800a994:	9206      	str	r2, [sp, #24]
 800a996:	000a      	movs	r2, r1
 800a998:	3243      	adds	r2, #67	@ 0x43
 800a99a:	9307      	str	r3, [sp, #28]
 800a99c:	9005      	str	r0, [sp, #20]
 800a99e:	9203      	str	r2, [sp, #12]
 800a9a0:	7e0a      	ldrb	r2, [r1, #24]
 800a9a2:	000c      	movs	r4, r1
 800a9a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a9a6:	2a78      	cmp	r2, #120	@ 0x78
 800a9a8:	d809      	bhi.n	800a9be <_printf_i+0x2e>
 800a9aa:	2a62      	cmp	r2, #98	@ 0x62
 800a9ac:	d80b      	bhi.n	800a9c6 <_printf_i+0x36>
 800a9ae:	2a00      	cmp	r2, #0
 800a9b0:	d100      	bne.n	800a9b4 <_printf_i+0x24>
 800a9b2:	e0bc      	b.n	800ab2e <_printf_i+0x19e>
 800a9b4:	497b      	ldr	r1, [pc, #492]	@ (800aba4 <_printf_i+0x214>)
 800a9b6:	9104      	str	r1, [sp, #16]
 800a9b8:	2a58      	cmp	r2, #88	@ 0x58
 800a9ba:	d100      	bne.n	800a9be <_printf_i+0x2e>
 800a9bc:	e090      	b.n	800aae0 <_printf_i+0x150>
 800a9be:	0025      	movs	r5, r4
 800a9c0:	3542      	adds	r5, #66	@ 0x42
 800a9c2:	702a      	strb	r2, [r5, #0]
 800a9c4:	e022      	b.n	800aa0c <_printf_i+0x7c>
 800a9c6:	0010      	movs	r0, r2
 800a9c8:	3863      	subs	r0, #99	@ 0x63
 800a9ca:	2815      	cmp	r0, #21
 800a9cc:	d8f7      	bhi.n	800a9be <_printf_i+0x2e>
 800a9ce:	f7f5 fbad 	bl	800012c <__gnu_thumb1_case_shi>
 800a9d2:	0016      	.short	0x0016
 800a9d4:	fff6001f 	.word	0xfff6001f
 800a9d8:	fff6fff6 	.word	0xfff6fff6
 800a9dc:	001ffff6 	.word	0x001ffff6
 800a9e0:	fff6fff6 	.word	0xfff6fff6
 800a9e4:	fff6fff6 	.word	0xfff6fff6
 800a9e8:	003600a1 	.word	0x003600a1
 800a9ec:	fff60080 	.word	0xfff60080
 800a9f0:	00b2fff6 	.word	0x00b2fff6
 800a9f4:	0036fff6 	.word	0x0036fff6
 800a9f8:	fff6fff6 	.word	0xfff6fff6
 800a9fc:	0084      	.short	0x0084
 800a9fe:	0025      	movs	r5, r4
 800aa00:	681a      	ldr	r2, [r3, #0]
 800aa02:	3542      	adds	r5, #66	@ 0x42
 800aa04:	1d11      	adds	r1, r2, #4
 800aa06:	6019      	str	r1, [r3, #0]
 800aa08:	6813      	ldr	r3, [r2, #0]
 800aa0a:	702b      	strb	r3, [r5, #0]
 800aa0c:	2301      	movs	r3, #1
 800aa0e:	e0a0      	b.n	800ab52 <_printf_i+0x1c2>
 800aa10:	6818      	ldr	r0, [r3, #0]
 800aa12:	6809      	ldr	r1, [r1, #0]
 800aa14:	1d02      	adds	r2, r0, #4
 800aa16:	060d      	lsls	r5, r1, #24
 800aa18:	d50b      	bpl.n	800aa32 <_printf_i+0xa2>
 800aa1a:	6806      	ldr	r6, [r0, #0]
 800aa1c:	601a      	str	r2, [r3, #0]
 800aa1e:	2e00      	cmp	r6, #0
 800aa20:	da03      	bge.n	800aa2a <_printf_i+0x9a>
 800aa22:	232d      	movs	r3, #45	@ 0x2d
 800aa24:	9a03      	ldr	r2, [sp, #12]
 800aa26:	4276      	negs	r6, r6
 800aa28:	7013      	strb	r3, [r2, #0]
 800aa2a:	4b5e      	ldr	r3, [pc, #376]	@ (800aba4 <_printf_i+0x214>)
 800aa2c:	270a      	movs	r7, #10
 800aa2e:	9304      	str	r3, [sp, #16]
 800aa30:	e018      	b.n	800aa64 <_printf_i+0xd4>
 800aa32:	6806      	ldr	r6, [r0, #0]
 800aa34:	601a      	str	r2, [r3, #0]
 800aa36:	0649      	lsls	r1, r1, #25
 800aa38:	d5f1      	bpl.n	800aa1e <_printf_i+0x8e>
 800aa3a:	b236      	sxth	r6, r6
 800aa3c:	e7ef      	b.n	800aa1e <_printf_i+0x8e>
 800aa3e:	6808      	ldr	r0, [r1, #0]
 800aa40:	6819      	ldr	r1, [r3, #0]
 800aa42:	c940      	ldmia	r1!, {r6}
 800aa44:	0605      	lsls	r5, r0, #24
 800aa46:	d402      	bmi.n	800aa4e <_printf_i+0xbe>
 800aa48:	0640      	lsls	r0, r0, #25
 800aa4a:	d500      	bpl.n	800aa4e <_printf_i+0xbe>
 800aa4c:	b2b6      	uxth	r6, r6
 800aa4e:	6019      	str	r1, [r3, #0]
 800aa50:	4b54      	ldr	r3, [pc, #336]	@ (800aba4 <_printf_i+0x214>)
 800aa52:	270a      	movs	r7, #10
 800aa54:	9304      	str	r3, [sp, #16]
 800aa56:	2a6f      	cmp	r2, #111	@ 0x6f
 800aa58:	d100      	bne.n	800aa5c <_printf_i+0xcc>
 800aa5a:	3f02      	subs	r7, #2
 800aa5c:	0023      	movs	r3, r4
 800aa5e:	2200      	movs	r2, #0
 800aa60:	3343      	adds	r3, #67	@ 0x43
 800aa62:	701a      	strb	r2, [r3, #0]
 800aa64:	6863      	ldr	r3, [r4, #4]
 800aa66:	60a3      	str	r3, [r4, #8]
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	db03      	blt.n	800aa74 <_printf_i+0xe4>
 800aa6c:	2104      	movs	r1, #4
 800aa6e:	6822      	ldr	r2, [r4, #0]
 800aa70:	438a      	bics	r2, r1
 800aa72:	6022      	str	r2, [r4, #0]
 800aa74:	2e00      	cmp	r6, #0
 800aa76:	d102      	bne.n	800aa7e <_printf_i+0xee>
 800aa78:	9d03      	ldr	r5, [sp, #12]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d00c      	beq.n	800aa98 <_printf_i+0x108>
 800aa7e:	9d03      	ldr	r5, [sp, #12]
 800aa80:	0030      	movs	r0, r6
 800aa82:	0039      	movs	r1, r7
 800aa84:	f7f5 fbe2 	bl	800024c <__aeabi_uidivmod>
 800aa88:	9b04      	ldr	r3, [sp, #16]
 800aa8a:	3d01      	subs	r5, #1
 800aa8c:	5c5b      	ldrb	r3, [r3, r1]
 800aa8e:	702b      	strb	r3, [r5, #0]
 800aa90:	0033      	movs	r3, r6
 800aa92:	0006      	movs	r6, r0
 800aa94:	429f      	cmp	r7, r3
 800aa96:	d9f3      	bls.n	800aa80 <_printf_i+0xf0>
 800aa98:	2f08      	cmp	r7, #8
 800aa9a:	d109      	bne.n	800aab0 <_printf_i+0x120>
 800aa9c:	6823      	ldr	r3, [r4, #0]
 800aa9e:	07db      	lsls	r3, r3, #31
 800aaa0:	d506      	bpl.n	800aab0 <_printf_i+0x120>
 800aaa2:	6862      	ldr	r2, [r4, #4]
 800aaa4:	6923      	ldr	r3, [r4, #16]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	dc02      	bgt.n	800aab0 <_printf_i+0x120>
 800aaaa:	2330      	movs	r3, #48	@ 0x30
 800aaac:	3d01      	subs	r5, #1
 800aaae:	702b      	strb	r3, [r5, #0]
 800aab0:	9b03      	ldr	r3, [sp, #12]
 800aab2:	1b5b      	subs	r3, r3, r5
 800aab4:	6123      	str	r3, [r4, #16]
 800aab6:	9b07      	ldr	r3, [sp, #28]
 800aab8:	0021      	movs	r1, r4
 800aaba:	9300      	str	r3, [sp, #0]
 800aabc:	9805      	ldr	r0, [sp, #20]
 800aabe:	9b06      	ldr	r3, [sp, #24]
 800aac0:	aa09      	add	r2, sp, #36	@ 0x24
 800aac2:	f7ff fef5 	bl	800a8b0 <_printf_common>
 800aac6:	3001      	adds	r0, #1
 800aac8:	d148      	bne.n	800ab5c <_printf_i+0x1cc>
 800aaca:	2001      	movs	r0, #1
 800aacc:	4240      	negs	r0, r0
 800aace:	b00b      	add	sp, #44	@ 0x2c
 800aad0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aad2:	2220      	movs	r2, #32
 800aad4:	6809      	ldr	r1, [r1, #0]
 800aad6:	430a      	orrs	r2, r1
 800aad8:	6022      	str	r2, [r4, #0]
 800aada:	2278      	movs	r2, #120	@ 0x78
 800aadc:	4932      	ldr	r1, [pc, #200]	@ (800aba8 <_printf_i+0x218>)
 800aade:	9104      	str	r1, [sp, #16]
 800aae0:	0021      	movs	r1, r4
 800aae2:	3145      	adds	r1, #69	@ 0x45
 800aae4:	700a      	strb	r2, [r1, #0]
 800aae6:	6819      	ldr	r1, [r3, #0]
 800aae8:	6822      	ldr	r2, [r4, #0]
 800aaea:	c940      	ldmia	r1!, {r6}
 800aaec:	0610      	lsls	r0, r2, #24
 800aaee:	d402      	bmi.n	800aaf6 <_printf_i+0x166>
 800aaf0:	0650      	lsls	r0, r2, #25
 800aaf2:	d500      	bpl.n	800aaf6 <_printf_i+0x166>
 800aaf4:	b2b6      	uxth	r6, r6
 800aaf6:	6019      	str	r1, [r3, #0]
 800aaf8:	07d3      	lsls	r3, r2, #31
 800aafa:	d502      	bpl.n	800ab02 <_printf_i+0x172>
 800aafc:	2320      	movs	r3, #32
 800aafe:	4313      	orrs	r3, r2
 800ab00:	6023      	str	r3, [r4, #0]
 800ab02:	2e00      	cmp	r6, #0
 800ab04:	d001      	beq.n	800ab0a <_printf_i+0x17a>
 800ab06:	2710      	movs	r7, #16
 800ab08:	e7a8      	b.n	800aa5c <_printf_i+0xcc>
 800ab0a:	2220      	movs	r2, #32
 800ab0c:	6823      	ldr	r3, [r4, #0]
 800ab0e:	4393      	bics	r3, r2
 800ab10:	6023      	str	r3, [r4, #0]
 800ab12:	e7f8      	b.n	800ab06 <_printf_i+0x176>
 800ab14:	681a      	ldr	r2, [r3, #0]
 800ab16:	680d      	ldr	r5, [r1, #0]
 800ab18:	1d10      	adds	r0, r2, #4
 800ab1a:	6949      	ldr	r1, [r1, #20]
 800ab1c:	6018      	str	r0, [r3, #0]
 800ab1e:	6813      	ldr	r3, [r2, #0]
 800ab20:	062e      	lsls	r6, r5, #24
 800ab22:	d501      	bpl.n	800ab28 <_printf_i+0x198>
 800ab24:	6019      	str	r1, [r3, #0]
 800ab26:	e002      	b.n	800ab2e <_printf_i+0x19e>
 800ab28:	066d      	lsls	r5, r5, #25
 800ab2a:	d5fb      	bpl.n	800ab24 <_printf_i+0x194>
 800ab2c:	8019      	strh	r1, [r3, #0]
 800ab2e:	2300      	movs	r3, #0
 800ab30:	9d03      	ldr	r5, [sp, #12]
 800ab32:	6123      	str	r3, [r4, #16]
 800ab34:	e7bf      	b.n	800aab6 <_printf_i+0x126>
 800ab36:	681a      	ldr	r2, [r3, #0]
 800ab38:	1d11      	adds	r1, r2, #4
 800ab3a:	6019      	str	r1, [r3, #0]
 800ab3c:	6815      	ldr	r5, [r2, #0]
 800ab3e:	2100      	movs	r1, #0
 800ab40:	0028      	movs	r0, r5
 800ab42:	6862      	ldr	r2, [r4, #4]
 800ab44:	f000 f9c9 	bl	800aeda <memchr>
 800ab48:	2800      	cmp	r0, #0
 800ab4a:	d001      	beq.n	800ab50 <_printf_i+0x1c0>
 800ab4c:	1b40      	subs	r0, r0, r5
 800ab4e:	6060      	str	r0, [r4, #4]
 800ab50:	6863      	ldr	r3, [r4, #4]
 800ab52:	6123      	str	r3, [r4, #16]
 800ab54:	2300      	movs	r3, #0
 800ab56:	9a03      	ldr	r2, [sp, #12]
 800ab58:	7013      	strb	r3, [r2, #0]
 800ab5a:	e7ac      	b.n	800aab6 <_printf_i+0x126>
 800ab5c:	002a      	movs	r2, r5
 800ab5e:	6923      	ldr	r3, [r4, #16]
 800ab60:	9906      	ldr	r1, [sp, #24]
 800ab62:	9805      	ldr	r0, [sp, #20]
 800ab64:	9d07      	ldr	r5, [sp, #28]
 800ab66:	47a8      	blx	r5
 800ab68:	3001      	adds	r0, #1
 800ab6a:	d0ae      	beq.n	800aaca <_printf_i+0x13a>
 800ab6c:	6823      	ldr	r3, [r4, #0]
 800ab6e:	079b      	lsls	r3, r3, #30
 800ab70:	d415      	bmi.n	800ab9e <_printf_i+0x20e>
 800ab72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab74:	68e0      	ldr	r0, [r4, #12]
 800ab76:	4298      	cmp	r0, r3
 800ab78:	daa9      	bge.n	800aace <_printf_i+0x13e>
 800ab7a:	0018      	movs	r0, r3
 800ab7c:	e7a7      	b.n	800aace <_printf_i+0x13e>
 800ab7e:	0022      	movs	r2, r4
 800ab80:	2301      	movs	r3, #1
 800ab82:	9906      	ldr	r1, [sp, #24]
 800ab84:	9805      	ldr	r0, [sp, #20]
 800ab86:	9e07      	ldr	r6, [sp, #28]
 800ab88:	3219      	adds	r2, #25
 800ab8a:	47b0      	blx	r6
 800ab8c:	3001      	adds	r0, #1
 800ab8e:	d09c      	beq.n	800aaca <_printf_i+0x13a>
 800ab90:	3501      	adds	r5, #1
 800ab92:	68e3      	ldr	r3, [r4, #12]
 800ab94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab96:	1a9b      	subs	r3, r3, r2
 800ab98:	42ab      	cmp	r3, r5
 800ab9a:	dcf0      	bgt.n	800ab7e <_printf_i+0x1ee>
 800ab9c:	e7e9      	b.n	800ab72 <_printf_i+0x1e2>
 800ab9e:	2500      	movs	r5, #0
 800aba0:	e7f7      	b.n	800ab92 <_printf_i+0x202>
 800aba2:	46c0      	nop			@ (mov r8, r8)
 800aba4:	0800ce7e 	.word	0x0800ce7e
 800aba8:	0800ce8f 	.word	0x0800ce8f

0800abac <std>:
 800abac:	2300      	movs	r3, #0
 800abae:	b510      	push	{r4, lr}
 800abb0:	0004      	movs	r4, r0
 800abb2:	6003      	str	r3, [r0, #0]
 800abb4:	6043      	str	r3, [r0, #4]
 800abb6:	6083      	str	r3, [r0, #8]
 800abb8:	8181      	strh	r1, [r0, #12]
 800abba:	6643      	str	r3, [r0, #100]	@ 0x64
 800abbc:	81c2      	strh	r2, [r0, #14]
 800abbe:	6103      	str	r3, [r0, #16]
 800abc0:	6143      	str	r3, [r0, #20]
 800abc2:	6183      	str	r3, [r0, #24]
 800abc4:	0019      	movs	r1, r3
 800abc6:	2208      	movs	r2, #8
 800abc8:	305c      	adds	r0, #92	@ 0x5c
 800abca:	f000 f8ff 	bl	800adcc <memset>
 800abce:	4b0b      	ldr	r3, [pc, #44]	@ (800abfc <std+0x50>)
 800abd0:	6224      	str	r4, [r4, #32]
 800abd2:	6263      	str	r3, [r4, #36]	@ 0x24
 800abd4:	4b0a      	ldr	r3, [pc, #40]	@ (800ac00 <std+0x54>)
 800abd6:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abd8:	4b0a      	ldr	r3, [pc, #40]	@ (800ac04 <std+0x58>)
 800abda:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abdc:	4b0a      	ldr	r3, [pc, #40]	@ (800ac08 <std+0x5c>)
 800abde:	6323      	str	r3, [r4, #48]	@ 0x30
 800abe0:	4b0a      	ldr	r3, [pc, #40]	@ (800ac0c <std+0x60>)
 800abe2:	429c      	cmp	r4, r3
 800abe4:	d005      	beq.n	800abf2 <std+0x46>
 800abe6:	4b0a      	ldr	r3, [pc, #40]	@ (800ac10 <std+0x64>)
 800abe8:	429c      	cmp	r4, r3
 800abea:	d002      	beq.n	800abf2 <std+0x46>
 800abec:	4b09      	ldr	r3, [pc, #36]	@ (800ac14 <std+0x68>)
 800abee:	429c      	cmp	r4, r3
 800abf0:	d103      	bne.n	800abfa <std+0x4e>
 800abf2:	0020      	movs	r0, r4
 800abf4:	3058      	adds	r0, #88	@ 0x58
 800abf6:	f000 f96d 	bl	800aed4 <__retarget_lock_init_recursive>
 800abfa:	bd10      	pop	{r4, pc}
 800abfc:	0800ad35 	.word	0x0800ad35
 800ac00:	0800ad5d 	.word	0x0800ad5d
 800ac04:	0800ad95 	.word	0x0800ad95
 800ac08:	0800adc1 	.word	0x0800adc1
 800ac0c:	200004a4 	.word	0x200004a4
 800ac10:	2000050c 	.word	0x2000050c
 800ac14:	20000574 	.word	0x20000574

0800ac18 <stdio_exit_handler>:
 800ac18:	b510      	push	{r4, lr}
 800ac1a:	4a03      	ldr	r2, [pc, #12]	@ (800ac28 <stdio_exit_handler+0x10>)
 800ac1c:	4903      	ldr	r1, [pc, #12]	@ (800ac2c <stdio_exit_handler+0x14>)
 800ac1e:	4804      	ldr	r0, [pc, #16]	@ (800ac30 <stdio_exit_handler+0x18>)
 800ac20:	f000 f86c 	bl	800acfc <_fwalk_sglue>
 800ac24:	bd10      	pop	{r4, pc}
 800ac26:	46c0      	nop			@ (mov r8, r8)
 800ac28:	2000000c 	.word	0x2000000c
 800ac2c:	0800c8dd 	.word	0x0800c8dd
 800ac30:	2000001c 	.word	0x2000001c

0800ac34 <cleanup_stdio>:
 800ac34:	6841      	ldr	r1, [r0, #4]
 800ac36:	4b0b      	ldr	r3, [pc, #44]	@ (800ac64 <cleanup_stdio+0x30>)
 800ac38:	b510      	push	{r4, lr}
 800ac3a:	0004      	movs	r4, r0
 800ac3c:	4299      	cmp	r1, r3
 800ac3e:	d001      	beq.n	800ac44 <cleanup_stdio+0x10>
 800ac40:	f001 fe4c 	bl	800c8dc <_fflush_r>
 800ac44:	68a1      	ldr	r1, [r4, #8]
 800ac46:	4b08      	ldr	r3, [pc, #32]	@ (800ac68 <cleanup_stdio+0x34>)
 800ac48:	4299      	cmp	r1, r3
 800ac4a:	d002      	beq.n	800ac52 <cleanup_stdio+0x1e>
 800ac4c:	0020      	movs	r0, r4
 800ac4e:	f001 fe45 	bl	800c8dc <_fflush_r>
 800ac52:	68e1      	ldr	r1, [r4, #12]
 800ac54:	4b05      	ldr	r3, [pc, #20]	@ (800ac6c <cleanup_stdio+0x38>)
 800ac56:	4299      	cmp	r1, r3
 800ac58:	d002      	beq.n	800ac60 <cleanup_stdio+0x2c>
 800ac5a:	0020      	movs	r0, r4
 800ac5c:	f001 fe3e 	bl	800c8dc <_fflush_r>
 800ac60:	bd10      	pop	{r4, pc}
 800ac62:	46c0      	nop			@ (mov r8, r8)
 800ac64:	200004a4 	.word	0x200004a4
 800ac68:	2000050c 	.word	0x2000050c
 800ac6c:	20000574 	.word	0x20000574

0800ac70 <global_stdio_init.part.0>:
 800ac70:	b510      	push	{r4, lr}
 800ac72:	4b09      	ldr	r3, [pc, #36]	@ (800ac98 <global_stdio_init.part.0+0x28>)
 800ac74:	4a09      	ldr	r2, [pc, #36]	@ (800ac9c <global_stdio_init.part.0+0x2c>)
 800ac76:	2104      	movs	r1, #4
 800ac78:	601a      	str	r2, [r3, #0]
 800ac7a:	4809      	ldr	r0, [pc, #36]	@ (800aca0 <global_stdio_init.part.0+0x30>)
 800ac7c:	2200      	movs	r2, #0
 800ac7e:	f7ff ff95 	bl	800abac <std>
 800ac82:	2201      	movs	r2, #1
 800ac84:	2109      	movs	r1, #9
 800ac86:	4807      	ldr	r0, [pc, #28]	@ (800aca4 <global_stdio_init.part.0+0x34>)
 800ac88:	f7ff ff90 	bl	800abac <std>
 800ac8c:	2202      	movs	r2, #2
 800ac8e:	2112      	movs	r1, #18
 800ac90:	4805      	ldr	r0, [pc, #20]	@ (800aca8 <global_stdio_init.part.0+0x38>)
 800ac92:	f7ff ff8b 	bl	800abac <std>
 800ac96:	bd10      	pop	{r4, pc}
 800ac98:	200005dc 	.word	0x200005dc
 800ac9c:	0800ac19 	.word	0x0800ac19
 800aca0:	200004a4 	.word	0x200004a4
 800aca4:	2000050c 	.word	0x2000050c
 800aca8:	20000574 	.word	0x20000574

0800acac <__sfp_lock_acquire>:
 800acac:	b510      	push	{r4, lr}
 800acae:	4802      	ldr	r0, [pc, #8]	@ (800acb8 <__sfp_lock_acquire+0xc>)
 800acb0:	f000 f911 	bl	800aed6 <__retarget_lock_acquire_recursive>
 800acb4:	bd10      	pop	{r4, pc}
 800acb6:	46c0      	nop			@ (mov r8, r8)
 800acb8:	200005e5 	.word	0x200005e5

0800acbc <__sfp_lock_release>:
 800acbc:	b510      	push	{r4, lr}
 800acbe:	4802      	ldr	r0, [pc, #8]	@ (800acc8 <__sfp_lock_release+0xc>)
 800acc0:	f000 f90a 	bl	800aed8 <__retarget_lock_release_recursive>
 800acc4:	bd10      	pop	{r4, pc}
 800acc6:	46c0      	nop			@ (mov r8, r8)
 800acc8:	200005e5 	.word	0x200005e5

0800accc <__sinit>:
 800accc:	b510      	push	{r4, lr}
 800acce:	0004      	movs	r4, r0
 800acd0:	f7ff ffec 	bl	800acac <__sfp_lock_acquire>
 800acd4:	6a23      	ldr	r3, [r4, #32]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d002      	beq.n	800ace0 <__sinit+0x14>
 800acda:	f7ff ffef 	bl	800acbc <__sfp_lock_release>
 800acde:	bd10      	pop	{r4, pc}
 800ace0:	4b04      	ldr	r3, [pc, #16]	@ (800acf4 <__sinit+0x28>)
 800ace2:	6223      	str	r3, [r4, #32]
 800ace4:	4b04      	ldr	r3, [pc, #16]	@ (800acf8 <__sinit+0x2c>)
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d1f6      	bne.n	800acda <__sinit+0xe>
 800acec:	f7ff ffc0 	bl	800ac70 <global_stdio_init.part.0>
 800acf0:	e7f3      	b.n	800acda <__sinit+0xe>
 800acf2:	46c0      	nop			@ (mov r8, r8)
 800acf4:	0800ac35 	.word	0x0800ac35
 800acf8:	200005dc 	.word	0x200005dc

0800acfc <_fwalk_sglue>:
 800acfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acfe:	0014      	movs	r4, r2
 800ad00:	2600      	movs	r6, #0
 800ad02:	9000      	str	r0, [sp, #0]
 800ad04:	9101      	str	r1, [sp, #4]
 800ad06:	68a5      	ldr	r5, [r4, #8]
 800ad08:	6867      	ldr	r7, [r4, #4]
 800ad0a:	3f01      	subs	r7, #1
 800ad0c:	d504      	bpl.n	800ad18 <_fwalk_sglue+0x1c>
 800ad0e:	6824      	ldr	r4, [r4, #0]
 800ad10:	2c00      	cmp	r4, #0
 800ad12:	d1f8      	bne.n	800ad06 <_fwalk_sglue+0xa>
 800ad14:	0030      	movs	r0, r6
 800ad16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ad18:	89ab      	ldrh	r3, [r5, #12]
 800ad1a:	2b01      	cmp	r3, #1
 800ad1c:	d908      	bls.n	800ad30 <_fwalk_sglue+0x34>
 800ad1e:	220e      	movs	r2, #14
 800ad20:	5eab      	ldrsh	r3, [r5, r2]
 800ad22:	3301      	adds	r3, #1
 800ad24:	d004      	beq.n	800ad30 <_fwalk_sglue+0x34>
 800ad26:	0029      	movs	r1, r5
 800ad28:	9800      	ldr	r0, [sp, #0]
 800ad2a:	9b01      	ldr	r3, [sp, #4]
 800ad2c:	4798      	blx	r3
 800ad2e:	4306      	orrs	r6, r0
 800ad30:	3568      	adds	r5, #104	@ 0x68
 800ad32:	e7ea      	b.n	800ad0a <_fwalk_sglue+0xe>

0800ad34 <__sread>:
 800ad34:	b570      	push	{r4, r5, r6, lr}
 800ad36:	000c      	movs	r4, r1
 800ad38:	250e      	movs	r5, #14
 800ad3a:	5f49      	ldrsh	r1, [r1, r5]
 800ad3c:	f000 f878 	bl	800ae30 <_read_r>
 800ad40:	2800      	cmp	r0, #0
 800ad42:	db03      	blt.n	800ad4c <__sread+0x18>
 800ad44:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800ad46:	181b      	adds	r3, r3, r0
 800ad48:	6563      	str	r3, [r4, #84]	@ 0x54
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}
 800ad4c:	89a3      	ldrh	r3, [r4, #12]
 800ad4e:	4a02      	ldr	r2, [pc, #8]	@ (800ad58 <__sread+0x24>)
 800ad50:	4013      	ands	r3, r2
 800ad52:	81a3      	strh	r3, [r4, #12]
 800ad54:	e7f9      	b.n	800ad4a <__sread+0x16>
 800ad56:	46c0      	nop			@ (mov r8, r8)
 800ad58:	ffffefff 	.word	0xffffefff

0800ad5c <__swrite>:
 800ad5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad5e:	001f      	movs	r7, r3
 800ad60:	898b      	ldrh	r3, [r1, #12]
 800ad62:	0005      	movs	r5, r0
 800ad64:	000c      	movs	r4, r1
 800ad66:	0016      	movs	r6, r2
 800ad68:	05db      	lsls	r3, r3, #23
 800ad6a:	d505      	bpl.n	800ad78 <__swrite+0x1c>
 800ad6c:	230e      	movs	r3, #14
 800ad6e:	5ec9      	ldrsh	r1, [r1, r3]
 800ad70:	2200      	movs	r2, #0
 800ad72:	2302      	movs	r3, #2
 800ad74:	f000 f848 	bl	800ae08 <_lseek_r>
 800ad78:	89a3      	ldrh	r3, [r4, #12]
 800ad7a:	4a05      	ldr	r2, [pc, #20]	@ (800ad90 <__swrite+0x34>)
 800ad7c:	0028      	movs	r0, r5
 800ad7e:	4013      	ands	r3, r2
 800ad80:	81a3      	strh	r3, [r4, #12]
 800ad82:	0032      	movs	r2, r6
 800ad84:	230e      	movs	r3, #14
 800ad86:	5ee1      	ldrsh	r1, [r4, r3]
 800ad88:	003b      	movs	r3, r7
 800ad8a:	f000 f865 	bl	800ae58 <_write_r>
 800ad8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad90:	ffffefff 	.word	0xffffefff

0800ad94 <__sseek>:
 800ad94:	b570      	push	{r4, r5, r6, lr}
 800ad96:	000c      	movs	r4, r1
 800ad98:	250e      	movs	r5, #14
 800ad9a:	5f49      	ldrsh	r1, [r1, r5]
 800ad9c:	f000 f834 	bl	800ae08 <_lseek_r>
 800ada0:	89a3      	ldrh	r3, [r4, #12]
 800ada2:	1c42      	adds	r2, r0, #1
 800ada4:	d103      	bne.n	800adae <__sseek+0x1a>
 800ada6:	4a05      	ldr	r2, [pc, #20]	@ (800adbc <__sseek+0x28>)
 800ada8:	4013      	ands	r3, r2
 800adaa:	81a3      	strh	r3, [r4, #12]
 800adac:	bd70      	pop	{r4, r5, r6, pc}
 800adae:	2280      	movs	r2, #128	@ 0x80
 800adb0:	0152      	lsls	r2, r2, #5
 800adb2:	4313      	orrs	r3, r2
 800adb4:	81a3      	strh	r3, [r4, #12]
 800adb6:	6560      	str	r0, [r4, #84]	@ 0x54
 800adb8:	e7f8      	b.n	800adac <__sseek+0x18>
 800adba:	46c0      	nop			@ (mov r8, r8)
 800adbc:	ffffefff 	.word	0xffffefff

0800adc0 <__sclose>:
 800adc0:	b510      	push	{r4, lr}
 800adc2:	230e      	movs	r3, #14
 800adc4:	5ec9      	ldrsh	r1, [r1, r3]
 800adc6:	f000 f80d 	bl	800ade4 <_close_r>
 800adca:	bd10      	pop	{r4, pc}

0800adcc <memset>:
 800adcc:	0003      	movs	r3, r0
 800adce:	1882      	adds	r2, r0, r2
 800add0:	4293      	cmp	r3, r2
 800add2:	d100      	bne.n	800add6 <memset+0xa>
 800add4:	4770      	bx	lr
 800add6:	7019      	strb	r1, [r3, #0]
 800add8:	3301      	adds	r3, #1
 800adda:	e7f9      	b.n	800add0 <memset+0x4>

0800addc <_localeconv_r>:
 800addc:	4800      	ldr	r0, [pc, #0]	@ (800ade0 <_localeconv_r+0x4>)
 800adde:	4770      	bx	lr
 800ade0:	20000158 	.word	0x20000158

0800ade4 <_close_r>:
 800ade4:	2300      	movs	r3, #0
 800ade6:	b570      	push	{r4, r5, r6, lr}
 800ade8:	4d06      	ldr	r5, [pc, #24]	@ (800ae04 <_close_r+0x20>)
 800adea:	0004      	movs	r4, r0
 800adec:	0008      	movs	r0, r1
 800adee:	602b      	str	r3, [r5, #0]
 800adf0:	f7fa fcca 	bl	8005788 <_close>
 800adf4:	1c43      	adds	r3, r0, #1
 800adf6:	d103      	bne.n	800ae00 <_close_r+0x1c>
 800adf8:	682b      	ldr	r3, [r5, #0]
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d000      	beq.n	800ae00 <_close_r+0x1c>
 800adfe:	6023      	str	r3, [r4, #0]
 800ae00:	bd70      	pop	{r4, r5, r6, pc}
 800ae02:	46c0      	nop			@ (mov r8, r8)
 800ae04:	200005e0 	.word	0x200005e0

0800ae08 <_lseek_r>:
 800ae08:	b570      	push	{r4, r5, r6, lr}
 800ae0a:	0004      	movs	r4, r0
 800ae0c:	0008      	movs	r0, r1
 800ae0e:	0011      	movs	r1, r2
 800ae10:	001a      	movs	r2, r3
 800ae12:	2300      	movs	r3, #0
 800ae14:	4d05      	ldr	r5, [pc, #20]	@ (800ae2c <_lseek_r+0x24>)
 800ae16:	602b      	str	r3, [r5, #0]
 800ae18:	f7fa fcd7 	bl	80057ca <_lseek>
 800ae1c:	1c43      	adds	r3, r0, #1
 800ae1e:	d103      	bne.n	800ae28 <_lseek_r+0x20>
 800ae20:	682b      	ldr	r3, [r5, #0]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d000      	beq.n	800ae28 <_lseek_r+0x20>
 800ae26:	6023      	str	r3, [r4, #0]
 800ae28:	bd70      	pop	{r4, r5, r6, pc}
 800ae2a:	46c0      	nop			@ (mov r8, r8)
 800ae2c:	200005e0 	.word	0x200005e0

0800ae30 <_read_r>:
 800ae30:	b570      	push	{r4, r5, r6, lr}
 800ae32:	0004      	movs	r4, r0
 800ae34:	0008      	movs	r0, r1
 800ae36:	0011      	movs	r1, r2
 800ae38:	001a      	movs	r2, r3
 800ae3a:	2300      	movs	r3, #0
 800ae3c:	4d05      	ldr	r5, [pc, #20]	@ (800ae54 <_read_r+0x24>)
 800ae3e:	602b      	str	r3, [r5, #0]
 800ae40:	f7fa fc69 	bl	8005716 <_read>
 800ae44:	1c43      	adds	r3, r0, #1
 800ae46:	d103      	bne.n	800ae50 <_read_r+0x20>
 800ae48:	682b      	ldr	r3, [r5, #0]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d000      	beq.n	800ae50 <_read_r+0x20>
 800ae4e:	6023      	str	r3, [r4, #0]
 800ae50:	bd70      	pop	{r4, r5, r6, pc}
 800ae52:	46c0      	nop			@ (mov r8, r8)
 800ae54:	200005e0 	.word	0x200005e0

0800ae58 <_write_r>:
 800ae58:	b570      	push	{r4, r5, r6, lr}
 800ae5a:	0004      	movs	r4, r0
 800ae5c:	0008      	movs	r0, r1
 800ae5e:	0011      	movs	r1, r2
 800ae60:	001a      	movs	r2, r3
 800ae62:	2300      	movs	r3, #0
 800ae64:	4d05      	ldr	r5, [pc, #20]	@ (800ae7c <_write_r+0x24>)
 800ae66:	602b      	str	r3, [r5, #0]
 800ae68:	f7fa fc72 	bl	8005750 <_write>
 800ae6c:	1c43      	adds	r3, r0, #1
 800ae6e:	d103      	bne.n	800ae78 <_write_r+0x20>
 800ae70:	682b      	ldr	r3, [r5, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d000      	beq.n	800ae78 <_write_r+0x20>
 800ae76:	6023      	str	r3, [r4, #0]
 800ae78:	bd70      	pop	{r4, r5, r6, pc}
 800ae7a:	46c0      	nop			@ (mov r8, r8)
 800ae7c:	200005e0 	.word	0x200005e0

0800ae80 <__errno>:
 800ae80:	4b01      	ldr	r3, [pc, #4]	@ (800ae88 <__errno+0x8>)
 800ae82:	6818      	ldr	r0, [r3, #0]
 800ae84:	4770      	bx	lr
 800ae86:	46c0      	nop			@ (mov r8, r8)
 800ae88:	20000018 	.word	0x20000018

0800ae8c <__libc_init_array>:
 800ae8c:	b570      	push	{r4, r5, r6, lr}
 800ae8e:	2600      	movs	r6, #0
 800ae90:	4c0c      	ldr	r4, [pc, #48]	@ (800aec4 <__libc_init_array+0x38>)
 800ae92:	4d0d      	ldr	r5, [pc, #52]	@ (800aec8 <__libc_init_array+0x3c>)
 800ae94:	1b64      	subs	r4, r4, r5
 800ae96:	10a4      	asrs	r4, r4, #2
 800ae98:	42a6      	cmp	r6, r4
 800ae9a:	d109      	bne.n	800aeb0 <__libc_init_array+0x24>
 800ae9c:	2600      	movs	r6, #0
 800ae9e:	f001 ff5f 	bl	800cd60 <_init>
 800aea2:	4c0a      	ldr	r4, [pc, #40]	@ (800aecc <__libc_init_array+0x40>)
 800aea4:	4d0a      	ldr	r5, [pc, #40]	@ (800aed0 <__libc_init_array+0x44>)
 800aea6:	1b64      	subs	r4, r4, r5
 800aea8:	10a4      	asrs	r4, r4, #2
 800aeaa:	42a6      	cmp	r6, r4
 800aeac:	d105      	bne.n	800aeba <__libc_init_array+0x2e>
 800aeae:	bd70      	pop	{r4, r5, r6, pc}
 800aeb0:	00b3      	lsls	r3, r6, #2
 800aeb2:	58eb      	ldr	r3, [r5, r3]
 800aeb4:	4798      	blx	r3
 800aeb6:	3601      	adds	r6, #1
 800aeb8:	e7ee      	b.n	800ae98 <__libc_init_array+0xc>
 800aeba:	00b3      	lsls	r3, r6, #2
 800aebc:	58eb      	ldr	r3, [r5, r3]
 800aebe:	4798      	blx	r3
 800aec0:	3601      	adds	r6, #1
 800aec2:	e7f2      	b.n	800aeaa <__libc_init_array+0x1e>
 800aec4:	0800d1e8 	.word	0x0800d1e8
 800aec8:	0800d1e8 	.word	0x0800d1e8
 800aecc:	0800d1ec 	.word	0x0800d1ec
 800aed0:	0800d1e8 	.word	0x0800d1e8

0800aed4 <__retarget_lock_init_recursive>:
 800aed4:	4770      	bx	lr

0800aed6 <__retarget_lock_acquire_recursive>:
 800aed6:	4770      	bx	lr

0800aed8 <__retarget_lock_release_recursive>:
 800aed8:	4770      	bx	lr

0800aeda <memchr>:
 800aeda:	b2c9      	uxtb	r1, r1
 800aedc:	1882      	adds	r2, r0, r2
 800aede:	4290      	cmp	r0, r2
 800aee0:	d101      	bne.n	800aee6 <memchr+0xc>
 800aee2:	2000      	movs	r0, #0
 800aee4:	4770      	bx	lr
 800aee6:	7803      	ldrb	r3, [r0, #0]
 800aee8:	428b      	cmp	r3, r1
 800aeea:	d0fb      	beq.n	800aee4 <memchr+0xa>
 800aeec:	3001      	adds	r0, #1
 800aeee:	e7f6      	b.n	800aede <memchr+0x4>

0800aef0 <quorem>:
 800aef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aef2:	6902      	ldr	r2, [r0, #16]
 800aef4:	690f      	ldr	r7, [r1, #16]
 800aef6:	b087      	sub	sp, #28
 800aef8:	0006      	movs	r6, r0
 800aefa:	000b      	movs	r3, r1
 800aefc:	2000      	movs	r0, #0
 800aefe:	9102      	str	r1, [sp, #8]
 800af00:	42ba      	cmp	r2, r7
 800af02:	db6d      	blt.n	800afe0 <quorem+0xf0>
 800af04:	3f01      	subs	r7, #1
 800af06:	00bc      	lsls	r4, r7, #2
 800af08:	3314      	adds	r3, #20
 800af0a:	9305      	str	r3, [sp, #20]
 800af0c:	191b      	adds	r3, r3, r4
 800af0e:	9303      	str	r3, [sp, #12]
 800af10:	0033      	movs	r3, r6
 800af12:	3314      	adds	r3, #20
 800af14:	191c      	adds	r4, r3, r4
 800af16:	9301      	str	r3, [sp, #4]
 800af18:	6823      	ldr	r3, [r4, #0]
 800af1a:	9304      	str	r3, [sp, #16]
 800af1c:	9b03      	ldr	r3, [sp, #12]
 800af1e:	9804      	ldr	r0, [sp, #16]
 800af20:	681d      	ldr	r5, [r3, #0]
 800af22:	3501      	adds	r5, #1
 800af24:	0029      	movs	r1, r5
 800af26:	f7f5 f90b 	bl	8000140 <__udivsi3>
 800af2a:	9b04      	ldr	r3, [sp, #16]
 800af2c:	9000      	str	r0, [sp, #0]
 800af2e:	42ab      	cmp	r3, r5
 800af30:	d32b      	bcc.n	800af8a <quorem+0x9a>
 800af32:	9b05      	ldr	r3, [sp, #20]
 800af34:	9d01      	ldr	r5, [sp, #4]
 800af36:	469c      	mov	ip, r3
 800af38:	2300      	movs	r3, #0
 800af3a:	9305      	str	r3, [sp, #20]
 800af3c:	9304      	str	r3, [sp, #16]
 800af3e:	4662      	mov	r2, ip
 800af40:	ca08      	ldmia	r2!, {r3}
 800af42:	6828      	ldr	r0, [r5, #0]
 800af44:	4694      	mov	ip, r2
 800af46:	9a00      	ldr	r2, [sp, #0]
 800af48:	b299      	uxth	r1, r3
 800af4a:	4351      	muls	r1, r2
 800af4c:	9a05      	ldr	r2, [sp, #20]
 800af4e:	0c1b      	lsrs	r3, r3, #16
 800af50:	1889      	adds	r1, r1, r2
 800af52:	9a00      	ldr	r2, [sp, #0]
 800af54:	4353      	muls	r3, r2
 800af56:	0c0a      	lsrs	r2, r1, #16
 800af58:	189b      	adds	r3, r3, r2
 800af5a:	0c1a      	lsrs	r2, r3, #16
 800af5c:	b289      	uxth	r1, r1
 800af5e:	9205      	str	r2, [sp, #20]
 800af60:	b282      	uxth	r2, r0
 800af62:	1a52      	subs	r2, r2, r1
 800af64:	9904      	ldr	r1, [sp, #16]
 800af66:	0c00      	lsrs	r0, r0, #16
 800af68:	1852      	adds	r2, r2, r1
 800af6a:	b29b      	uxth	r3, r3
 800af6c:	1411      	asrs	r1, r2, #16
 800af6e:	1ac3      	subs	r3, r0, r3
 800af70:	185b      	adds	r3, r3, r1
 800af72:	1419      	asrs	r1, r3, #16
 800af74:	b292      	uxth	r2, r2
 800af76:	041b      	lsls	r3, r3, #16
 800af78:	431a      	orrs	r2, r3
 800af7a:	9b03      	ldr	r3, [sp, #12]
 800af7c:	9104      	str	r1, [sp, #16]
 800af7e:	c504      	stmia	r5!, {r2}
 800af80:	4563      	cmp	r3, ip
 800af82:	d2dc      	bcs.n	800af3e <quorem+0x4e>
 800af84:	6823      	ldr	r3, [r4, #0]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d030      	beq.n	800afec <quorem+0xfc>
 800af8a:	0030      	movs	r0, r6
 800af8c:	9902      	ldr	r1, [sp, #8]
 800af8e:	f001 f9c5 	bl	800c31c <__mcmp>
 800af92:	2800      	cmp	r0, #0
 800af94:	db23      	blt.n	800afde <quorem+0xee>
 800af96:	0034      	movs	r4, r6
 800af98:	2500      	movs	r5, #0
 800af9a:	9902      	ldr	r1, [sp, #8]
 800af9c:	3414      	adds	r4, #20
 800af9e:	3114      	adds	r1, #20
 800afa0:	6823      	ldr	r3, [r4, #0]
 800afa2:	c901      	ldmia	r1!, {r0}
 800afa4:	9302      	str	r3, [sp, #8]
 800afa6:	466b      	mov	r3, sp
 800afa8:	891b      	ldrh	r3, [r3, #8]
 800afaa:	b282      	uxth	r2, r0
 800afac:	1a9a      	subs	r2, r3, r2
 800afae:	9b02      	ldr	r3, [sp, #8]
 800afb0:	1952      	adds	r2, r2, r5
 800afb2:	0c00      	lsrs	r0, r0, #16
 800afb4:	0c1b      	lsrs	r3, r3, #16
 800afb6:	1a1b      	subs	r3, r3, r0
 800afb8:	1410      	asrs	r0, r2, #16
 800afba:	181b      	adds	r3, r3, r0
 800afbc:	141d      	asrs	r5, r3, #16
 800afbe:	b292      	uxth	r2, r2
 800afc0:	041b      	lsls	r3, r3, #16
 800afc2:	431a      	orrs	r2, r3
 800afc4:	9b03      	ldr	r3, [sp, #12]
 800afc6:	c404      	stmia	r4!, {r2}
 800afc8:	428b      	cmp	r3, r1
 800afca:	d2e9      	bcs.n	800afa0 <quorem+0xb0>
 800afcc:	9a01      	ldr	r2, [sp, #4]
 800afce:	00bb      	lsls	r3, r7, #2
 800afd0:	18d3      	adds	r3, r2, r3
 800afd2:	681a      	ldr	r2, [r3, #0]
 800afd4:	2a00      	cmp	r2, #0
 800afd6:	d013      	beq.n	800b000 <quorem+0x110>
 800afd8:	9b00      	ldr	r3, [sp, #0]
 800afda:	3301      	adds	r3, #1
 800afdc:	9300      	str	r3, [sp, #0]
 800afde:	9800      	ldr	r0, [sp, #0]
 800afe0:	b007      	add	sp, #28
 800afe2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afe4:	6823      	ldr	r3, [r4, #0]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d104      	bne.n	800aff4 <quorem+0x104>
 800afea:	3f01      	subs	r7, #1
 800afec:	9b01      	ldr	r3, [sp, #4]
 800afee:	3c04      	subs	r4, #4
 800aff0:	42a3      	cmp	r3, r4
 800aff2:	d3f7      	bcc.n	800afe4 <quorem+0xf4>
 800aff4:	6137      	str	r7, [r6, #16]
 800aff6:	e7c8      	b.n	800af8a <quorem+0x9a>
 800aff8:	681a      	ldr	r2, [r3, #0]
 800affa:	2a00      	cmp	r2, #0
 800affc:	d104      	bne.n	800b008 <quorem+0x118>
 800affe:	3f01      	subs	r7, #1
 800b000:	9a01      	ldr	r2, [sp, #4]
 800b002:	3b04      	subs	r3, #4
 800b004:	429a      	cmp	r2, r3
 800b006:	d3f7      	bcc.n	800aff8 <quorem+0x108>
 800b008:	6137      	str	r7, [r6, #16]
 800b00a:	e7e5      	b.n	800afd8 <quorem+0xe8>

0800b00c <_dtoa_r>:
 800b00c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b00e:	0014      	movs	r4, r2
 800b010:	001d      	movs	r5, r3
 800b012:	69c6      	ldr	r6, [r0, #28]
 800b014:	b09d      	sub	sp, #116	@ 0x74
 800b016:	940a      	str	r4, [sp, #40]	@ 0x28
 800b018:	950b      	str	r5, [sp, #44]	@ 0x2c
 800b01a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800b01c:	9003      	str	r0, [sp, #12]
 800b01e:	2e00      	cmp	r6, #0
 800b020:	d10f      	bne.n	800b042 <_dtoa_r+0x36>
 800b022:	2010      	movs	r0, #16
 800b024:	f000 fe30 	bl	800bc88 <malloc>
 800b028:	9b03      	ldr	r3, [sp, #12]
 800b02a:	1e02      	subs	r2, r0, #0
 800b02c:	61d8      	str	r0, [r3, #28]
 800b02e:	d104      	bne.n	800b03a <_dtoa_r+0x2e>
 800b030:	21ef      	movs	r1, #239	@ 0xef
 800b032:	4bc7      	ldr	r3, [pc, #796]	@ (800b350 <_dtoa_r+0x344>)
 800b034:	48c7      	ldr	r0, [pc, #796]	@ (800b354 <_dtoa_r+0x348>)
 800b036:	f001 fd39 	bl	800caac <__assert_func>
 800b03a:	6046      	str	r6, [r0, #4]
 800b03c:	6086      	str	r6, [r0, #8]
 800b03e:	6006      	str	r6, [r0, #0]
 800b040:	60c6      	str	r6, [r0, #12]
 800b042:	9b03      	ldr	r3, [sp, #12]
 800b044:	69db      	ldr	r3, [r3, #28]
 800b046:	6819      	ldr	r1, [r3, #0]
 800b048:	2900      	cmp	r1, #0
 800b04a:	d00b      	beq.n	800b064 <_dtoa_r+0x58>
 800b04c:	685a      	ldr	r2, [r3, #4]
 800b04e:	2301      	movs	r3, #1
 800b050:	4093      	lsls	r3, r2
 800b052:	604a      	str	r2, [r1, #4]
 800b054:	608b      	str	r3, [r1, #8]
 800b056:	9803      	ldr	r0, [sp, #12]
 800b058:	f000 ff16 	bl	800be88 <_Bfree>
 800b05c:	2200      	movs	r2, #0
 800b05e:	9b03      	ldr	r3, [sp, #12]
 800b060:	69db      	ldr	r3, [r3, #28]
 800b062:	601a      	str	r2, [r3, #0]
 800b064:	2d00      	cmp	r5, #0
 800b066:	da1e      	bge.n	800b0a6 <_dtoa_r+0x9a>
 800b068:	2301      	movs	r3, #1
 800b06a:	603b      	str	r3, [r7, #0]
 800b06c:	006b      	lsls	r3, r5, #1
 800b06e:	085b      	lsrs	r3, r3, #1
 800b070:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b072:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b074:	4bb8      	ldr	r3, [pc, #736]	@ (800b358 <_dtoa_r+0x34c>)
 800b076:	4ab8      	ldr	r2, [pc, #736]	@ (800b358 <_dtoa_r+0x34c>)
 800b078:	403b      	ands	r3, r7
 800b07a:	4293      	cmp	r3, r2
 800b07c:	d116      	bne.n	800b0ac <_dtoa_r+0xa0>
 800b07e:	4bb7      	ldr	r3, [pc, #732]	@ (800b35c <_dtoa_r+0x350>)
 800b080:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b082:	6013      	str	r3, [r2, #0]
 800b084:	033b      	lsls	r3, r7, #12
 800b086:	0b1b      	lsrs	r3, r3, #12
 800b088:	4323      	orrs	r3, r4
 800b08a:	d101      	bne.n	800b090 <_dtoa_r+0x84>
 800b08c:	f000 fd83 	bl	800bb96 <_dtoa_r+0xb8a>
 800b090:	4bb3      	ldr	r3, [pc, #716]	@ (800b360 <_dtoa_r+0x354>)
 800b092:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b094:	9308      	str	r3, [sp, #32]
 800b096:	2a00      	cmp	r2, #0
 800b098:	d002      	beq.n	800b0a0 <_dtoa_r+0x94>
 800b09a:	4bb2      	ldr	r3, [pc, #712]	@ (800b364 <_dtoa_r+0x358>)
 800b09c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b09e:	6013      	str	r3, [r2, #0]
 800b0a0:	9808      	ldr	r0, [sp, #32]
 800b0a2:	b01d      	add	sp, #116	@ 0x74
 800b0a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b0a6:	2300      	movs	r3, #0
 800b0a8:	603b      	str	r3, [r7, #0]
 800b0aa:	e7e2      	b.n	800b072 <_dtoa_r+0x66>
 800b0ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b0b0:	9212      	str	r2, [sp, #72]	@ 0x48
 800b0b2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b0b4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b0b6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	f7f5 f9c6 	bl	800044c <__aeabi_dcmpeq>
 800b0c0:	1e06      	subs	r6, r0, #0
 800b0c2:	d00b      	beq.n	800b0dc <_dtoa_r+0xd0>
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b0c8:	6013      	str	r3, [r2, #0]
 800b0ca:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d002      	beq.n	800b0d6 <_dtoa_r+0xca>
 800b0d0:	4ba5      	ldr	r3, [pc, #660]	@ (800b368 <_dtoa_r+0x35c>)
 800b0d2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800b0d4:	6013      	str	r3, [r2, #0]
 800b0d6:	4ba5      	ldr	r3, [pc, #660]	@ (800b36c <_dtoa_r+0x360>)
 800b0d8:	9308      	str	r3, [sp, #32]
 800b0da:	e7e1      	b.n	800b0a0 <_dtoa_r+0x94>
 800b0dc:	ab1a      	add	r3, sp, #104	@ 0x68
 800b0de:	9301      	str	r3, [sp, #4]
 800b0e0:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b0e2:	9300      	str	r3, [sp, #0]
 800b0e4:	9803      	ldr	r0, [sp, #12]
 800b0e6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b0e8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b0ea:	f001 f9cd 	bl	800c488 <__d2b>
 800b0ee:	007a      	lsls	r2, r7, #1
 800b0f0:	9005      	str	r0, [sp, #20]
 800b0f2:	0d52      	lsrs	r2, r2, #21
 800b0f4:	d100      	bne.n	800b0f8 <_dtoa_r+0xec>
 800b0f6:	e07b      	b.n	800b1f0 <_dtoa_r+0x1e4>
 800b0f8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b0fa:	9618      	str	r6, [sp, #96]	@ 0x60
 800b0fc:	0319      	lsls	r1, r3, #12
 800b0fe:	4b9c      	ldr	r3, [pc, #624]	@ (800b370 <_dtoa_r+0x364>)
 800b100:	0b09      	lsrs	r1, r1, #12
 800b102:	430b      	orrs	r3, r1
 800b104:	499b      	ldr	r1, [pc, #620]	@ (800b374 <_dtoa_r+0x368>)
 800b106:	1857      	adds	r7, r2, r1
 800b108:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b10a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b10c:	0019      	movs	r1, r3
 800b10e:	2200      	movs	r2, #0
 800b110:	4b99      	ldr	r3, [pc, #612]	@ (800b378 <_dtoa_r+0x36c>)
 800b112:	f7f6 fe9f 	bl	8001e54 <__aeabi_dsub>
 800b116:	4a99      	ldr	r2, [pc, #612]	@ (800b37c <_dtoa_r+0x370>)
 800b118:	4b99      	ldr	r3, [pc, #612]	@ (800b380 <_dtoa_r+0x374>)
 800b11a:	f7f6 fbd3 	bl	80018c4 <__aeabi_dmul>
 800b11e:	4a99      	ldr	r2, [pc, #612]	@ (800b384 <_dtoa_r+0x378>)
 800b120:	4b99      	ldr	r3, [pc, #612]	@ (800b388 <_dtoa_r+0x37c>)
 800b122:	f7f5 fc27 	bl	8000974 <__aeabi_dadd>
 800b126:	0004      	movs	r4, r0
 800b128:	0038      	movs	r0, r7
 800b12a:	000d      	movs	r5, r1
 800b12c:	f7f7 fa8c 	bl	8002648 <__aeabi_i2d>
 800b130:	4a96      	ldr	r2, [pc, #600]	@ (800b38c <_dtoa_r+0x380>)
 800b132:	4b97      	ldr	r3, [pc, #604]	@ (800b390 <_dtoa_r+0x384>)
 800b134:	f7f6 fbc6 	bl	80018c4 <__aeabi_dmul>
 800b138:	0002      	movs	r2, r0
 800b13a:	000b      	movs	r3, r1
 800b13c:	0020      	movs	r0, r4
 800b13e:	0029      	movs	r1, r5
 800b140:	f7f5 fc18 	bl	8000974 <__aeabi_dadd>
 800b144:	0004      	movs	r4, r0
 800b146:	000d      	movs	r5, r1
 800b148:	f7f7 fa42 	bl	80025d0 <__aeabi_d2iz>
 800b14c:	2200      	movs	r2, #0
 800b14e:	9004      	str	r0, [sp, #16]
 800b150:	2300      	movs	r3, #0
 800b152:	0020      	movs	r0, r4
 800b154:	0029      	movs	r1, r5
 800b156:	f7f5 f97f 	bl	8000458 <__aeabi_dcmplt>
 800b15a:	2800      	cmp	r0, #0
 800b15c:	d00b      	beq.n	800b176 <_dtoa_r+0x16a>
 800b15e:	9804      	ldr	r0, [sp, #16]
 800b160:	f7f7 fa72 	bl	8002648 <__aeabi_i2d>
 800b164:	002b      	movs	r3, r5
 800b166:	0022      	movs	r2, r4
 800b168:	f7f5 f970 	bl	800044c <__aeabi_dcmpeq>
 800b16c:	4243      	negs	r3, r0
 800b16e:	4158      	adcs	r0, r3
 800b170:	9b04      	ldr	r3, [sp, #16]
 800b172:	1a1b      	subs	r3, r3, r0
 800b174:	9304      	str	r3, [sp, #16]
 800b176:	2301      	movs	r3, #1
 800b178:	9315      	str	r3, [sp, #84]	@ 0x54
 800b17a:	9b04      	ldr	r3, [sp, #16]
 800b17c:	2b16      	cmp	r3, #22
 800b17e:	d810      	bhi.n	800b1a2 <_dtoa_r+0x196>
 800b180:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b182:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b184:	9a04      	ldr	r2, [sp, #16]
 800b186:	4b83      	ldr	r3, [pc, #524]	@ (800b394 <_dtoa_r+0x388>)
 800b188:	00d2      	lsls	r2, r2, #3
 800b18a:	189b      	adds	r3, r3, r2
 800b18c:	681a      	ldr	r2, [r3, #0]
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	f7f5 f962 	bl	8000458 <__aeabi_dcmplt>
 800b194:	2800      	cmp	r0, #0
 800b196:	d047      	beq.n	800b228 <_dtoa_r+0x21c>
 800b198:	9b04      	ldr	r3, [sp, #16]
 800b19a:	3b01      	subs	r3, #1
 800b19c:	9304      	str	r3, [sp, #16]
 800b19e:	2300      	movs	r3, #0
 800b1a0:	9315      	str	r3, [sp, #84]	@ 0x54
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800b1a6:	9206      	str	r2, [sp, #24]
 800b1a8:	1bdb      	subs	r3, r3, r7
 800b1aa:	1e5a      	subs	r2, r3, #1
 800b1ac:	d53e      	bpl.n	800b22c <_dtoa_r+0x220>
 800b1ae:	2201      	movs	r2, #1
 800b1b0:	1ad3      	subs	r3, r2, r3
 800b1b2:	9306      	str	r3, [sp, #24]
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b1b8:	9b04      	ldr	r3, [sp, #16]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	db38      	blt.n	800b230 <_dtoa_r+0x224>
 800b1be:	9a04      	ldr	r2, [sp, #16]
 800b1c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b1c2:	4694      	mov	ip, r2
 800b1c4:	4463      	add	r3, ip
 800b1c6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b1c8:	2300      	movs	r3, #0
 800b1ca:	9214      	str	r2, [sp, #80]	@ 0x50
 800b1cc:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b1ce:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b1d0:	2401      	movs	r4, #1
 800b1d2:	2b09      	cmp	r3, #9
 800b1d4:	d867      	bhi.n	800b2a6 <_dtoa_r+0x29a>
 800b1d6:	2b05      	cmp	r3, #5
 800b1d8:	dd02      	ble.n	800b1e0 <_dtoa_r+0x1d4>
 800b1da:	2400      	movs	r4, #0
 800b1dc:	3b04      	subs	r3, #4
 800b1de:	9322      	str	r3, [sp, #136]	@ 0x88
 800b1e0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b1e2:	1e98      	subs	r0, r3, #2
 800b1e4:	2803      	cmp	r0, #3
 800b1e6:	d867      	bhi.n	800b2b8 <_dtoa_r+0x2ac>
 800b1e8:	f7f4 ff96 	bl	8000118 <__gnu_thumb1_case_uqi>
 800b1ec:	5b383a2b 	.word	0x5b383a2b
 800b1f0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b1f2:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 800b1f4:	18f6      	adds	r6, r6, r3
 800b1f6:	4b68      	ldr	r3, [pc, #416]	@ (800b398 <_dtoa_r+0x38c>)
 800b1f8:	18f2      	adds	r2, r6, r3
 800b1fa:	2a20      	cmp	r2, #32
 800b1fc:	dd0f      	ble.n	800b21e <_dtoa_r+0x212>
 800b1fe:	2340      	movs	r3, #64	@ 0x40
 800b200:	1a9b      	subs	r3, r3, r2
 800b202:	409f      	lsls	r7, r3
 800b204:	4b65      	ldr	r3, [pc, #404]	@ (800b39c <_dtoa_r+0x390>)
 800b206:	0038      	movs	r0, r7
 800b208:	18f3      	adds	r3, r6, r3
 800b20a:	40dc      	lsrs	r4, r3
 800b20c:	4320      	orrs	r0, r4
 800b20e:	f7f7 fa49 	bl	80026a4 <__aeabi_ui2d>
 800b212:	2201      	movs	r2, #1
 800b214:	4b62      	ldr	r3, [pc, #392]	@ (800b3a0 <_dtoa_r+0x394>)
 800b216:	1e77      	subs	r7, r6, #1
 800b218:	18cb      	adds	r3, r1, r3
 800b21a:	9218      	str	r2, [sp, #96]	@ 0x60
 800b21c:	e776      	b.n	800b10c <_dtoa_r+0x100>
 800b21e:	2320      	movs	r3, #32
 800b220:	0020      	movs	r0, r4
 800b222:	1a9b      	subs	r3, r3, r2
 800b224:	4098      	lsls	r0, r3
 800b226:	e7f2      	b.n	800b20e <_dtoa_r+0x202>
 800b228:	9015      	str	r0, [sp, #84]	@ 0x54
 800b22a:	e7ba      	b.n	800b1a2 <_dtoa_r+0x196>
 800b22c:	920d      	str	r2, [sp, #52]	@ 0x34
 800b22e:	e7c3      	b.n	800b1b8 <_dtoa_r+0x1ac>
 800b230:	9b06      	ldr	r3, [sp, #24]
 800b232:	9a04      	ldr	r2, [sp, #16]
 800b234:	1a9b      	subs	r3, r3, r2
 800b236:	9306      	str	r3, [sp, #24]
 800b238:	4253      	negs	r3, r2
 800b23a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b23c:	2300      	movs	r3, #0
 800b23e:	9314      	str	r3, [sp, #80]	@ 0x50
 800b240:	e7c5      	b.n	800b1ce <_dtoa_r+0x1c2>
 800b242:	2300      	movs	r3, #0
 800b244:	9310      	str	r3, [sp, #64]	@ 0x40
 800b246:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b248:	930e      	str	r3, [sp, #56]	@ 0x38
 800b24a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	dc13      	bgt.n	800b278 <_dtoa_r+0x26c>
 800b250:	2301      	movs	r3, #1
 800b252:	001a      	movs	r2, r3
 800b254:	930e      	str	r3, [sp, #56]	@ 0x38
 800b256:	9309      	str	r3, [sp, #36]	@ 0x24
 800b258:	9223      	str	r2, [sp, #140]	@ 0x8c
 800b25a:	e00d      	b.n	800b278 <_dtoa_r+0x26c>
 800b25c:	2301      	movs	r3, #1
 800b25e:	e7f1      	b.n	800b244 <_dtoa_r+0x238>
 800b260:	2300      	movs	r3, #0
 800b262:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b264:	9310      	str	r3, [sp, #64]	@ 0x40
 800b266:	4694      	mov	ip, r2
 800b268:	9b04      	ldr	r3, [sp, #16]
 800b26a:	4463      	add	r3, ip
 800b26c:	930e      	str	r3, [sp, #56]	@ 0x38
 800b26e:	3301      	adds	r3, #1
 800b270:	9309      	str	r3, [sp, #36]	@ 0x24
 800b272:	2b00      	cmp	r3, #0
 800b274:	dc00      	bgt.n	800b278 <_dtoa_r+0x26c>
 800b276:	2301      	movs	r3, #1
 800b278:	9a03      	ldr	r2, [sp, #12]
 800b27a:	2100      	movs	r1, #0
 800b27c:	69d0      	ldr	r0, [r2, #28]
 800b27e:	2204      	movs	r2, #4
 800b280:	0015      	movs	r5, r2
 800b282:	3514      	adds	r5, #20
 800b284:	429d      	cmp	r5, r3
 800b286:	d91b      	bls.n	800b2c0 <_dtoa_r+0x2b4>
 800b288:	6041      	str	r1, [r0, #4]
 800b28a:	9803      	ldr	r0, [sp, #12]
 800b28c:	f000 fdb8 	bl	800be00 <_Balloc>
 800b290:	9008      	str	r0, [sp, #32]
 800b292:	2800      	cmp	r0, #0
 800b294:	d117      	bne.n	800b2c6 <_dtoa_r+0x2ba>
 800b296:	21b0      	movs	r1, #176	@ 0xb0
 800b298:	4b42      	ldr	r3, [pc, #264]	@ (800b3a4 <_dtoa_r+0x398>)
 800b29a:	482e      	ldr	r0, [pc, #184]	@ (800b354 <_dtoa_r+0x348>)
 800b29c:	9a08      	ldr	r2, [sp, #32]
 800b29e:	31ff      	adds	r1, #255	@ 0xff
 800b2a0:	e6c9      	b.n	800b036 <_dtoa_r+0x2a>
 800b2a2:	2301      	movs	r3, #1
 800b2a4:	e7dd      	b.n	800b262 <_dtoa_r+0x256>
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	9410      	str	r4, [sp, #64]	@ 0x40
 800b2aa:	9322      	str	r3, [sp, #136]	@ 0x88
 800b2ac:	3b01      	subs	r3, #1
 800b2ae:	930e      	str	r3, [sp, #56]	@ 0x38
 800b2b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	3313      	adds	r3, #19
 800b2b6:	e7cf      	b.n	800b258 <_dtoa_r+0x24c>
 800b2b8:	2301      	movs	r3, #1
 800b2ba:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2bc:	3b02      	subs	r3, #2
 800b2be:	e7f6      	b.n	800b2ae <_dtoa_r+0x2a2>
 800b2c0:	3101      	adds	r1, #1
 800b2c2:	0052      	lsls	r2, r2, #1
 800b2c4:	e7dc      	b.n	800b280 <_dtoa_r+0x274>
 800b2c6:	9b03      	ldr	r3, [sp, #12]
 800b2c8:	9a08      	ldr	r2, [sp, #32]
 800b2ca:	69db      	ldr	r3, [r3, #28]
 800b2cc:	601a      	str	r2, [r3, #0]
 800b2ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2d0:	2b0e      	cmp	r3, #14
 800b2d2:	d900      	bls.n	800b2d6 <_dtoa_r+0x2ca>
 800b2d4:	e0d9      	b.n	800b48a <_dtoa_r+0x47e>
 800b2d6:	2c00      	cmp	r4, #0
 800b2d8:	d100      	bne.n	800b2dc <_dtoa_r+0x2d0>
 800b2da:	e0d6      	b.n	800b48a <_dtoa_r+0x47e>
 800b2dc:	9b04      	ldr	r3, [sp, #16]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	dd64      	ble.n	800b3ac <_dtoa_r+0x3a0>
 800b2e2:	210f      	movs	r1, #15
 800b2e4:	9a04      	ldr	r2, [sp, #16]
 800b2e6:	4b2b      	ldr	r3, [pc, #172]	@ (800b394 <_dtoa_r+0x388>)
 800b2e8:	400a      	ands	r2, r1
 800b2ea:	00d2      	lsls	r2, r2, #3
 800b2ec:	189b      	adds	r3, r3, r2
 800b2ee:	681e      	ldr	r6, [r3, #0]
 800b2f0:	685f      	ldr	r7, [r3, #4]
 800b2f2:	9b04      	ldr	r3, [sp, #16]
 800b2f4:	2402      	movs	r4, #2
 800b2f6:	111d      	asrs	r5, r3, #4
 800b2f8:	05db      	lsls	r3, r3, #23
 800b2fa:	d50a      	bpl.n	800b312 <_dtoa_r+0x306>
 800b2fc:	4b2a      	ldr	r3, [pc, #168]	@ (800b3a8 <_dtoa_r+0x39c>)
 800b2fe:	400d      	ands	r5, r1
 800b300:	6a1a      	ldr	r2, [r3, #32]
 800b302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b304:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b306:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b308:	f7f5 fe98 	bl	800103c <__aeabi_ddiv>
 800b30c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b30e:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b310:	3401      	adds	r4, #1
 800b312:	4b25      	ldr	r3, [pc, #148]	@ (800b3a8 <_dtoa_r+0x39c>)
 800b314:	930c      	str	r3, [sp, #48]	@ 0x30
 800b316:	2d00      	cmp	r5, #0
 800b318:	d108      	bne.n	800b32c <_dtoa_r+0x320>
 800b31a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b31c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b31e:	0032      	movs	r2, r6
 800b320:	003b      	movs	r3, r7
 800b322:	f7f5 fe8b 	bl	800103c <__aeabi_ddiv>
 800b326:	900a      	str	r0, [sp, #40]	@ 0x28
 800b328:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b32a:	e05a      	b.n	800b3e2 <_dtoa_r+0x3d6>
 800b32c:	2301      	movs	r3, #1
 800b32e:	421d      	tst	r5, r3
 800b330:	d009      	beq.n	800b346 <_dtoa_r+0x33a>
 800b332:	18e4      	adds	r4, r4, r3
 800b334:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b336:	0030      	movs	r0, r6
 800b338:	681a      	ldr	r2, [r3, #0]
 800b33a:	685b      	ldr	r3, [r3, #4]
 800b33c:	0039      	movs	r1, r7
 800b33e:	f7f6 fac1 	bl	80018c4 <__aeabi_dmul>
 800b342:	0006      	movs	r6, r0
 800b344:	000f      	movs	r7, r1
 800b346:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b348:	106d      	asrs	r5, r5, #1
 800b34a:	3308      	adds	r3, #8
 800b34c:	e7e2      	b.n	800b314 <_dtoa_r+0x308>
 800b34e:	46c0      	nop			@ (mov r8, r8)
 800b350:	0800cead 	.word	0x0800cead
 800b354:	0800cec4 	.word	0x0800cec4
 800b358:	7ff00000 	.word	0x7ff00000
 800b35c:	0000270f 	.word	0x0000270f
 800b360:	0800cea9 	.word	0x0800cea9
 800b364:	0800ceac 	.word	0x0800ceac
 800b368:	0800ce7d 	.word	0x0800ce7d
 800b36c:	0800ce7c 	.word	0x0800ce7c
 800b370:	3ff00000 	.word	0x3ff00000
 800b374:	fffffc01 	.word	0xfffffc01
 800b378:	3ff80000 	.word	0x3ff80000
 800b37c:	636f4361 	.word	0x636f4361
 800b380:	3fd287a7 	.word	0x3fd287a7
 800b384:	8b60c8b3 	.word	0x8b60c8b3
 800b388:	3fc68a28 	.word	0x3fc68a28
 800b38c:	509f79fb 	.word	0x509f79fb
 800b390:	3fd34413 	.word	0x3fd34413
 800b394:	0800cfc0 	.word	0x0800cfc0
 800b398:	00000432 	.word	0x00000432
 800b39c:	00000412 	.word	0x00000412
 800b3a0:	fe100000 	.word	0xfe100000
 800b3a4:	0800cf1c 	.word	0x0800cf1c
 800b3a8:	0800cf98 	.word	0x0800cf98
 800b3ac:	9b04      	ldr	r3, [sp, #16]
 800b3ae:	2402      	movs	r4, #2
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d016      	beq.n	800b3e2 <_dtoa_r+0x3d6>
 800b3b4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b3b6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800b3b8:	220f      	movs	r2, #15
 800b3ba:	425d      	negs	r5, r3
 800b3bc:	402a      	ands	r2, r5
 800b3be:	4bd7      	ldr	r3, [pc, #860]	@ (800b71c <_dtoa_r+0x710>)
 800b3c0:	00d2      	lsls	r2, r2, #3
 800b3c2:	189b      	adds	r3, r3, r2
 800b3c4:	681a      	ldr	r2, [r3, #0]
 800b3c6:	685b      	ldr	r3, [r3, #4]
 800b3c8:	f7f6 fa7c 	bl	80018c4 <__aeabi_dmul>
 800b3cc:	2701      	movs	r7, #1
 800b3ce:	2300      	movs	r3, #0
 800b3d0:	900a      	str	r0, [sp, #40]	@ 0x28
 800b3d2:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b3d4:	4ed2      	ldr	r6, [pc, #840]	@ (800b720 <_dtoa_r+0x714>)
 800b3d6:	112d      	asrs	r5, r5, #4
 800b3d8:	2d00      	cmp	r5, #0
 800b3da:	d000      	beq.n	800b3de <_dtoa_r+0x3d2>
 800b3dc:	e0ba      	b.n	800b554 <_dtoa_r+0x548>
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d1a1      	bne.n	800b326 <_dtoa_r+0x31a>
 800b3e2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b3e4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b3e6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d100      	bne.n	800b3ee <_dtoa_r+0x3e2>
 800b3ec:	e0bd      	b.n	800b56a <_dtoa_r+0x55e>
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	0030      	movs	r0, r6
 800b3f2:	0039      	movs	r1, r7
 800b3f4:	4bcb      	ldr	r3, [pc, #812]	@ (800b724 <_dtoa_r+0x718>)
 800b3f6:	f7f5 f82f 	bl	8000458 <__aeabi_dcmplt>
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	d100      	bne.n	800b400 <_dtoa_r+0x3f4>
 800b3fe:	e0b4      	b.n	800b56a <_dtoa_r+0x55e>
 800b400:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b402:	2b00      	cmp	r3, #0
 800b404:	d100      	bne.n	800b408 <_dtoa_r+0x3fc>
 800b406:	e0b0      	b.n	800b56a <_dtoa_r+0x55e>
 800b408:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	dd39      	ble.n	800b482 <_dtoa_r+0x476>
 800b40e:	9b04      	ldr	r3, [sp, #16]
 800b410:	2200      	movs	r2, #0
 800b412:	3b01      	subs	r3, #1
 800b414:	930c      	str	r3, [sp, #48]	@ 0x30
 800b416:	0030      	movs	r0, r6
 800b418:	4bc3      	ldr	r3, [pc, #780]	@ (800b728 <_dtoa_r+0x71c>)
 800b41a:	0039      	movs	r1, r7
 800b41c:	f7f6 fa52 	bl	80018c4 <__aeabi_dmul>
 800b420:	900a      	str	r0, [sp, #40]	@ 0x28
 800b422:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b424:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b426:	3401      	adds	r4, #1
 800b428:	0020      	movs	r0, r4
 800b42a:	9311      	str	r3, [sp, #68]	@ 0x44
 800b42c:	f7f7 f90c 	bl	8002648 <__aeabi_i2d>
 800b430:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b432:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b434:	f7f6 fa46 	bl	80018c4 <__aeabi_dmul>
 800b438:	4bbc      	ldr	r3, [pc, #752]	@ (800b72c <_dtoa_r+0x720>)
 800b43a:	2200      	movs	r2, #0
 800b43c:	f7f5 fa9a 	bl	8000974 <__aeabi_dadd>
 800b440:	4bbb      	ldr	r3, [pc, #748]	@ (800b730 <_dtoa_r+0x724>)
 800b442:	0006      	movs	r6, r0
 800b444:	18cf      	adds	r7, r1, r3
 800b446:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d000      	beq.n	800b44e <_dtoa_r+0x442>
 800b44c:	e091      	b.n	800b572 <_dtoa_r+0x566>
 800b44e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b450:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b452:	2200      	movs	r2, #0
 800b454:	4bb7      	ldr	r3, [pc, #732]	@ (800b734 <_dtoa_r+0x728>)
 800b456:	f7f6 fcfd 	bl	8001e54 <__aeabi_dsub>
 800b45a:	0032      	movs	r2, r6
 800b45c:	003b      	movs	r3, r7
 800b45e:	0004      	movs	r4, r0
 800b460:	000d      	movs	r5, r1
 800b462:	f7f5 f80d 	bl	8000480 <__aeabi_dcmpgt>
 800b466:	2800      	cmp	r0, #0
 800b468:	d000      	beq.n	800b46c <_dtoa_r+0x460>
 800b46a:	e29d      	b.n	800b9a8 <_dtoa_r+0x99c>
 800b46c:	2180      	movs	r1, #128	@ 0x80
 800b46e:	0609      	lsls	r1, r1, #24
 800b470:	187b      	adds	r3, r7, r1
 800b472:	0032      	movs	r2, r6
 800b474:	0020      	movs	r0, r4
 800b476:	0029      	movs	r1, r5
 800b478:	f7f4 ffee 	bl	8000458 <__aeabi_dcmplt>
 800b47c:	2800      	cmp	r0, #0
 800b47e:	d000      	beq.n	800b482 <_dtoa_r+0x476>
 800b480:	e130      	b.n	800b6e4 <_dtoa_r+0x6d8>
 800b482:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b484:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800b486:	930a      	str	r3, [sp, #40]	@ 0x28
 800b488:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b48a:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	da00      	bge.n	800b492 <_dtoa_r+0x486>
 800b490:	e177      	b.n	800b782 <_dtoa_r+0x776>
 800b492:	9a04      	ldr	r2, [sp, #16]
 800b494:	2a0e      	cmp	r2, #14
 800b496:	dd00      	ble.n	800b49a <_dtoa_r+0x48e>
 800b498:	e173      	b.n	800b782 <_dtoa_r+0x776>
 800b49a:	4ba0      	ldr	r3, [pc, #640]	@ (800b71c <_dtoa_r+0x710>)
 800b49c:	00d2      	lsls	r2, r2, #3
 800b49e:	189b      	adds	r3, r3, r2
 800b4a0:	685c      	ldr	r4, [r3, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	9306      	str	r3, [sp, #24]
 800b4a6:	9407      	str	r4, [sp, #28]
 800b4a8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	da03      	bge.n	800b4b6 <_dtoa_r+0x4aa>
 800b4ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	dc00      	bgt.n	800b4b6 <_dtoa_r+0x4aa>
 800b4b4:	e106      	b.n	800b6c4 <_dtoa_r+0x6b8>
 800b4b6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b4b8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800b4ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b4bc:	9d08      	ldr	r5, [sp, #32]
 800b4be:	3b01      	subs	r3, #1
 800b4c0:	195b      	adds	r3, r3, r5
 800b4c2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b4c4:	9a06      	ldr	r2, [sp, #24]
 800b4c6:	9b07      	ldr	r3, [sp, #28]
 800b4c8:	0030      	movs	r0, r6
 800b4ca:	0039      	movs	r1, r7
 800b4cc:	f7f5 fdb6 	bl	800103c <__aeabi_ddiv>
 800b4d0:	f7f7 f87e 	bl	80025d0 <__aeabi_d2iz>
 800b4d4:	9009      	str	r0, [sp, #36]	@ 0x24
 800b4d6:	f7f7 f8b7 	bl	8002648 <__aeabi_i2d>
 800b4da:	9a06      	ldr	r2, [sp, #24]
 800b4dc:	9b07      	ldr	r3, [sp, #28]
 800b4de:	f7f6 f9f1 	bl	80018c4 <__aeabi_dmul>
 800b4e2:	0002      	movs	r2, r0
 800b4e4:	000b      	movs	r3, r1
 800b4e6:	0030      	movs	r0, r6
 800b4e8:	0039      	movs	r1, r7
 800b4ea:	f7f6 fcb3 	bl	8001e54 <__aeabi_dsub>
 800b4ee:	002b      	movs	r3, r5
 800b4f0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b4f2:	3501      	adds	r5, #1
 800b4f4:	3230      	adds	r2, #48	@ 0x30
 800b4f6:	701a      	strb	r2, [r3, #0]
 800b4f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b4fa:	002c      	movs	r4, r5
 800b4fc:	429a      	cmp	r2, r3
 800b4fe:	d000      	beq.n	800b502 <_dtoa_r+0x4f6>
 800b500:	e131      	b.n	800b766 <_dtoa_r+0x75a>
 800b502:	0002      	movs	r2, r0
 800b504:	000b      	movs	r3, r1
 800b506:	f7f5 fa35 	bl	8000974 <__aeabi_dadd>
 800b50a:	9a06      	ldr	r2, [sp, #24]
 800b50c:	9b07      	ldr	r3, [sp, #28]
 800b50e:	0006      	movs	r6, r0
 800b510:	000f      	movs	r7, r1
 800b512:	f7f4 ffb5 	bl	8000480 <__aeabi_dcmpgt>
 800b516:	2800      	cmp	r0, #0
 800b518:	d000      	beq.n	800b51c <_dtoa_r+0x510>
 800b51a:	e10f      	b.n	800b73c <_dtoa_r+0x730>
 800b51c:	9a06      	ldr	r2, [sp, #24]
 800b51e:	9b07      	ldr	r3, [sp, #28]
 800b520:	0030      	movs	r0, r6
 800b522:	0039      	movs	r1, r7
 800b524:	f7f4 ff92 	bl	800044c <__aeabi_dcmpeq>
 800b528:	2800      	cmp	r0, #0
 800b52a:	d003      	beq.n	800b534 <_dtoa_r+0x528>
 800b52c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b52e:	07dd      	lsls	r5, r3, #31
 800b530:	d500      	bpl.n	800b534 <_dtoa_r+0x528>
 800b532:	e103      	b.n	800b73c <_dtoa_r+0x730>
 800b534:	9905      	ldr	r1, [sp, #20]
 800b536:	9803      	ldr	r0, [sp, #12]
 800b538:	f000 fca6 	bl	800be88 <_Bfree>
 800b53c:	2300      	movs	r3, #0
 800b53e:	7023      	strb	r3, [r4, #0]
 800b540:	9b04      	ldr	r3, [sp, #16]
 800b542:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b544:	3301      	adds	r3, #1
 800b546:	6013      	str	r3, [r2, #0]
 800b548:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d100      	bne.n	800b550 <_dtoa_r+0x544>
 800b54e:	e5a7      	b.n	800b0a0 <_dtoa_r+0x94>
 800b550:	601c      	str	r4, [r3, #0]
 800b552:	e5a5      	b.n	800b0a0 <_dtoa_r+0x94>
 800b554:	423d      	tst	r5, r7
 800b556:	d005      	beq.n	800b564 <_dtoa_r+0x558>
 800b558:	6832      	ldr	r2, [r6, #0]
 800b55a:	6873      	ldr	r3, [r6, #4]
 800b55c:	f7f6 f9b2 	bl	80018c4 <__aeabi_dmul>
 800b560:	003b      	movs	r3, r7
 800b562:	3401      	adds	r4, #1
 800b564:	106d      	asrs	r5, r5, #1
 800b566:	3608      	adds	r6, #8
 800b568:	e736      	b.n	800b3d8 <_dtoa_r+0x3cc>
 800b56a:	9b04      	ldr	r3, [sp, #16]
 800b56c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b56e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b570:	e75a      	b.n	800b428 <_dtoa_r+0x41c>
 800b572:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b574:	4b69      	ldr	r3, [pc, #420]	@ (800b71c <_dtoa_r+0x710>)
 800b576:	3a01      	subs	r2, #1
 800b578:	00d2      	lsls	r2, r2, #3
 800b57a:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800b57c:	189b      	adds	r3, r3, r2
 800b57e:	681a      	ldr	r2, [r3, #0]
 800b580:	685b      	ldr	r3, [r3, #4]
 800b582:	2900      	cmp	r1, #0
 800b584:	d04c      	beq.n	800b620 <_dtoa_r+0x614>
 800b586:	2000      	movs	r0, #0
 800b588:	496b      	ldr	r1, [pc, #428]	@ (800b738 <_dtoa_r+0x72c>)
 800b58a:	f7f5 fd57 	bl	800103c <__aeabi_ddiv>
 800b58e:	0032      	movs	r2, r6
 800b590:	003b      	movs	r3, r7
 800b592:	f7f6 fc5f 	bl	8001e54 <__aeabi_dsub>
 800b596:	9a08      	ldr	r2, [sp, #32]
 800b598:	0006      	movs	r6, r0
 800b59a:	4694      	mov	ip, r2
 800b59c:	000f      	movs	r7, r1
 800b59e:	9b08      	ldr	r3, [sp, #32]
 800b5a0:	9316      	str	r3, [sp, #88]	@ 0x58
 800b5a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b5a4:	4463      	add	r3, ip
 800b5a6:	9311      	str	r3, [sp, #68]	@ 0x44
 800b5a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b5aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b5ac:	f7f7 f810 	bl	80025d0 <__aeabi_d2iz>
 800b5b0:	0005      	movs	r5, r0
 800b5b2:	f7f7 f849 	bl	8002648 <__aeabi_i2d>
 800b5b6:	0002      	movs	r2, r0
 800b5b8:	000b      	movs	r3, r1
 800b5ba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b5bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b5be:	f7f6 fc49 	bl	8001e54 <__aeabi_dsub>
 800b5c2:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b5c4:	3530      	adds	r5, #48	@ 0x30
 800b5c6:	1c5c      	adds	r4, r3, #1
 800b5c8:	701d      	strb	r5, [r3, #0]
 800b5ca:	0032      	movs	r2, r6
 800b5cc:	003b      	movs	r3, r7
 800b5ce:	900a      	str	r0, [sp, #40]	@ 0x28
 800b5d0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b5d2:	f7f4 ff41 	bl	8000458 <__aeabi_dcmplt>
 800b5d6:	2800      	cmp	r0, #0
 800b5d8:	d16a      	bne.n	800b6b0 <_dtoa_r+0x6a4>
 800b5da:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b5dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b5de:	2000      	movs	r0, #0
 800b5e0:	4950      	ldr	r1, [pc, #320]	@ (800b724 <_dtoa_r+0x718>)
 800b5e2:	f7f6 fc37 	bl	8001e54 <__aeabi_dsub>
 800b5e6:	0032      	movs	r2, r6
 800b5e8:	003b      	movs	r3, r7
 800b5ea:	f7f4 ff35 	bl	8000458 <__aeabi_dcmplt>
 800b5ee:	2800      	cmp	r0, #0
 800b5f0:	d000      	beq.n	800b5f4 <_dtoa_r+0x5e8>
 800b5f2:	e0a5      	b.n	800b740 <_dtoa_r+0x734>
 800b5f4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b5f6:	42a3      	cmp	r3, r4
 800b5f8:	d100      	bne.n	800b5fc <_dtoa_r+0x5f0>
 800b5fa:	e742      	b.n	800b482 <_dtoa_r+0x476>
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	0030      	movs	r0, r6
 800b600:	0039      	movs	r1, r7
 800b602:	4b49      	ldr	r3, [pc, #292]	@ (800b728 <_dtoa_r+0x71c>)
 800b604:	f7f6 f95e 	bl	80018c4 <__aeabi_dmul>
 800b608:	2200      	movs	r2, #0
 800b60a:	0006      	movs	r6, r0
 800b60c:	000f      	movs	r7, r1
 800b60e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b610:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b612:	4b45      	ldr	r3, [pc, #276]	@ (800b728 <_dtoa_r+0x71c>)
 800b614:	f7f6 f956 	bl	80018c4 <__aeabi_dmul>
 800b618:	9416      	str	r4, [sp, #88]	@ 0x58
 800b61a:	900a      	str	r0, [sp, #40]	@ 0x28
 800b61c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b61e:	e7c3      	b.n	800b5a8 <_dtoa_r+0x59c>
 800b620:	0030      	movs	r0, r6
 800b622:	0039      	movs	r1, r7
 800b624:	f7f6 f94e 	bl	80018c4 <__aeabi_dmul>
 800b628:	9d08      	ldr	r5, [sp, #32]
 800b62a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b62c:	002b      	movs	r3, r5
 800b62e:	4694      	mov	ip, r2
 800b630:	9016      	str	r0, [sp, #88]	@ 0x58
 800b632:	9117      	str	r1, [sp, #92]	@ 0x5c
 800b634:	4463      	add	r3, ip
 800b636:	9319      	str	r3, [sp, #100]	@ 0x64
 800b638:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b63a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b63c:	f7f6 ffc8 	bl	80025d0 <__aeabi_d2iz>
 800b640:	0004      	movs	r4, r0
 800b642:	f7f7 f801 	bl	8002648 <__aeabi_i2d>
 800b646:	000b      	movs	r3, r1
 800b648:	0002      	movs	r2, r0
 800b64a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b64c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b64e:	f7f6 fc01 	bl	8001e54 <__aeabi_dsub>
 800b652:	3430      	adds	r4, #48	@ 0x30
 800b654:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b656:	702c      	strb	r4, [r5, #0]
 800b658:	3501      	adds	r5, #1
 800b65a:	0006      	movs	r6, r0
 800b65c:	000f      	movs	r7, r1
 800b65e:	42ab      	cmp	r3, r5
 800b660:	d129      	bne.n	800b6b6 <_dtoa_r+0x6aa>
 800b662:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800b664:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800b666:	9b08      	ldr	r3, [sp, #32]
 800b668:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 800b66a:	469c      	mov	ip, r3
 800b66c:	2200      	movs	r2, #0
 800b66e:	4b32      	ldr	r3, [pc, #200]	@ (800b738 <_dtoa_r+0x72c>)
 800b670:	4464      	add	r4, ip
 800b672:	f7f5 f97f 	bl	8000974 <__aeabi_dadd>
 800b676:	0002      	movs	r2, r0
 800b678:	000b      	movs	r3, r1
 800b67a:	0030      	movs	r0, r6
 800b67c:	0039      	movs	r1, r7
 800b67e:	f7f4 feff 	bl	8000480 <__aeabi_dcmpgt>
 800b682:	2800      	cmp	r0, #0
 800b684:	d15c      	bne.n	800b740 <_dtoa_r+0x734>
 800b686:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b688:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b68a:	2000      	movs	r0, #0
 800b68c:	492a      	ldr	r1, [pc, #168]	@ (800b738 <_dtoa_r+0x72c>)
 800b68e:	f7f6 fbe1 	bl	8001e54 <__aeabi_dsub>
 800b692:	0002      	movs	r2, r0
 800b694:	000b      	movs	r3, r1
 800b696:	0030      	movs	r0, r6
 800b698:	0039      	movs	r1, r7
 800b69a:	f7f4 fedd 	bl	8000458 <__aeabi_dcmplt>
 800b69e:	2800      	cmp	r0, #0
 800b6a0:	d100      	bne.n	800b6a4 <_dtoa_r+0x698>
 800b6a2:	e6ee      	b.n	800b482 <_dtoa_r+0x476>
 800b6a4:	0023      	movs	r3, r4
 800b6a6:	3c01      	subs	r4, #1
 800b6a8:	7822      	ldrb	r2, [r4, #0]
 800b6aa:	2a30      	cmp	r2, #48	@ 0x30
 800b6ac:	d0fa      	beq.n	800b6a4 <_dtoa_r+0x698>
 800b6ae:	001c      	movs	r4, r3
 800b6b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b6b2:	9304      	str	r3, [sp, #16]
 800b6b4:	e73e      	b.n	800b534 <_dtoa_r+0x528>
 800b6b6:	2200      	movs	r2, #0
 800b6b8:	4b1b      	ldr	r3, [pc, #108]	@ (800b728 <_dtoa_r+0x71c>)
 800b6ba:	f7f6 f903 	bl	80018c4 <__aeabi_dmul>
 800b6be:	900a      	str	r0, [sp, #40]	@ 0x28
 800b6c0:	910b      	str	r1, [sp, #44]	@ 0x2c
 800b6c2:	e7b9      	b.n	800b638 <_dtoa_r+0x62c>
 800b6c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d10c      	bne.n	800b6e4 <_dtoa_r+0x6d8>
 800b6ca:	9806      	ldr	r0, [sp, #24]
 800b6cc:	9907      	ldr	r1, [sp, #28]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	4b18      	ldr	r3, [pc, #96]	@ (800b734 <_dtoa_r+0x728>)
 800b6d2:	f7f6 f8f7 	bl	80018c4 <__aeabi_dmul>
 800b6d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b6d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6da:	f7f4 fedb 	bl	8000494 <__aeabi_dcmpge>
 800b6de:	2800      	cmp	r0, #0
 800b6e0:	d100      	bne.n	800b6e4 <_dtoa_r+0x6d8>
 800b6e2:	e164      	b.n	800b9ae <_dtoa_r+0x9a2>
 800b6e4:	2600      	movs	r6, #0
 800b6e6:	0037      	movs	r7, r6
 800b6e8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b6ea:	9c08      	ldr	r4, [sp, #32]
 800b6ec:	43db      	mvns	r3, r3
 800b6ee:	930c      	str	r3, [sp, #48]	@ 0x30
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	9304      	str	r3, [sp, #16]
 800b6f4:	0031      	movs	r1, r6
 800b6f6:	9803      	ldr	r0, [sp, #12]
 800b6f8:	f000 fbc6 	bl	800be88 <_Bfree>
 800b6fc:	2f00      	cmp	r7, #0
 800b6fe:	d0d7      	beq.n	800b6b0 <_dtoa_r+0x6a4>
 800b700:	9b04      	ldr	r3, [sp, #16]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d005      	beq.n	800b712 <_dtoa_r+0x706>
 800b706:	42bb      	cmp	r3, r7
 800b708:	d003      	beq.n	800b712 <_dtoa_r+0x706>
 800b70a:	0019      	movs	r1, r3
 800b70c:	9803      	ldr	r0, [sp, #12]
 800b70e:	f000 fbbb 	bl	800be88 <_Bfree>
 800b712:	0039      	movs	r1, r7
 800b714:	9803      	ldr	r0, [sp, #12]
 800b716:	f000 fbb7 	bl	800be88 <_Bfree>
 800b71a:	e7c9      	b.n	800b6b0 <_dtoa_r+0x6a4>
 800b71c:	0800cfc0 	.word	0x0800cfc0
 800b720:	0800cf98 	.word	0x0800cf98
 800b724:	3ff00000 	.word	0x3ff00000
 800b728:	40240000 	.word	0x40240000
 800b72c:	401c0000 	.word	0x401c0000
 800b730:	fcc00000 	.word	0xfcc00000
 800b734:	40140000 	.word	0x40140000
 800b738:	3fe00000 	.word	0x3fe00000
 800b73c:	9b04      	ldr	r3, [sp, #16]
 800b73e:	930c      	str	r3, [sp, #48]	@ 0x30
 800b740:	0023      	movs	r3, r4
 800b742:	001c      	movs	r4, r3
 800b744:	3b01      	subs	r3, #1
 800b746:	781a      	ldrb	r2, [r3, #0]
 800b748:	2a39      	cmp	r2, #57	@ 0x39
 800b74a:	d108      	bne.n	800b75e <_dtoa_r+0x752>
 800b74c:	9a08      	ldr	r2, [sp, #32]
 800b74e:	429a      	cmp	r2, r3
 800b750:	d1f7      	bne.n	800b742 <_dtoa_r+0x736>
 800b752:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b754:	9908      	ldr	r1, [sp, #32]
 800b756:	3201      	adds	r2, #1
 800b758:	920c      	str	r2, [sp, #48]	@ 0x30
 800b75a:	2230      	movs	r2, #48	@ 0x30
 800b75c:	700a      	strb	r2, [r1, #0]
 800b75e:	781a      	ldrb	r2, [r3, #0]
 800b760:	3201      	adds	r2, #1
 800b762:	701a      	strb	r2, [r3, #0]
 800b764:	e7a4      	b.n	800b6b0 <_dtoa_r+0x6a4>
 800b766:	2200      	movs	r2, #0
 800b768:	4bc6      	ldr	r3, [pc, #792]	@ (800ba84 <_dtoa_r+0xa78>)
 800b76a:	f7f6 f8ab 	bl	80018c4 <__aeabi_dmul>
 800b76e:	2200      	movs	r2, #0
 800b770:	2300      	movs	r3, #0
 800b772:	0006      	movs	r6, r0
 800b774:	000f      	movs	r7, r1
 800b776:	f7f4 fe69 	bl	800044c <__aeabi_dcmpeq>
 800b77a:	2800      	cmp	r0, #0
 800b77c:	d100      	bne.n	800b780 <_dtoa_r+0x774>
 800b77e:	e6a1      	b.n	800b4c4 <_dtoa_r+0x4b8>
 800b780:	e6d8      	b.n	800b534 <_dtoa_r+0x528>
 800b782:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800b784:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b786:	9c06      	ldr	r4, [sp, #24]
 800b788:	2f00      	cmp	r7, #0
 800b78a:	d014      	beq.n	800b7b6 <_dtoa_r+0x7aa>
 800b78c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b78e:	2a01      	cmp	r2, #1
 800b790:	dd00      	ble.n	800b794 <_dtoa_r+0x788>
 800b792:	e0c8      	b.n	800b926 <_dtoa_r+0x91a>
 800b794:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b796:	2a00      	cmp	r2, #0
 800b798:	d100      	bne.n	800b79c <_dtoa_r+0x790>
 800b79a:	e0be      	b.n	800b91a <_dtoa_r+0x90e>
 800b79c:	4aba      	ldr	r2, [pc, #744]	@ (800ba88 <_dtoa_r+0xa7c>)
 800b79e:	189b      	adds	r3, r3, r2
 800b7a0:	9a06      	ldr	r2, [sp, #24]
 800b7a2:	2101      	movs	r1, #1
 800b7a4:	18d2      	adds	r2, r2, r3
 800b7a6:	9206      	str	r2, [sp, #24]
 800b7a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b7aa:	9803      	ldr	r0, [sp, #12]
 800b7ac:	18d3      	adds	r3, r2, r3
 800b7ae:	930d      	str	r3, [sp, #52]	@ 0x34
 800b7b0:	f000 fc22 	bl	800bff8 <__i2b>
 800b7b4:	0007      	movs	r7, r0
 800b7b6:	2c00      	cmp	r4, #0
 800b7b8:	d00e      	beq.n	800b7d8 <_dtoa_r+0x7cc>
 800b7ba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7bc:	2b00      	cmp	r3, #0
 800b7be:	dd0b      	ble.n	800b7d8 <_dtoa_r+0x7cc>
 800b7c0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b7c2:	0023      	movs	r3, r4
 800b7c4:	4294      	cmp	r4, r2
 800b7c6:	dd00      	ble.n	800b7ca <_dtoa_r+0x7be>
 800b7c8:	0013      	movs	r3, r2
 800b7ca:	9a06      	ldr	r2, [sp, #24]
 800b7cc:	1ae4      	subs	r4, r4, r3
 800b7ce:	1ad2      	subs	r2, r2, r3
 800b7d0:	9206      	str	r2, [sp, #24]
 800b7d2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b7d4:	1ad3      	subs	r3, r2, r3
 800b7d6:	930d      	str	r3, [sp, #52]	@ 0x34
 800b7d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d01f      	beq.n	800b81e <_dtoa_r+0x812>
 800b7de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d100      	bne.n	800b7e6 <_dtoa_r+0x7da>
 800b7e4:	e0b5      	b.n	800b952 <_dtoa_r+0x946>
 800b7e6:	2d00      	cmp	r5, #0
 800b7e8:	d010      	beq.n	800b80c <_dtoa_r+0x800>
 800b7ea:	0039      	movs	r1, r7
 800b7ec:	002a      	movs	r2, r5
 800b7ee:	9803      	ldr	r0, [sp, #12]
 800b7f0:	f000 fccc 	bl	800c18c <__pow5mult>
 800b7f4:	9a05      	ldr	r2, [sp, #20]
 800b7f6:	0001      	movs	r1, r0
 800b7f8:	0007      	movs	r7, r0
 800b7fa:	9803      	ldr	r0, [sp, #12]
 800b7fc:	f000 fc14 	bl	800c028 <__multiply>
 800b800:	0006      	movs	r6, r0
 800b802:	9905      	ldr	r1, [sp, #20]
 800b804:	9803      	ldr	r0, [sp, #12]
 800b806:	f000 fb3f 	bl	800be88 <_Bfree>
 800b80a:	9605      	str	r6, [sp, #20]
 800b80c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b80e:	1b5a      	subs	r2, r3, r5
 800b810:	42ab      	cmp	r3, r5
 800b812:	d004      	beq.n	800b81e <_dtoa_r+0x812>
 800b814:	9905      	ldr	r1, [sp, #20]
 800b816:	9803      	ldr	r0, [sp, #12]
 800b818:	f000 fcb8 	bl	800c18c <__pow5mult>
 800b81c:	9005      	str	r0, [sp, #20]
 800b81e:	2101      	movs	r1, #1
 800b820:	9803      	ldr	r0, [sp, #12]
 800b822:	f000 fbe9 	bl	800bff8 <__i2b>
 800b826:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b828:	0006      	movs	r6, r0
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d100      	bne.n	800b830 <_dtoa_r+0x824>
 800b82e:	e1bc      	b.n	800bbaa <_dtoa_r+0xb9e>
 800b830:	001a      	movs	r2, r3
 800b832:	0001      	movs	r1, r0
 800b834:	9803      	ldr	r0, [sp, #12]
 800b836:	f000 fca9 	bl	800c18c <__pow5mult>
 800b83a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b83c:	0006      	movs	r6, r0
 800b83e:	2500      	movs	r5, #0
 800b840:	2b01      	cmp	r3, #1
 800b842:	dc16      	bgt.n	800b872 <_dtoa_r+0x866>
 800b844:	2500      	movs	r5, #0
 800b846:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b848:	42ab      	cmp	r3, r5
 800b84a:	d10e      	bne.n	800b86a <_dtoa_r+0x85e>
 800b84c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b84e:	031b      	lsls	r3, r3, #12
 800b850:	42ab      	cmp	r3, r5
 800b852:	d10a      	bne.n	800b86a <_dtoa_r+0x85e>
 800b854:	4b8d      	ldr	r3, [pc, #564]	@ (800ba8c <_dtoa_r+0xa80>)
 800b856:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b858:	4213      	tst	r3, r2
 800b85a:	d006      	beq.n	800b86a <_dtoa_r+0x85e>
 800b85c:	9b06      	ldr	r3, [sp, #24]
 800b85e:	3501      	adds	r5, #1
 800b860:	3301      	adds	r3, #1
 800b862:	9306      	str	r3, [sp, #24]
 800b864:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b866:	3301      	adds	r3, #1
 800b868:	930d      	str	r3, [sp, #52]	@ 0x34
 800b86a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b86c:	2001      	movs	r0, #1
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d008      	beq.n	800b884 <_dtoa_r+0x878>
 800b872:	6933      	ldr	r3, [r6, #16]
 800b874:	3303      	adds	r3, #3
 800b876:	009b      	lsls	r3, r3, #2
 800b878:	18f3      	adds	r3, r6, r3
 800b87a:	6858      	ldr	r0, [r3, #4]
 800b87c:	f000 fb6c 	bl	800bf58 <__hi0bits>
 800b880:	2320      	movs	r3, #32
 800b882:	1a18      	subs	r0, r3, r0
 800b884:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b886:	1818      	adds	r0, r3, r0
 800b888:	0002      	movs	r2, r0
 800b88a:	231f      	movs	r3, #31
 800b88c:	401a      	ands	r2, r3
 800b88e:	4218      	tst	r0, r3
 800b890:	d065      	beq.n	800b95e <_dtoa_r+0x952>
 800b892:	3301      	adds	r3, #1
 800b894:	1a9b      	subs	r3, r3, r2
 800b896:	2b04      	cmp	r3, #4
 800b898:	dd5d      	ble.n	800b956 <_dtoa_r+0x94a>
 800b89a:	231c      	movs	r3, #28
 800b89c:	1a9b      	subs	r3, r3, r2
 800b89e:	9a06      	ldr	r2, [sp, #24]
 800b8a0:	18e4      	adds	r4, r4, r3
 800b8a2:	18d2      	adds	r2, r2, r3
 800b8a4:	9206      	str	r2, [sp, #24]
 800b8a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b8a8:	18d3      	adds	r3, r2, r3
 800b8aa:	930d      	str	r3, [sp, #52]	@ 0x34
 800b8ac:	9b06      	ldr	r3, [sp, #24]
 800b8ae:	2b00      	cmp	r3, #0
 800b8b0:	dd05      	ble.n	800b8be <_dtoa_r+0x8b2>
 800b8b2:	001a      	movs	r2, r3
 800b8b4:	9905      	ldr	r1, [sp, #20]
 800b8b6:	9803      	ldr	r0, [sp, #12]
 800b8b8:	f000 fcc4 	bl	800c244 <__lshift>
 800b8bc:	9005      	str	r0, [sp, #20]
 800b8be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	dd05      	ble.n	800b8d0 <_dtoa_r+0x8c4>
 800b8c4:	0031      	movs	r1, r6
 800b8c6:	001a      	movs	r2, r3
 800b8c8:	9803      	ldr	r0, [sp, #12]
 800b8ca:	f000 fcbb 	bl	800c244 <__lshift>
 800b8ce:	0006      	movs	r6, r0
 800b8d0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d045      	beq.n	800b962 <_dtoa_r+0x956>
 800b8d6:	0031      	movs	r1, r6
 800b8d8:	9805      	ldr	r0, [sp, #20]
 800b8da:	f000 fd1f 	bl	800c31c <__mcmp>
 800b8de:	2800      	cmp	r0, #0
 800b8e0:	da3f      	bge.n	800b962 <_dtoa_r+0x956>
 800b8e2:	9b04      	ldr	r3, [sp, #16]
 800b8e4:	220a      	movs	r2, #10
 800b8e6:	3b01      	subs	r3, #1
 800b8e8:	930c      	str	r3, [sp, #48]	@ 0x30
 800b8ea:	9905      	ldr	r1, [sp, #20]
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	9803      	ldr	r0, [sp, #12]
 800b8f0:	f000 faee 	bl	800bed0 <__multadd>
 800b8f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b8f6:	9005      	str	r0, [sp, #20]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d100      	bne.n	800b8fe <_dtoa_r+0x8f2>
 800b8fc:	e15c      	b.n	800bbb8 <_dtoa_r+0xbac>
 800b8fe:	2300      	movs	r3, #0
 800b900:	0039      	movs	r1, r7
 800b902:	220a      	movs	r2, #10
 800b904:	9803      	ldr	r0, [sp, #12]
 800b906:	f000 fae3 	bl	800bed0 <__multadd>
 800b90a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b90c:	0007      	movs	r7, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	dc55      	bgt.n	800b9be <_dtoa_r+0x9b2>
 800b912:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b914:	2b02      	cmp	r3, #2
 800b916:	dc2d      	bgt.n	800b974 <_dtoa_r+0x968>
 800b918:	e051      	b.n	800b9be <_dtoa_r+0x9b2>
 800b91a:	2336      	movs	r3, #54	@ 0x36
 800b91c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b91e:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b920:	9c06      	ldr	r4, [sp, #24]
 800b922:	1a9b      	subs	r3, r3, r2
 800b924:	e73c      	b.n	800b7a0 <_dtoa_r+0x794>
 800b926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b928:	1e5d      	subs	r5, r3, #1
 800b92a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b92c:	42ab      	cmp	r3, r5
 800b92e:	db08      	blt.n	800b942 <_dtoa_r+0x936>
 800b930:	1b5d      	subs	r5, r3, r5
 800b932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b934:	9c06      	ldr	r4, [sp, #24]
 800b936:	2b00      	cmp	r3, #0
 800b938:	db00      	blt.n	800b93c <_dtoa_r+0x930>
 800b93a:	e731      	b.n	800b7a0 <_dtoa_r+0x794>
 800b93c:	1ae4      	subs	r4, r4, r3
 800b93e:	2300      	movs	r3, #0
 800b940:	e72e      	b.n	800b7a0 <_dtoa_r+0x794>
 800b942:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b944:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b946:	1aeb      	subs	r3, r5, r3
 800b948:	18d3      	adds	r3, r2, r3
 800b94a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800b94c:	9314      	str	r3, [sp, #80]	@ 0x50
 800b94e:	2500      	movs	r5, #0
 800b950:	e7ef      	b.n	800b932 <_dtoa_r+0x926>
 800b952:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b954:	e75e      	b.n	800b814 <_dtoa_r+0x808>
 800b956:	2b04      	cmp	r3, #4
 800b958:	d0a8      	beq.n	800b8ac <_dtoa_r+0x8a0>
 800b95a:	331c      	adds	r3, #28
 800b95c:	e79f      	b.n	800b89e <_dtoa_r+0x892>
 800b95e:	0013      	movs	r3, r2
 800b960:	e7fb      	b.n	800b95a <_dtoa_r+0x94e>
 800b962:	9b04      	ldr	r3, [sp, #16]
 800b964:	930c      	str	r3, [sp, #48]	@ 0x30
 800b966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b968:	930e      	str	r3, [sp, #56]	@ 0x38
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	dc23      	bgt.n	800b9b6 <_dtoa_r+0x9aa>
 800b96e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800b970:	2b02      	cmp	r3, #2
 800b972:	dd20      	ble.n	800b9b6 <_dtoa_r+0x9aa>
 800b974:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b976:	2b00      	cmp	r3, #0
 800b978:	d000      	beq.n	800b97c <_dtoa_r+0x970>
 800b97a:	e6b5      	b.n	800b6e8 <_dtoa_r+0x6dc>
 800b97c:	0031      	movs	r1, r6
 800b97e:	2205      	movs	r2, #5
 800b980:	9803      	ldr	r0, [sp, #12]
 800b982:	f000 faa5 	bl	800bed0 <__multadd>
 800b986:	0006      	movs	r6, r0
 800b988:	0001      	movs	r1, r0
 800b98a:	9805      	ldr	r0, [sp, #20]
 800b98c:	f000 fcc6 	bl	800c31c <__mcmp>
 800b990:	2800      	cmp	r0, #0
 800b992:	dc00      	bgt.n	800b996 <_dtoa_r+0x98a>
 800b994:	e6a8      	b.n	800b6e8 <_dtoa_r+0x6dc>
 800b996:	9b08      	ldr	r3, [sp, #32]
 800b998:	9a08      	ldr	r2, [sp, #32]
 800b99a:	1c5c      	adds	r4, r3, #1
 800b99c:	2331      	movs	r3, #49	@ 0x31
 800b99e:	7013      	strb	r3, [r2, #0]
 800b9a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b9a2:	3301      	adds	r3, #1
 800b9a4:	930c      	str	r3, [sp, #48]	@ 0x30
 800b9a6:	e6a3      	b.n	800b6f0 <_dtoa_r+0x6e4>
 800b9a8:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 800b9aa:	0037      	movs	r7, r6
 800b9ac:	e7f3      	b.n	800b996 <_dtoa_r+0x98a>
 800b9ae:	9b04      	ldr	r3, [sp, #16]
 800b9b0:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 800b9b2:	930c      	str	r3, [sp, #48]	@ 0x30
 800b9b4:	e7f9      	b.n	800b9aa <_dtoa_r+0x99e>
 800b9b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d100      	bne.n	800b9be <_dtoa_r+0x9b2>
 800b9bc:	e100      	b.n	800bbc0 <_dtoa_r+0xbb4>
 800b9be:	2c00      	cmp	r4, #0
 800b9c0:	dd05      	ble.n	800b9ce <_dtoa_r+0x9c2>
 800b9c2:	0039      	movs	r1, r7
 800b9c4:	0022      	movs	r2, r4
 800b9c6:	9803      	ldr	r0, [sp, #12]
 800b9c8:	f000 fc3c 	bl	800c244 <__lshift>
 800b9cc:	0007      	movs	r7, r0
 800b9ce:	0038      	movs	r0, r7
 800b9d0:	2d00      	cmp	r5, #0
 800b9d2:	d018      	beq.n	800ba06 <_dtoa_r+0x9fa>
 800b9d4:	6879      	ldr	r1, [r7, #4]
 800b9d6:	9803      	ldr	r0, [sp, #12]
 800b9d8:	f000 fa12 	bl	800be00 <_Balloc>
 800b9dc:	1e04      	subs	r4, r0, #0
 800b9de:	d105      	bne.n	800b9ec <_dtoa_r+0x9e0>
 800b9e0:	0022      	movs	r2, r4
 800b9e2:	4b2b      	ldr	r3, [pc, #172]	@ (800ba90 <_dtoa_r+0xa84>)
 800b9e4:	482b      	ldr	r0, [pc, #172]	@ (800ba94 <_dtoa_r+0xa88>)
 800b9e6:	492c      	ldr	r1, [pc, #176]	@ (800ba98 <_dtoa_r+0xa8c>)
 800b9e8:	f7ff fb25 	bl	800b036 <_dtoa_r+0x2a>
 800b9ec:	0039      	movs	r1, r7
 800b9ee:	693a      	ldr	r2, [r7, #16]
 800b9f0:	310c      	adds	r1, #12
 800b9f2:	3202      	adds	r2, #2
 800b9f4:	0092      	lsls	r2, r2, #2
 800b9f6:	300c      	adds	r0, #12
 800b9f8:	f001 f84e 	bl	800ca98 <memcpy>
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	0021      	movs	r1, r4
 800ba00:	9803      	ldr	r0, [sp, #12]
 800ba02:	f000 fc1f 	bl	800c244 <__lshift>
 800ba06:	9b08      	ldr	r3, [sp, #32]
 800ba08:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba0a:	9306      	str	r3, [sp, #24]
 800ba0c:	3b01      	subs	r3, #1
 800ba0e:	189b      	adds	r3, r3, r2
 800ba10:	2201      	movs	r2, #1
 800ba12:	9704      	str	r7, [sp, #16]
 800ba14:	0007      	movs	r7, r0
 800ba16:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ba18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba1a:	4013      	ands	r3, r2
 800ba1c:	930e      	str	r3, [sp, #56]	@ 0x38
 800ba1e:	0031      	movs	r1, r6
 800ba20:	9805      	ldr	r0, [sp, #20]
 800ba22:	f7ff fa65 	bl	800aef0 <quorem>
 800ba26:	9904      	ldr	r1, [sp, #16]
 800ba28:	0005      	movs	r5, r0
 800ba2a:	900a      	str	r0, [sp, #40]	@ 0x28
 800ba2c:	9805      	ldr	r0, [sp, #20]
 800ba2e:	f000 fc75 	bl	800c31c <__mcmp>
 800ba32:	003a      	movs	r2, r7
 800ba34:	900d      	str	r0, [sp, #52]	@ 0x34
 800ba36:	0031      	movs	r1, r6
 800ba38:	9803      	ldr	r0, [sp, #12]
 800ba3a:	f000 fc8b 	bl	800c354 <__mdiff>
 800ba3e:	2201      	movs	r2, #1
 800ba40:	68c3      	ldr	r3, [r0, #12]
 800ba42:	0004      	movs	r4, r0
 800ba44:	3530      	adds	r5, #48	@ 0x30
 800ba46:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d104      	bne.n	800ba56 <_dtoa_r+0xa4a>
 800ba4c:	0001      	movs	r1, r0
 800ba4e:	9805      	ldr	r0, [sp, #20]
 800ba50:	f000 fc64 	bl	800c31c <__mcmp>
 800ba54:	9009      	str	r0, [sp, #36]	@ 0x24
 800ba56:	0021      	movs	r1, r4
 800ba58:	9803      	ldr	r0, [sp, #12]
 800ba5a:	f000 fa15 	bl	800be88 <_Bfree>
 800ba5e:	9b06      	ldr	r3, [sp, #24]
 800ba60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba62:	1c5c      	adds	r4, r3, #1
 800ba64:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800ba66:	4313      	orrs	r3, r2
 800ba68:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	d116      	bne.n	800ba9c <_dtoa_r+0xa90>
 800ba6e:	2d39      	cmp	r5, #57	@ 0x39
 800ba70:	d02f      	beq.n	800bad2 <_dtoa_r+0xac6>
 800ba72:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	dd01      	ble.n	800ba7c <_dtoa_r+0xa70>
 800ba78:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800ba7a:	3531      	adds	r5, #49	@ 0x31
 800ba7c:	9b06      	ldr	r3, [sp, #24]
 800ba7e:	701d      	strb	r5, [r3, #0]
 800ba80:	e638      	b.n	800b6f4 <_dtoa_r+0x6e8>
 800ba82:	46c0      	nop			@ (mov r8, r8)
 800ba84:	40240000 	.word	0x40240000
 800ba88:	00000433 	.word	0x00000433
 800ba8c:	7ff00000 	.word	0x7ff00000
 800ba90:	0800cf1c 	.word	0x0800cf1c
 800ba94:	0800cec4 	.word	0x0800cec4
 800ba98:	000002ef 	.word	0x000002ef
 800ba9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	db04      	blt.n	800baac <_dtoa_r+0xaa0>
 800baa2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800baa4:	4313      	orrs	r3, r2
 800baa6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800baa8:	4313      	orrs	r3, r2
 800baaa:	d11e      	bne.n	800baea <_dtoa_r+0xade>
 800baac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baae:	2b00      	cmp	r3, #0
 800bab0:	dde4      	ble.n	800ba7c <_dtoa_r+0xa70>
 800bab2:	9905      	ldr	r1, [sp, #20]
 800bab4:	2201      	movs	r2, #1
 800bab6:	9803      	ldr	r0, [sp, #12]
 800bab8:	f000 fbc4 	bl	800c244 <__lshift>
 800babc:	0031      	movs	r1, r6
 800babe:	9005      	str	r0, [sp, #20]
 800bac0:	f000 fc2c 	bl	800c31c <__mcmp>
 800bac4:	2800      	cmp	r0, #0
 800bac6:	dc02      	bgt.n	800bace <_dtoa_r+0xac2>
 800bac8:	d1d8      	bne.n	800ba7c <_dtoa_r+0xa70>
 800baca:	07eb      	lsls	r3, r5, #31
 800bacc:	d5d6      	bpl.n	800ba7c <_dtoa_r+0xa70>
 800bace:	2d39      	cmp	r5, #57	@ 0x39
 800bad0:	d1d2      	bne.n	800ba78 <_dtoa_r+0xa6c>
 800bad2:	2339      	movs	r3, #57	@ 0x39
 800bad4:	9a06      	ldr	r2, [sp, #24]
 800bad6:	7013      	strb	r3, [r2, #0]
 800bad8:	0023      	movs	r3, r4
 800bada:	001c      	movs	r4, r3
 800badc:	3b01      	subs	r3, #1
 800bade:	781a      	ldrb	r2, [r3, #0]
 800bae0:	2a39      	cmp	r2, #57	@ 0x39
 800bae2:	d04f      	beq.n	800bb84 <_dtoa_r+0xb78>
 800bae4:	3201      	adds	r2, #1
 800bae6:	701a      	strb	r2, [r3, #0]
 800bae8:	e604      	b.n	800b6f4 <_dtoa_r+0x6e8>
 800baea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baec:	2b00      	cmp	r3, #0
 800baee:	dd03      	ble.n	800baf8 <_dtoa_r+0xaec>
 800baf0:	2d39      	cmp	r5, #57	@ 0x39
 800baf2:	d0ee      	beq.n	800bad2 <_dtoa_r+0xac6>
 800baf4:	3501      	adds	r5, #1
 800baf6:	e7c1      	b.n	800ba7c <_dtoa_r+0xa70>
 800baf8:	9b06      	ldr	r3, [sp, #24]
 800bafa:	9a06      	ldr	r2, [sp, #24]
 800bafc:	701d      	strb	r5, [r3, #0]
 800bafe:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d02a      	beq.n	800bb5a <_dtoa_r+0xb4e>
 800bb04:	2300      	movs	r3, #0
 800bb06:	220a      	movs	r2, #10
 800bb08:	9905      	ldr	r1, [sp, #20]
 800bb0a:	9803      	ldr	r0, [sp, #12]
 800bb0c:	f000 f9e0 	bl	800bed0 <__multadd>
 800bb10:	9b04      	ldr	r3, [sp, #16]
 800bb12:	9005      	str	r0, [sp, #20]
 800bb14:	42bb      	cmp	r3, r7
 800bb16:	d109      	bne.n	800bb2c <_dtoa_r+0xb20>
 800bb18:	2300      	movs	r3, #0
 800bb1a:	220a      	movs	r2, #10
 800bb1c:	9904      	ldr	r1, [sp, #16]
 800bb1e:	9803      	ldr	r0, [sp, #12]
 800bb20:	f000 f9d6 	bl	800bed0 <__multadd>
 800bb24:	9004      	str	r0, [sp, #16]
 800bb26:	0007      	movs	r7, r0
 800bb28:	9406      	str	r4, [sp, #24]
 800bb2a:	e778      	b.n	800ba1e <_dtoa_r+0xa12>
 800bb2c:	9904      	ldr	r1, [sp, #16]
 800bb2e:	2300      	movs	r3, #0
 800bb30:	220a      	movs	r2, #10
 800bb32:	9803      	ldr	r0, [sp, #12]
 800bb34:	f000 f9cc 	bl	800bed0 <__multadd>
 800bb38:	2300      	movs	r3, #0
 800bb3a:	9004      	str	r0, [sp, #16]
 800bb3c:	220a      	movs	r2, #10
 800bb3e:	0039      	movs	r1, r7
 800bb40:	9803      	ldr	r0, [sp, #12]
 800bb42:	f000 f9c5 	bl	800bed0 <__multadd>
 800bb46:	e7ee      	b.n	800bb26 <_dtoa_r+0xb1a>
 800bb48:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bb4a:	2401      	movs	r4, #1
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	dd00      	ble.n	800bb52 <_dtoa_r+0xb46>
 800bb50:	001c      	movs	r4, r3
 800bb52:	9b08      	ldr	r3, [sp, #32]
 800bb54:	191c      	adds	r4, r3, r4
 800bb56:	2300      	movs	r3, #0
 800bb58:	9304      	str	r3, [sp, #16]
 800bb5a:	9905      	ldr	r1, [sp, #20]
 800bb5c:	2201      	movs	r2, #1
 800bb5e:	9803      	ldr	r0, [sp, #12]
 800bb60:	f000 fb70 	bl	800c244 <__lshift>
 800bb64:	0031      	movs	r1, r6
 800bb66:	9005      	str	r0, [sp, #20]
 800bb68:	f000 fbd8 	bl	800c31c <__mcmp>
 800bb6c:	2800      	cmp	r0, #0
 800bb6e:	dcb3      	bgt.n	800bad8 <_dtoa_r+0xacc>
 800bb70:	d101      	bne.n	800bb76 <_dtoa_r+0xb6a>
 800bb72:	07ed      	lsls	r5, r5, #31
 800bb74:	d4b0      	bmi.n	800bad8 <_dtoa_r+0xacc>
 800bb76:	0023      	movs	r3, r4
 800bb78:	001c      	movs	r4, r3
 800bb7a:	3b01      	subs	r3, #1
 800bb7c:	781a      	ldrb	r2, [r3, #0]
 800bb7e:	2a30      	cmp	r2, #48	@ 0x30
 800bb80:	d0fa      	beq.n	800bb78 <_dtoa_r+0xb6c>
 800bb82:	e5b7      	b.n	800b6f4 <_dtoa_r+0x6e8>
 800bb84:	9a08      	ldr	r2, [sp, #32]
 800bb86:	429a      	cmp	r2, r3
 800bb88:	d1a7      	bne.n	800bada <_dtoa_r+0xace>
 800bb8a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bb8c:	3301      	adds	r3, #1
 800bb8e:	930c      	str	r3, [sp, #48]	@ 0x30
 800bb90:	2331      	movs	r3, #49	@ 0x31
 800bb92:	7013      	strb	r3, [r2, #0]
 800bb94:	e5ae      	b.n	800b6f4 <_dtoa_r+0x6e8>
 800bb96:	4b15      	ldr	r3, [pc, #84]	@ (800bbec <_dtoa_r+0xbe0>)
 800bb98:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800bb9a:	9308      	str	r3, [sp, #32]
 800bb9c:	4b14      	ldr	r3, [pc, #80]	@ (800bbf0 <_dtoa_r+0xbe4>)
 800bb9e:	2a00      	cmp	r2, #0
 800bba0:	d001      	beq.n	800bba6 <_dtoa_r+0xb9a>
 800bba2:	f7ff fa7b 	bl	800b09c <_dtoa_r+0x90>
 800bba6:	f7ff fa7b 	bl	800b0a0 <_dtoa_r+0x94>
 800bbaa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bbac:	2b01      	cmp	r3, #1
 800bbae:	dc00      	bgt.n	800bbb2 <_dtoa_r+0xba6>
 800bbb0:	e648      	b.n	800b844 <_dtoa_r+0x838>
 800bbb2:	2001      	movs	r0, #1
 800bbb4:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800bbb6:	e665      	b.n	800b884 <_dtoa_r+0x878>
 800bbb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	dc00      	bgt.n	800bbc0 <_dtoa_r+0xbb4>
 800bbbe:	e6d6      	b.n	800b96e <_dtoa_r+0x962>
 800bbc0:	2400      	movs	r4, #0
 800bbc2:	0031      	movs	r1, r6
 800bbc4:	9805      	ldr	r0, [sp, #20]
 800bbc6:	f7ff f993 	bl	800aef0 <quorem>
 800bbca:	9b08      	ldr	r3, [sp, #32]
 800bbcc:	3030      	adds	r0, #48	@ 0x30
 800bbce:	5518      	strb	r0, [r3, r4]
 800bbd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bbd2:	3401      	adds	r4, #1
 800bbd4:	0005      	movs	r5, r0
 800bbd6:	429c      	cmp	r4, r3
 800bbd8:	dab6      	bge.n	800bb48 <_dtoa_r+0xb3c>
 800bbda:	2300      	movs	r3, #0
 800bbdc:	220a      	movs	r2, #10
 800bbde:	9905      	ldr	r1, [sp, #20]
 800bbe0:	9803      	ldr	r0, [sp, #12]
 800bbe2:	f000 f975 	bl	800bed0 <__multadd>
 800bbe6:	9005      	str	r0, [sp, #20]
 800bbe8:	e7eb      	b.n	800bbc2 <_dtoa_r+0xbb6>
 800bbea:	46c0      	nop			@ (mov r8, r8)
 800bbec:	0800cea0 	.word	0x0800cea0
 800bbf0:	0800cea8 	.word	0x0800cea8

0800bbf4 <_free_r>:
 800bbf4:	b570      	push	{r4, r5, r6, lr}
 800bbf6:	0005      	movs	r5, r0
 800bbf8:	1e0c      	subs	r4, r1, #0
 800bbfa:	d010      	beq.n	800bc1e <_free_r+0x2a>
 800bbfc:	3c04      	subs	r4, #4
 800bbfe:	6823      	ldr	r3, [r4, #0]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	da00      	bge.n	800bc06 <_free_r+0x12>
 800bc04:	18e4      	adds	r4, r4, r3
 800bc06:	0028      	movs	r0, r5
 800bc08:	f000 f8ea 	bl	800bde0 <__malloc_lock>
 800bc0c:	4a1d      	ldr	r2, [pc, #116]	@ (800bc84 <_free_r+0x90>)
 800bc0e:	6813      	ldr	r3, [r2, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d105      	bne.n	800bc20 <_free_r+0x2c>
 800bc14:	6063      	str	r3, [r4, #4]
 800bc16:	6014      	str	r4, [r2, #0]
 800bc18:	0028      	movs	r0, r5
 800bc1a:	f000 f8e9 	bl	800bdf0 <__malloc_unlock>
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	42a3      	cmp	r3, r4
 800bc22:	d908      	bls.n	800bc36 <_free_r+0x42>
 800bc24:	6820      	ldr	r0, [r4, #0]
 800bc26:	1821      	adds	r1, r4, r0
 800bc28:	428b      	cmp	r3, r1
 800bc2a:	d1f3      	bne.n	800bc14 <_free_r+0x20>
 800bc2c:	6819      	ldr	r1, [r3, #0]
 800bc2e:	685b      	ldr	r3, [r3, #4]
 800bc30:	1809      	adds	r1, r1, r0
 800bc32:	6021      	str	r1, [r4, #0]
 800bc34:	e7ee      	b.n	800bc14 <_free_r+0x20>
 800bc36:	001a      	movs	r2, r3
 800bc38:	685b      	ldr	r3, [r3, #4]
 800bc3a:	2b00      	cmp	r3, #0
 800bc3c:	d001      	beq.n	800bc42 <_free_r+0x4e>
 800bc3e:	42a3      	cmp	r3, r4
 800bc40:	d9f9      	bls.n	800bc36 <_free_r+0x42>
 800bc42:	6811      	ldr	r1, [r2, #0]
 800bc44:	1850      	adds	r0, r2, r1
 800bc46:	42a0      	cmp	r0, r4
 800bc48:	d10b      	bne.n	800bc62 <_free_r+0x6e>
 800bc4a:	6820      	ldr	r0, [r4, #0]
 800bc4c:	1809      	adds	r1, r1, r0
 800bc4e:	1850      	adds	r0, r2, r1
 800bc50:	6011      	str	r1, [r2, #0]
 800bc52:	4283      	cmp	r3, r0
 800bc54:	d1e0      	bne.n	800bc18 <_free_r+0x24>
 800bc56:	6818      	ldr	r0, [r3, #0]
 800bc58:	685b      	ldr	r3, [r3, #4]
 800bc5a:	1841      	adds	r1, r0, r1
 800bc5c:	6011      	str	r1, [r2, #0]
 800bc5e:	6053      	str	r3, [r2, #4]
 800bc60:	e7da      	b.n	800bc18 <_free_r+0x24>
 800bc62:	42a0      	cmp	r0, r4
 800bc64:	d902      	bls.n	800bc6c <_free_r+0x78>
 800bc66:	230c      	movs	r3, #12
 800bc68:	602b      	str	r3, [r5, #0]
 800bc6a:	e7d5      	b.n	800bc18 <_free_r+0x24>
 800bc6c:	6820      	ldr	r0, [r4, #0]
 800bc6e:	1821      	adds	r1, r4, r0
 800bc70:	428b      	cmp	r3, r1
 800bc72:	d103      	bne.n	800bc7c <_free_r+0x88>
 800bc74:	6819      	ldr	r1, [r3, #0]
 800bc76:	685b      	ldr	r3, [r3, #4]
 800bc78:	1809      	adds	r1, r1, r0
 800bc7a:	6021      	str	r1, [r4, #0]
 800bc7c:	6063      	str	r3, [r4, #4]
 800bc7e:	6054      	str	r4, [r2, #4]
 800bc80:	e7ca      	b.n	800bc18 <_free_r+0x24>
 800bc82:	46c0      	nop			@ (mov r8, r8)
 800bc84:	200005ec 	.word	0x200005ec

0800bc88 <malloc>:
 800bc88:	b510      	push	{r4, lr}
 800bc8a:	4b03      	ldr	r3, [pc, #12]	@ (800bc98 <malloc+0x10>)
 800bc8c:	0001      	movs	r1, r0
 800bc8e:	6818      	ldr	r0, [r3, #0]
 800bc90:	f000 f826 	bl	800bce0 <_malloc_r>
 800bc94:	bd10      	pop	{r4, pc}
 800bc96:	46c0      	nop			@ (mov r8, r8)
 800bc98:	20000018 	.word	0x20000018

0800bc9c <sbrk_aligned>:
 800bc9c:	b570      	push	{r4, r5, r6, lr}
 800bc9e:	4e0f      	ldr	r6, [pc, #60]	@ (800bcdc <sbrk_aligned+0x40>)
 800bca0:	000d      	movs	r5, r1
 800bca2:	6831      	ldr	r1, [r6, #0]
 800bca4:	0004      	movs	r4, r0
 800bca6:	2900      	cmp	r1, #0
 800bca8:	d102      	bne.n	800bcb0 <sbrk_aligned+0x14>
 800bcaa:	f000 fee3 	bl	800ca74 <_sbrk_r>
 800bcae:	6030      	str	r0, [r6, #0]
 800bcb0:	0029      	movs	r1, r5
 800bcb2:	0020      	movs	r0, r4
 800bcb4:	f000 fede 	bl	800ca74 <_sbrk_r>
 800bcb8:	1c43      	adds	r3, r0, #1
 800bcba:	d103      	bne.n	800bcc4 <sbrk_aligned+0x28>
 800bcbc:	2501      	movs	r5, #1
 800bcbe:	426d      	negs	r5, r5
 800bcc0:	0028      	movs	r0, r5
 800bcc2:	bd70      	pop	{r4, r5, r6, pc}
 800bcc4:	2303      	movs	r3, #3
 800bcc6:	1cc5      	adds	r5, r0, #3
 800bcc8:	439d      	bics	r5, r3
 800bcca:	42a8      	cmp	r0, r5
 800bccc:	d0f8      	beq.n	800bcc0 <sbrk_aligned+0x24>
 800bcce:	1a29      	subs	r1, r5, r0
 800bcd0:	0020      	movs	r0, r4
 800bcd2:	f000 fecf 	bl	800ca74 <_sbrk_r>
 800bcd6:	3001      	adds	r0, #1
 800bcd8:	d1f2      	bne.n	800bcc0 <sbrk_aligned+0x24>
 800bcda:	e7ef      	b.n	800bcbc <sbrk_aligned+0x20>
 800bcdc:	200005e8 	.word	0x200005e8

0800bce0 <_malloc_r>:
 800bce0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bce2:	2203      	movs	r2, #3
 800bce4:	1ccb      	adds	r3, r1, #3
 800bce6:	4393      	bics	r3, r2
 800bce8:	3308      	adds	r3, #8
 800bcea:	0005      	movs	r5, r0
 800bcec:	001f      	movs	r7, r3
 800bcee:	2b0c      	cmp	r3, #12
 800bcf0:	d234      	bcs.n	800bd5c <_malloc_r+0x7c>
 800bcf2:	270c      	movs	r7, #12
 800bcf4:	42b9      	cmp	r1, r7
 800bcf6:	d833      	bhi.n	800bd60 <_malloc_r+0x80>
 800bcf8:	0028      	movs	r0, r5
 800bcfa:	f000 f871 	bl	800bde0 <__malloc_lock>
 800bcfe:	4e37      	ldr	r6, [pc, #220]	@ (800bddc <_malloc_r+0xfc>)
 800bd00:	6833      	ldr	r3, [r6, #0]
 800bd02:	001c      	movs	r4, r3
 800bd04:	2c00      	cmp	r4, #0
 800bd06:	d12f      	bne.n	800bd68 <_malloc_r+0x88>
 800bd08:	0039      	movs	r1, r7
 800bd0a:	0028      	movs	r0, r5
 800bd0c:	f7ff ffc6 	bl	800bc9c <sbrk_aligned>
 800bd10:	0004      	movs	r4, r0
 800bd12:	1c43      	adds	r3, r0, #1
 800bd14:	d15f      	bne.n	800bdd6 <_malloc_r+0xf6>
 800bd16:	6834      	ldr	r4, [r6, #0]
 800bd18:	9400      	str	r4, [sp, #0]
 800bd1a:	9b00      	ldr	r3, [sp, #0]
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d14a      	bne.n	800bdb6 <_malloc_r+0xd6>
 800bd20:	2c00      	cmp	r4, #0
 800bd22:	d052      	beq.n	800bdca <_malloc_r+0xea>
 800bd24:	6823      	ldr	r3, [r4, #0]
 800bd26:	0028      	movs	r0, r5
 800bd28:	18e3      	adds	r3, r4, r3
 800bd2a:	9900      	ldr	r1, [sp, #0]
 800bd2c:	9301      	str	r3, [sp, #4]
 800bd2e:	f000 fea1 	bl	800ca74 <_sbrk_r>
 800bd32:	9b01      	ldr	r3, [sp, #4]
 800bd34:	4283      	cmp	r3, r0
 800bd36:	d148      	bne.n	800bdca <_malloc_r+0xea>
 800bd38:	6823      	ldr	r3, [r4, #0]
 800bd3a:	0028      	movs	r0, r5
 800bd3c:	1aff      	subs	r7, r7, r3
 800bd3e:	0039      	movs	r1, r7
 800bd40:	f7ff ffac 	bl	800bc9c <sbrk_aligned>
 800bd44:	3001      	adds	r0, #1
 800bd46:	d040      	beq.n	800bdca <_malloc_r+0xea>
 800bd48:	6823      	ldr	r3, [r4, #0]
 800bd4a:	19db      	adds	r3, r3, r7
 800bd4c:	6023      	str	r3, [r4, #0]
 800bd4e:	6833      	ldr	r3, [r6, #0]
 800bd50:	685a      	ldr	r2, [r3, #4]
 800bd52:	2a00      	cmp	r2, #0
 800bd54:	d133      	bne.n	800bdbe <_malloc_r+0xde>
 800bd56:	9b00      	ldr	r3, [sp, #0]
 800bd58:	6033      	str	r3, [r6, #0]
 800bd5a:	e019      	b.n	800bd90 <_malloc_r+0xb0>
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	dac9      	bge.n	800bcf4 <_malloc_r+0x14>
 800bd60:	230c      	movs	r3, #12
 800bd62:	602b      	str	r3, [r5, #0]
 800bd64:	2000      	movs	r0, #0
 800bd66:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bd68:	6821      	ldr	r1, [r4, #0]
 800bd6a:	1bc9      	subs	r1, r1, r7
 800bd6c:	d420      	bmi.n	800bdb0 <_malloc_r+0xd0>
 800bd6e:	290b      	cmp	r1, #11
 800bd70:	d90a      	bls.n	800bd88 <_malloc_r+0xa8>
 800bd72:	19e2      	adds	r2, r4, r7
 800bd74:	6027      	str	r7, [r4, #0]
 800bd76:	42a3      	cmp	r3, r4
 800bd78:	d104      	bne.n	800bd84 <_malloc_r+0xa4>
 800bd7a:	6032      	str	r2, [r6, #0]
 800bd7c:	6863      	ldr	r3, [r4, #4]
 800bd7e:	6011      	str	r1, [r2, #0]
 800bd80:	6053      	str	r3, [r2, #4]
 800bd82:	e005      	b.n	800bd90 <_malloc_r+0xb0>
 800bd84:	605a      	str	r2, [r3, #4]
 800bd86:	e7f9      	b.n	800bd7c <_malloc_r+0x9c>
 800bd88:	6862      	ldr	r2, [r4, #4]
 800bd8a:	42a3      	cmp	r3, r4
 800bd8c:	d10e      	bne.n	800bdac <_malloc_r+0xcc>
 800bd8e:	6032      	str	r2, [r6, #0]
 800bd90:	0028      	movs	r0, r5
 800bd92:	f000 f82d 	bl	800bdf0 <__malloc_unlock>
 800bd96:	0020      	movs	r0, r4
 800bd98:	2207      	movs	r2, #7
 800bd9a:	300b      	adds	r0, #11
 800bd9c:	1d23      	adds	r3, r4, #4
 800bd9e:	4390      	bics	r0, r2
 800bda0:	1ac2      	subs	r2, r0, r3
 800bda2:	4298      	cmp	r0, r3
 800bda4:	d0df      	beq.n	800bd66 <_malloc_r+0x86>
 800bda6:	1a1b      	subs	r3, r3, r0
 800bda8:	50a3      	str	r3, [r4, r2]
 800bdaa:	e7dc      	b.n	800bd66 <_malloc_r+0x86>
 800bdac:	605a      	str	r2, [r3, #4]
 800bdae:	e7ef      	b.n	800bd90 <_malloc_r+0xb0>
 800bdb0:	0023      	movs	r3, r4
 800bdb2:	6864      	ldr	r4, [r4, #4]
 800bdb4:	e7a6      	b.n	800bd04 <_malloc_r+0x24>
 800bdb6:	9c00      	ldr	r4, [sp, #0]
 800bdb8:	6863      	ldr	r3, [r4, #4]
 800bdba:	9300      	str	r3, [sp, #0]
 800bdbc:	e7ad      	b.n	800bd1a <_malloc_r+0x3a>
 800bdbe:	001a      	movs	r2, r3
 800bdc0:	685b      	ldr	r3, [r3, #4]
 800bdc2:	42a3      	cmp	r3, r4
 800bdc4:	d1fb      	bne.n	800bdbe <_malloc_r+0xde>
 800bdc6:	2300      	movs	r3, #0
 800bdc8:	e7da      	b.n	800bd80 <_malloc_r+0xa0>
 800bdca:	230c      	movs	r3, #12
 800bdcc:	0028      	movs	r0, r5
 800bdce:	602b      	str	r3, [r5, #0]
 800bdd0:	f000 f80e 	bl	800bdf0 <__malloc_unlock>
 800bdd4:	e7c6      	b.n	800bd64 <_malloc_r+0x84>
 800bdd6:	6007      	str	r7, [r0, #0]
 800bdd8:	e7da      	b.n	800bd90 <_malloc_r+0xb0>
 800bdda:	46c0      	nop			@ (mov r8, r8)
 800bddc:	200005ec 	.word	0x200005ec

0800bde0 <__malloc_lock>:
 800bde0:	b510      	push	{r4, lr}
 800bde2:	4802      	ldr	r0, [pc, #8]	@ (800bdec <__malloc_lock+0xc>)
 800bde4:	f7ff f877 	bl	800aed6 <__retarget_lock_acquire_recursive>
 800bde8:	bd10      	pop	{r4, pc}
 800bdea:	46c0      	nop			@ (mov r8, r8)
 800bdec:	200005e4 	.word	0x200005e4

0800bdf0 <__malloc_unlock>:
 800bdf0:	b510      	push	{r4, lr}
 800bdf2:	4802      	ldr	r0, [pc, #8]	@ (800bdfc <__malloc_unlock+0xc>)
 800bdf4:	f7ff f870 	bl	800aed8 <__retarget_lock_release_recursive>
 800bdf8:	bd10      	pop	{r4, pc}
 800bdfa:	46c0      	nop			@ (mov r8, r8)
 800bdfc:	200005e4 	.word	0x200005e4

0800be00 <_Balloc>:
 800be00:	b570      	push	{r4, r5, r6, lr}
 800be02:	69c5      	ldr	r5, [r0, #28]
 800be04:	0006      	movs	r6, r0
 800be06:	000c      	movs	r4, r1
 800be08:	2d00      	cmp	r5, #0
 800be0a:	d10e      	bne.n	800be2a <_Balloc+0x2a>
 800be0c:	2010      	movs	r0, #16
 800be0e:	f7ff ff3b 	bl	800bc88 <malloc>
 800be12:	1e02      	subs	r2, r0, #0
 800be14:	61f0      	str	r0, [r6, #28]
 800be16:	d104      	bne.n	800be22 <_Balloc+0x22>
 800be18:	216b      	movs	r1, #107	@ 0x6b
 800be1a:	4b19      	ldr	r3, [pc, #100]	@ (800be80 <_Balloc+0x80>)
 800be1c:	4819      	ldr	r0, [pc, #100]	@ (800be84 <_Balloc+0x84>)
 800be1e:	f000 fe45 	bl	800caac <__assert_func>
 800be22:	6045      	str	r5, [r0, #4]
 800be24:	6085      	str	r5, [r0, #8]
 800be26:	6005      	str	r5, [r0, #0]
 800be28:	60c5      	str	r5, [r0, #12]
 800be2a:	69f5      	ldr	r5, [r6, #28]
 800be2c:	68eb      	ldr	r3, [r5, #12]
 800be2e:	2b00      	cmp	r3, #0
 800be30:	d013      	beq.n	800be5a <_Balloc+0x5a>
 800be32:	69f3      	ldr	r3, [r6, #28]
 800be34:	00a2      	lsls	r2, r4, #2
 800be36:	68db      	ldr	r3, [r3, #12]
 800be38:	189b      	adds	r3, r3, r2
 800be3a:	6818      	ldr	r0, [r3, #0]
 800be3c:	2800      	cmp	r0, #0
 800be3e:	d118      	bne.n	800be72 <_Balloc+0x72>
 800be40:	2101      	movs	r1, #1
 800be42:	000d      	movs	r5, r1
 800be44:	40a5      	lsls	r5, r4
 800be46:	1d6a      	adds	r2, r5, #5
 800be48:	0030      	movs	r0, r6
 800be4a:	0092      	lsls	r2, r2, #2
 800be4c:	f000 fe4c 	bl	800cae8 <_calloc_r>
 800be50:	2800      	cmp	r0, #0
 800be52:	d00c      	beq.n	800be6e <_Balloc+0x6e>
 800be54:	6044      	str	r4, [r0, #4]
 800be56:	6085      	str	r5, [r0, #8]
 800be58:	e00d      	b.n	800be76 <_Balloc+0x76>
 800be5a:	2221      	movs	r2, #33	@ 0x21
 800be5c:	2104      	movs	r1, #4
 800be5e:	0030      	movs	r0, r6
 800be60:	f000 fe42 	bl	800cae8 <_calloc_r>
 800be64:	69f3      	ldr	r3, [r6, #28]
 800be66:	60e8      	str	r0, [r5, #12]
 800be68:	68db      	ldr	r3, [r3, #12]
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d1e1      	bne.n	800be32 <_Balloc+0x32>
 800be6e:	2000      	movs	r0, #0
 800be70:	bd70      	pop	{r4, r5, r6, pc}
 800be72:	6802      	ldr	r2, [r0, #0]
 800be74:	601a      	str	r2, [r3, #0]
 800be76:	2300      	movs	r3, #0
 800be78:	6103      	str	r3, [r0, #16]
 800be7a:	60c3      	str	r3, [r0, #12]
 800be7c:	e7f8      	b.n	800be70 <_Balloc+0x70>
 800be7e:	46c0      	nop			@ (mov r8, r8)
 800be80:	0800cead 	.word	0x0800cead
 800be84:	0800cf2d 	.word	0x0800cf2d

0800be88 <_Bfree>:
 800be88:	b570      	push	{r4, r5, r6, lr}
 800be8a:	69c6      	ldr	r6, [r0, #28]
 800be8c:	0005      	movs	r5, r0
 800be8e:	000c      	movs	r4, r1
 800be90:	2e00      	cmp	r6, #0
 800be92:	d10e      	bne.n	800beb2 <_Bfree+0x2a>
 800be94:	2010      	movs	r0, #16
 800be96:	f7ff fef7 	bl	800bc88 <malloc>
 800be9a:	1e02      	subs	r2, r0, #0
 800be9c:	61e8      	str	r0, [r5, #28]
 800be9e:	d104      	bne.n	800beaa <_Bfree+0x22>
 800bea0:	218f      	movs	r1, #143	@ 0x8f
 800bea2:	4b09      	ldr	r3, [pc, #36]	@ (800bec8 <_Bfree+0x40>)
 800bea4:	4809      	ldr	r0, [pc, #36]	@ (800becc <_Bfree+0x44>)
 800bea6:	f000 fe01 	bl	800caac <__assert_func>
 800beaa:	6046      	str	r6, [r0, #4]
 800beac:	6086      	str	r6, [r0, #8]
 800beae:	6006      	str	r6, [r0, #0]
 800beb0:	60c6      	str	r6, [r0, #12]
 800beb2:	2c00      	cmp	r4, #0
 800beb4:	d007      	beq.n	800bec6 <_Bfree+0x3e>
 800beb6:	69eb      	ldr	r3, [r5, #28]
 800beb8:	6862      	ldr	r2, [r4, #4]
 800beba:	68db      	ldr	r3, [r3, #12]
 800bebc:	0092      	lsls	r2, r2, #2
 800bebe:	189b      	adds	r3, r3, r2
 800bec0:	681a      	ldr	r2, [r3, #0]
 800bec2:	6022      	str	r2, [r4, #0]
 800bec4:	601c      	str	r4, [r3, #0]
 800bec6:	bd70      	pop	{r4, r5, r6, pc}
 800bec8:	0800cead 	.word	0x0800cead
 800becc:	0800cf2d 	.word	0x0800cf2d

0800bed0 <__multadd>:
 800bed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bed2:	000f      	movs	r7, r1
 800bed4:	9001      	str	r0, [sp, #4]
 800bed6:	000c      	movs	r4, r1
 800bed8:	001e      	movs	r6, r3
 800beda:	2000      	movs	r0, #0
 800bedc:	690d      	ldr	r5, [r1, #16]
 800bede:	3714      	adds	r7, #20
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	3001      	adds	r0, #1
 800bee4:	b299      	uxth	r1, r3
 800bee6:	4351      	muls	r1, r2
 800bee8:	0c1b      	lsrs	r3, r3, #16
 800beea:	4353      	muls	r3, r2
 800beec:	1989      	adds	r1, r1, r6
 800beee:	0c0e      	lsrs	r6, r1, #16
 800bef0:	199b      	adds	r3, r3, r6
 800bef2:	0c1e      	lsrs	r6, r3, #16
 800bef4:	b289      	uxth	r1, r1
 800bef6:	041b      	lsls	r3, r3, #16
 800bef8:	185b      	adds	r3, r3, r1
 800befa:	c708      	stmia	r7!, {r3}
 800befc:	4285      	cmp	r5, r0
 800befe:	dcef      	bgt.n	800bee0 <__multadd+0x10>
 800bf00:	2e00      	cmp	r6, #0
 800bf02:	d022      	beq.n	800bf4a <__multadd+0x7a>
 800bf04:	68a3      	ldr	r3, [r4, #8]
 800bf06:	42ab      	cmp	r3, r5
 800bf08:	dc19      	bgt.n	800bf3e <__multadd+0x6e>
 800bf0a:	6861      	ldr	r1, [r4, #4]
 800bf0c:	9801      	ldr	r0, [sp, #4]
 800bf0e:	3101      	adds	r1, #1
 800bf10:	f7ff ff76 	bl	800be00 <_Balloc>
 800bf14:	1e07      	subs	r7, r0, #0
 800bf16:	d105      	bne.n	800bf24 <__multadd+0x54>
 800bf18:	003a      	movs	r2, r7
 800bf1a:	21ba      	movs	r1, #186	@ 0xba
 800bf1c:	4b0c      	ldr	r3, [pc, #48]	@ (800bf50 <__multadd+0x80>)
 800bf1e:	480d      	ldr	r0, [pc, #52]	@ (800bf54 <__multadd+0x84>)
 800bf20:	f000 fdc4 	bl	800caac <__assert_func>
 800bf24:	0021      	movs	r1, r4
 800bf26:	6922      	ldr	r2, [r4, #16]
 800bf28:	310c      	adds	r1, #12
 800bf2a:	3202      	adds	r2, #2
 800bf2c:	0092      	lsls	r2, r2, #2
 800bf2e:	300c      	adds	r0, #12
 800bf30:	f000 fdb2 	bl	800ca98 <memcpy>
 800bf34:	0021      	movs	r1, r4
 800bf36:	9801      	ldr	r0, [sp, #4]
 800bf38:	f7ff ffa6 	bl	800be88 <_Bfree>
 800bf3c:	003c      	movs	r4, r7
 800bf3e:	1d2b      	adds	r3, r5, #4
 800bf40:	009b      	lsls	r3, r3, #2
 800bf42:	18e3      	adds	r3, r4, r3
 800bf44:	3501      	adds	r5, #1
 800bf46:	605e      	str	r6, [r3, #4]
 800bf48:	6125      	str	r5, [r4, #16]
 800bf4a:	0020      	movs	r0, r4
 800bf4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bf4e:	46c0      	nop			@ (mov r8, r8)
 800bf50:	0800cf1c 	.word	0x0800cf1c
 800bf54:	0800cf2d 	.word	0x0800cf2d

0800bf58 <__hi0bits>:
 800bf58:	2280      	movs	r2, #128	@ 0x80
 800bf5a:	0003      	movs	r3, r0
 800bf5c:	0252      	lsls	r2, r2, #9
 800bf5e:	2000      	movs	r0, #0
 800bf60:	4293      	cmp	r3, r2
 800bf62:	d201      	bcs.n	800bf68 <__hi0bits+0x10>
 800bf64:	041b      	lsls	r3, r3, #16
 800bf66:	3010      	adds	r0, #16
 800bf68:	2280      	movs	r2, #128	@ 0x80
 800bf6a:	0452      	lsls	r2, r2, #17
 800bf6c:	4293      	cmp	r3, r2
 800bf6e:	d201      	bcs.n	800bf74 <__hi0bits+0x1c>
 800bf70:	3008      	adds	r0, #8
 800bf72:	021b      	lsls	r3, r3, #8
 800bf74:	2280      	movs	r2, #128	@ 0x80
 800bf76:	0552      	lsls	r2, r2, #21
 800bf78:	4293      	cmp	r3, r2
 800bf7a:	d201      	bcs.n	800bf80 <__hi0bits+0x28>
 800bf7c:	3004      	adds	r0, #4
 800bf7e:	011b      	lsls	r3, r3, #4
 800bf80:	2280      	movs	r2, #128	@ 0x80
 800bf82:	05d2      	lsls	r2, r2, #23
 800bf84:	4293      	cmp	r3, r2
 800bf86:	d201      	bcs.n	800bf8c <__hi0bits+0x34>
 800bf88:	3002      	adds	r0, #2
 800bf8a:	009b      	lsls	r3, r3, #2
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	db03      	blt.n	800bf98 <__hi0bits+0x40>
 800bf90:	3001      	adds	r0, #1
 800bf92:	4213      	tst	r3, r2
 800bf94:	d100      	bne.n	800bf98 <__hi0bits+0x40>
 800bf96:	2020      	movs	r0, #32
 800bf98:	4770      	bx	lr

0800bf9a <__lo0bits>:
 800bf9a:	6803      	ldr	r3, [r0, #0]
 800bf9c:	0001      	movs	r1, r0
 800bf9e:	2207      	movs	r2, #7
 800bfa0:	0018      	movs	r0, r3
 800bfa2:	4010      	ands	r0, r2
 800bfa4:	4213      	tst	r3, r2
 800bfa6:	d00d      	beq.n	800bfc4 <__lo0bits+0x2a>
 800bfa8:	3a06      	subs	r2, #6
 800bfaa:	2000      	movs	r0, #0
 800bfac:	4213      	tst	r3, r2
 800bfae:	d105      	bne.n	800bfbc <__lo0bits+0x22>
 800bfb0:	3002      	adds	r0, #2
 800bfb2:	4203      	tst	r3, r0
 800bfb4:	d003      	beq.n	800bfbe <__lo0bits+0x24>
 800bfb6:	40d3      	lsrs	r3, r2
 800bfb8:	0010      	movs	r0, r2
 800bfba:	600b      	str	r3, [r1, #0]
 800bfbc:	4770      	bx	lr
 800bfbe:	089b      	lsrs	r3, r3, #2
 800bfc0:	600b      	str	r3, [r1, #0]
 800bfc2:	e7fb      	b.n	800bfbc <__lo0bits+0x22>
 800bfc4:	b29a      	uxth	r2, r3
 800bfc6:	2a00      	cmp	r2, #0
 800bfc8:	d101      	bne.n	800bfce <__lo0bits+0x34>
 800bfca:	2010      	movs	r0, #16
 800bfcc:	0c1b      	lsrs	r3, r3, #16
 800bfce:	b2da      	uxtb	r2, r3
 800bfd0:	2a00      	cmp	r2, #0
 800bfd2:	d101      	bne.n	800bfd8 <__lo0bits+0x3e>
 800bfd4:	3008      	adds	r0, #8
 800bfd6:	0a1b      	lsrs	r3, r3, #8
 800bfd8:	071a      	lsls	r2, r3, #28
 800bfda:	d101      	bne.n	800bfe0 <__lo0bits+0x46>
 800bfdc:	3004      	adds	r0, #4
 800bfde:	091b      	lsrs	r3, r3, #4
 800bfe0:	079a      	lsls	r2, r3, #30
 800bfe2:	d101      	bne.n	800bfe8 <__lo0bits+0x4e>
 800bfe4:	3002      	adds	r0, #2
 800bfe6:	089b      	lsrs	r3, r3, #2
 800bfe8:	07da      	lsls	r2, r3, #31
 800bfea:	d4e9      	bmi.n	800bfc0 <__lo0bits+0x26>
 800bfec:	3001      	adds	r0, #1
 800bfee:	085b      	lsrs	r3, r3, #1
 800bff0:	d1e6      	bne.n	800bfc0 <__lo0bits+0x26>
 800bff2:	2020      	movs	r0, #32
 800bff4:	e7e2      	b.n	800bfbc <__lo0bits+0x22>
	...

0800bff8 <__i2b>:
 800bff8:	b510      	push	{r4, lr}
 800bffa:	000c      	movs	r4, r1
 800bffc:	2101      	movs	r1, #1
 800bffe:	f7ff feff 	bl	800be00 <_Balloc>
 800c002:	2800      	cmp	r0, #0
 800c004:	d107      	bne.n	800c016 <__i2b+0x1e>
 800c006:	2146      	movs	r1, #70	@ 0x46
 800c008:	4c05      	ldr	r4, [pc, #20]	@ (800c020 <__i2b+0x28>)
 800c00a:	0002      	movs	r2, r0
 800c00c:	4b05      	ldr	r3, [pc, #20]	@ (800c024 <__i2b+0x2c>)
 800c00e:	0020      	movs	r0, r4
 800c010:	31ff      	adds	r1, #255	@ 0xff
 800c012:	f000 fd4b 	bl	800caac <__assert_func>
 800c016:	2301      	movs	r3, #1
 800c018:	6144      	str	r4, [r0, #20]
 800c01a:	6103      	str	r3, [r0, #16]
 800c01c:	bd10      	pop	{r4, pc}
 800c01e:	46c0      	nop			@ (mov r8, r8)
 800c020:	0800cf2d 	.word	0x0800cf2d
 800c024:	0800cf1c 	.word	0x0800cf1c

0800c028 <__multiply>:
 800c028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c02a:	0014      	movs	r4, r2
 800c02c:	690a      	ldr	r2, [r1, #16]
 800c02e:	6923      	ldr	r3, [r4, #16]
 800c030:	000d      	movs	r5, r1
 800c032:	b08b      	sub	sp, #44	@ 0x2c
 800c034:	429a      	cmp	r2, r3
 800c036:	db02      	blt.n	800c03e <__multiply+0x16>
 800c038:	0023      	movs	r3, r4
 800c03a:	000c      	movs	r4, r1
 800c03c:	001d      	movs	r5, r3
 800c03e:	6927      	ldr	r7, [r4, #16]
 800c040:	692e      	ldr	r6, [r5, #16]
 800c042:	6861      	ldr	r1, [r4, #4]
 800c044:	19bb      	adds	r3, r7, r6
 800c046:	9303      	str	r3, [sp, #12]
 800c048:	68a3      	ldr	r3, [r4, #8]
 800c04a:	19ba      	adds	r2, r7, r6
 800c04c:	4293      	cmp	r3, r2
 800c04e:	da00      	bge.n	800c052 <__multiply+0x2a>
 800c050:	3101      	adds	r1, #1
 800c052:	f7ff fed5 	bl	800be00 <_Balloc>
 800c056:	9002      	str	r0, [sp, #8]
 800c058:	2800      	cmp	r0, #0
 800c05a:	d106      	bne.n	800c06a <__multiply+0x42>
 800c05c:	21b1      	movs	r1, #177	@ 0xb1
 800c05e:	4b49      	ldr	r3, [pc, #292]	@ (800c184 <__multiply+0x15c>)
 800c060:	4849      	ldr	r0, [pc, #292]	@ (800c188 <__multiply+0x160>)
 800c062:	9a02      	ldr	r2, [sp, #8]
 800c064:	0049      	lsls	r1, r1, #1
 800c066:	f000 fd21 	bl	800caac <__assert_func>
 800c06a:	9b02      	ldr	r3, [sp, #8]
 800c06c:	2200      	movs	r2, #0
 800c06e:	3314      	adds	r3, #20
 800c070:	469c      	mov	ip, r3
 800c072:	19bb      	adds	r3, r7, r6
 800c074:	009b      	lsls	r3, r3, #2
 800c076:	4463      	add	r3, ip
 800c078:	9304      	str	r3, [sp, #16]
 800c07a:	4663      	mov	r3, ip
 800c07c:	9904      	ldr	r1, [sp, #16]
 800c07e:	428b      	cmp	r3, r1
 800c080:	d32a      	bcc.n	800c0d8 <__multiply+0xb0>
 800c082:	0023      	movs	r3, r4
 800c084:	00bf      	lsls	r7, r7, #2
 800c086:	3314      	adds	r3, #20
 800c088:	3514      	adds	r5, #20
 800c08a:	9308      	str	r3, [sp, #32]
 800c08c:	00b6      	lsls	r6, r6, #2
 800c08e:	19db      	adds	r3, r3, r7
 800c090:	9305      	str	r3, [sp, #20]
 800c092:	19ab      	adds	r3, r5, r6
 800c094:	9309      	str	r3, [sp, #36]	@ 0x24
 800c096:	2304      	movs	r3, #4
 800c098:	9306      	str	r3, [sp, #24]
 800c09a:	0023      	movs	r3, r4
 800c09c:	9a05      	ldr	r2, [sp, #20]
 800c09e:	3315      	adds	r3, #21
 800c0a0:	9501      	str	r5, [sp, #4]
 800c0a2:	429a      	cmp	r2, r3
 800c0a4:	d305      	bcc.n	800c0b2 <__multiply+0x8a>
 800c0a6:	1b13      	subs	r3, r2, r4
 800c0a8:	3b15      	subs	r3, #21
 800c0aa:	089b      	lsrs	r3, r3, #2
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	009b      	lsls	r3, r3, #2
 800c0b0:	9306      	str	r3, [sp, #24]
 800c0b2:	9b01      	ldr	r3, [sp, #4]
 800c0b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c0b6:	4293      	cmp	r3, r2
 800c0b8:	d310      	bcc.n	800c0dc <__multiply+0xb4>
 800c0ba:	9b03      	ldr	r3, [sp, #12]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	dd05      	ble.n	800c0cc <__multiply+0xa4>
 800c0c0:	9b04      	ldr	r3, [sp, #16]
 800c0c2:	3b04      	subs	r3, #4
 800c0c4:	9304      	str	r3, [sp, #16]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d056      	beq.n	800c17a <__multiply+0x152>
 800c0cc:	9b02      	ldr	r3, [sp, #8]
 800c0ce:	9a03      	ldr	r2, [sp, #12]
 800c0d0:	0018      	movs	r0, r3
 800c0d2:	611a      	str	r2, [r3, #16]
 800c0d4:	b00b      	add	sp, #44	@ 0x2c
 800c0d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c0d8:	c304      	stmia	r3!, {r2}
 800c0da:	e7cf      	b.n	800c07c <__multiply+0x54>
 800c0dc:	9b01      	ldr	r3, [sp, #4]
 800c0de:	6818      	ldr	r0, [r3, #0]
 800c0e0:	b280      	uxth	r0, r0
 800c0e2:	2800      	cmp	r0, #0
 800c0e4:	d01e      	beq.n	800c124 <__multiply+0xfc>
 800c0e6:	4667      	mov	r7, ip
 800c0e8:	2500      	movs	r5, #0
 800c0ea:	9e08      	ldr	r6, [sp, #32]
 800c0ec:	ce02      	ldmia	r6!, {r1}
 800c0ee:	683b      	ldr	r3, [r7, #0]
 800c0f0:	9307      	str	r3, [sp, #28]
 800c0f2:	b28b      	uxth	r3, r1
 800c0f4:	4343      	muls	r3, r0
 800c0f6:	001a      	movs	r2, r3
 800c0f8:	466b      	mov	r3, sp
 800c0fa:	0c09      	lsrs	r1, r1, #16
 800c0fc:	8b9b      	ldrh	r3, [r3, #28]
 800c0fe:	4341      	muls	r1, r0
 800c100:	18d3      	adds	r3, r2, r3
 800c102:	9a07      	ldr	r2, [sp, #28]
 800c104:	195b      	adds	r3, r3, r5
 800c106:	0c12      	lsrs	r2, r2, #16
 800c108:	1889      	adds	r1, r1, r2
 800c10a:	0c1a      	lsrs	r2, r3, #16
 800c10c:	188a      	adds	r2, r1, r2
 800c10e:	b29b      	uxth	r3, r3
 800c110:	0c15      	lsrs	r5, r2, #16
 800c112:	0412      	lsls	r2, r2, #16
 800c114:	431a      	orrs	r2, r3
 800c116:	9b05      	ldr	r3, [sp, #20]
 800c118:	c704      	stmia	r7!, {r2}
 800c11a:	42b3      	cmp	r3, r6
 800c11c:	d8e6      	bhi.n	800c0ec <__multiply+0xc4>
 800c11e:	4663      	mov	r3, ip
 800c120:	9a06      	ldr	r2, [sp, #24]
 800c122:	509d      	str	r5, [r3, r2]
 800c124:	9b01      	ldr	r3, [sp, #4]
 800c126:	6818      	ldr	r0, [r3, #0]
 800c128:	0c00      	lsrs	r0, r0, #16
 800c12a:	d020      	beq.n	800c16e <__multiply+0x146>
 800c12c:	4663      	mov	r3, ip
 800c12e:	0025      	movs	r5, r4
 800c130:	4661      	mov	r1, ip
 800c132:	2700      	movs	r7, #0
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	3514      	adds	r5, #20
 800c138:	682a      	ldr	r2, [r5, #0]
 800c13a:	680e      	ldr	r6, [r1, #0]
 800c13c:	b292      	uxth	r2, r2
 800c13e:	4342      	muls	r2, r0
 800c140:	0c36      	lsrs	r6, r6, #16
 800c142:	1992      	adds	r2, r2, r6
 800c144:	19d2      	adds	r2, r2, r7
 800c146:	0416      	lsls	r6, r2, #16
 800c148:	b29b      	uxth	r3, r3
 800c14a:	431e      	orrs	r6, r3
 800c14c:	600e      	str	r6, [r1, #0]
 800c14e:	cd40      	ldmia	r5!, {r6}
 800c150:	684b      	ldr	r3, [r1, #4]
 800c152:	0c36      	lsrs	r6, r6, #16
 800c154:	4346      	muls	r6, r0
 800c156:	b29b      	uxth	r3, r3
 800c158:	0c12      	lsrs	r2, r2, #16
 800c15a:	18f3      	adds	r3, r6, r3
 800c15c:	189b      	adds	r3, r3, r2
 800c15e:	9a05      	ldr	r2, [sp, #20]
 800c160:	0c1f      	lsrs	r7, r3, #16
 800c162:	3104      	adds	r1, #4
 800c164:	42aa      	cmp	r2, r5
 800c166:	d8e7      	bhi.n	800c138 <__multiply+0x110>
 800c168:	4662      	mov	r2, ip
 800c16a:	9906      	ldr	r1, [sp, #24]
 800c16c:	5053      	str	r3, [r2, r1]
 800c16e:	9b01      	ldr	r3, [sp, #4]
 800c170:	3304      	adds	r3, #4
 800c172:	9301      	str	r3, [sp, #4]
 800c174:	2304      	movs	r3, #4
 800c176:	449c      	add	ip, r3
 800c178:	e79b      	b.n	800c0b2 <__multiply+0x8a>
 800c17a:	9b03      	ldr	r3, [sp, #12]
 800c17c:	3b01      	subs	r3, #1
 800c17e:	9303      	str	r3, [sp, #12]
 800c180:	e79b      	b.n	800c0ba <__multiply+0x92>
 800c182:	46c0      	nop			@ (mov r8, r8)
 800c184:	0800cf1c 	.word	0x0800cf1c
 800c188:	0800cf2d 	.word	0x0800cf2d

0800c18c <__pow5mult>:
 800c18c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c18e:	2303      	movs	r3, #3
 800c190:	0015      	movs	r5, r2
 800c192:	0007      	movs	r7, r0
 800c194:	000e      	movs	r6, r1
 800c196:	401a      	ands	r2, r3
 800c198:	421d      	tst	r5, r3
 800c19a:	d008      	beq.n	800c1ae <__pow5mult+0x22>
 800c19c:	4925      	ldr	r1, [pc, #148]	@ (800c234 <__pow5mult+0xa8>)
 800c19e:	3a01      	subs	r2, #1
 800c1a0:	0092      	lsls	r2, r2, #2
 800c1a2:	5852      	ldr	r2, [r2, r1]
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	0031      	movs	r1, r6
 800c1a8:	f7ff fe92 	bl	800bed0 <__multadd>
 800c1ac:	0006      	movs	r6, r0
 800c1ae:	10ad      	asrs	r5, r5, #2
 800c1b0:	d03d      	beq.n	800c22e <__pow5mult+0xa2>
 800c1b2:	69fc      	ldr	r4, [r7, #28]
 800c1b4:	2c00      	cmp	r4, #0
 800c1b6:	d10f      	bne.n	800c1d8 <__pow5mult+0x4c>
 800c1b8:	2010      	movs	r0, #16
 800c1ba:	f7ff fd65 	bl	800bc88 <malloc>
 800c1be:	1e02      	subs	r2, r0, #0
 800c1c0:	61f8      	str	r0, [r7, #28]
 800c1c2:	d105      	bne.n	800c1d0 <__pow5mult+0x44>
 800c1c4:	21b4      	movs	r1, #180	@ 0xb4
 800c1c6:	4b1c      	ldr	r3, [pc, #112]	@ (800c238 <__pow5mult+0xac>)
 800c1c8:	481c      	ldr	r0, [pc, #112]	@ (800c23c <__pow5mult+0xb0>)
 800c1ca:	31ff      	adds	r1, #255	@ 0xff
 800c1cc:	f000 fc6e 	bl	800caac <__assert_func>
 800c1d0:	6044      	str	r4, [r0, #4]
 800c1d2:	6084      	str	r4, [r0, #8]
 800c1d4:	6004      	str	r4, [r0, #0]
 800c1d6:	60c4      	str	r4, [r0, #12]
 800c1d8:	69fb      	ldr	r3, [r7, #28]
 800c1da:	689c      	ldr	r4, [r3, #8]
 800c1dc:	9301      	str	r3, [sp, #4]
 800c1de:	2c00      	cmp	r4, #0
 800c1e0:	d108      	bne.n	800c1f4 <__pow5mult+0x68>
 800c1e2:	0038      	movs	r0, r7
 800c1e4:	4916      	ldr	r1, [pc, #88]	@ (800c240 <__pow5mult+0xb4>)
 800c1e6:	f7ff ff07 	bl	800bff8 <__i2b>
 800c1ea:	9b01      	ldr	r3, [sp, #4]
 800c1ec:	0004      	movs	r4, r0
 800c1ee:	6098      	str	r0, [r3, #8]
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	6003      	str	r3, [r0, #0]
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	421d      	tst	r5, r3
 800c1f8:	d00a      	beq.n	800c210 <__pow5mult+0x84>
 800c1fa:	0031      	movs	r1, r6
 800c1fc:	0022      	movs	r2, r4
 800c1fe:	0038      	movs	r0, r7
 800c200:	f7ff ff12 	bl	800c028 <__multiply>
 800c204:	0031      	movs	r1, r6
 800c206:	9001      	str	r0, [sp, #4]
 800c208:	0038      	movs	r0, r7
 800c20a:	f7ff fe3d 	bl	800be88 <_Bfree>
 800c20e:	9e01      	ldr	r6, [sp, #4]
 800c210:	106d      	asrs	r5, r5, #1
 800c212:	d00c      	beq.n	800c22e <__pow5mult+0xa2>
 800c214:	6820      	ldr	r0, [r4, #0]
 800c216:	2800      	cmp	r0, #0
 800c218:	d107      	bne.n	800c22a <__pow5mult+0x9e>
 800c21a:	0022      	movs	r2, r4
 800c21c:	0021      	movs	r1, r4
 800c21e:	0038      	movs	r0, r7
 800c220:	f7ff ff02 	bl	800c028 <__multiply>
 800c224:	2300      	movs	r3, #0
 800c226:	6020      	str	r0, [r4, #0]
 800c228:	6003      	str	r3, [r0, #0]
 800c22a:	0004      	movs	r4, r0
 800c22c:	e7e2      	b.n	800c1f4 <__pow5mult+0x68>
 800c22e:	0030      	movs	r0, r6
 800c230:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c232:	46c0      	nop			@ (mov r8, r8)
 800c234:	0800cf88 	.word	0x0800cf88
 800c238:	0800cead 	.word	0x0800cead
 800c23c:	0800cf2d 	.word	0x0800cf2d
 800c240:	00000271 	.word	0x00000271

0800c244 <__lshift>:
 800c244:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c246:	000c      	movs	r4, r1
 800c248:	0016      	movs	r6, r2
 800c24a:	6923      	ldr	r3, [r4, #16]
 800c24c:	1157      	asrs	r7, r2, #5
 800c24e:	b085      	sub	sp, #20
 800c250:	18fb      	adds	r3, r7, r3
 800c252:	9301      	str	r3, [sp, #4]
 800c254:	3301      	adds	r3, #1
 800c256:	9300      	str	r3, [sp, #0]
 800c258:	6849      	ldr	r1, [r1, #4]
 800c25a:	68a3      	ldr	r3, [r4, #8]
 800c25c:	9002      	str	r0, [sp, #8]
 800c25e:	9a00      	ldr	r2, [sp, #0]
 800c260:	4293      	cmp	r3, r2
 800c262:	db10      	blt.n	800c286 <__lshift+0x42>
 800c264:	9802      	ldr	r0, [sp, #8]
 800c266:	f7ff fdcb 	bl	800be00 <_Balloc>
 800c26a:	2300      	movs	r3, #0
 800c26c:	0001      	movs	r1, r0
 800c26e:	0005      	movs	r5, r0
 800c270:	001a      	movs	r2, r3
 800c272:	3114      	adds	r1, #20
 800c274:	4298      	cmp	r0, r3
 800c276:	d10c      	bne.n	800c292 <__lshift+0x4e>
 800c278:	21ef      	movs	r1, #239	@ 0xef
 800c27a:	002a      	movs	r2, r5
 800c27c:	4b25      	ldr	r3, [pc, #148]	@ (800c314 <__lshift+0xd0>)
 800c27e:	4826      	ldr	r0, [pc, #152]	@ (800c318 <__lshift+0xd4>)
 800c280:	0049      	lsls	r1, r1, #1
 800c282:	f000 fc13 	bl	800caac <__assert_func>
 800c286:	3101      	adds	r1, #1
 800c288:	005b      	lsls	r3, r3, #1
 800c28a:	e7e8      	b.n	800c25e <__lshift+0x1a>
 800c28c:	0098      	lsls	r0, r3, #2
 800c28e:	500a      	str	r2, [r1, r0]
 800c290:	3301      	adds	r3, #1
 800c292:	42bb      	cmp	r3, r7
 800c294:	dbfa      	blt.n	800c28c <__lshift+0x48>
 800c296:	43fb      	mvns	r3, r7
 800c298:	17db      	asrs	r3, r3, #31
 800c29a:	401f      	ands	r7, r3
 800c29c:	00bf      	lsls	r7, r7, #2
 800c29e:	0023      	movs	r3, r4
 800c2a0:	201f      	movs	r0, #31
 800c2a2:	19c9      	adds	r1, r1, r7
 800c2a4:	0037      	movs	r7, r6
 800c2a6:	6922      	ldr	r2, [r4, #16]
 800c2a8:	3314      	adds	r3, #20
 800c2aa:	0092      	lsls	r2, r2, #2
 800c2ac:	189a      	adds	r2, r3, r2
 800c2ae:	4007      	ands	r7, r0
 800c2b0:	4206      	tst	r6, r0
 800c2b2:	d029      	beq.n	800c308 <__lshift+0xc4>
 800c2b4:	3001      	adds	r0, #1
 800c2b6:	1bc0      	subs	r0, r0, r7
 800c2b8:	9003      	str	r0, [sp, #12]
 800c2ba:	468c      	mov	ip, r1
 800c2bc:	2000      	movs	r0, #0
 800c2be:	681e      	ldr	r6, [r3, #0]
 800c2c0:	40be      	lsls	r6, r7
 800c2c2:	4306      	orrs	r6, r0
 800c2c4:	4660      	mov	r0, ip
 800c2c6:	c040      	stmia	r0!, {r6}
 800c2c8:	4684      	mov	ip, r0
 800c2ca:	9e03      	ldr	r6, [sp, #12]
 800c2cc:	cb01      	ldmia	r3!, {r0}
 800c2ce:	40f0      	lsrs	r0, r6
 800c2d0:	429a      	cmp	r2, r3
 800c2d2:	d8f4      	bhi.n	800c2be <__lshift+0x7a>
 800c2d4:	0026      	movs	r6, r4
 800c2d6:	3615      	adds	r6, #21
 800c2d8:	2304      	movs	r3, #4
 800c2da:	42b2      	cmp	r2, r6
 800c2dc:	d304      	bcc.n	800c2e8 <__lshift+0xa4>
 800c2de:	1b13      	subs	r3, r2, r4
 800c2e0:	3b15      	subs	r3, #21
 800c2e2:	089b      	lsrs	r3, r3, #2
 800c2e4:	3301      	adds	r3, #1
 800c2e6:	009b      	lsls	r3, r3, #2
 800c2e8:	50c8      	str	r0, [r1, r3]
 800c2ea:	2800      	cmp	r0, #0
 800c2ec:	d002      	beq.n	800c2f4 <__lshift+0xb0>
 800c2ee:	9b01      	ldr	r3, [sp, #4]
 800c2f0:	3302      	adds	r3, #2
 800c2f2:	9300      	str	r3, [sp, #0]
 800c2f4:	9b00      	ldr	r3, [sp, #0]
 800c2f6:	9802      	ldr	r0, [sp, #8]
 800c2f8:	3b01      	subs	r3, #1
 800c2fa:	0021      	movs	r1, r4
 800c2fc:	612b      	str	r3, [r5, #16]
 800c2fe:	f7ff fdc3 	bl	800be88 <_Bfree>
 800c302:	0028      	movs	r0, r5
 800c304:	b005      	add	sp, #20
 800c306:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c308:	cb01      	ldmia	r3!, {r0}
 800c30a:	c101      	stmia	r1!, {r0}
 800c30c:	429a      	cmp	r2, r3
 800c30e:	d8fb      	bhi.n	800c308 <__lshift+0xc4>
 800c310:	e7f0      	b.n	800c2f4 <__lshift+0xb0>
 800c312:	46c0      	nop			@ (mov r8, r8)
 800c314:	0800cf1c 	.word	0x0800cf1c
 800c318:	0800cf2d 	.word	0x0800cf2d

0800c31c <__mcmp>:
 800c31c:	b530      	push	{r4, r5, lr}
 800c31e:	690b      	ldr	r3, [r1, #16]
 800c320:	6904      	ldr	r4, [r0, #16]
 800c322:	0002      	movs	r2, r0
 800c324:	1ae0      	subs	r0, r4, r3
 800c326:	429c      	cmp	r4, r3
 800c328:	d10f      	bne.n	800c34a <__mcmp+0x2e>
 800c32a:	3214      	adds	r2, #20
 800c32c:	009b      	lsls	r3, r3, #2
 800c32e:	3114      	adds	r1, #20
 800c330:	0014      	movs	r4, r2
 800c332:	18c9      	adds	r1, r1, r3
 800c334:	18d2      	adds	r2, r2, r3
 800c336:	3a04      	subs	r2, #4
 800c338:	3904      	subs	r1, #4
 800c33a:	6815      	ldr	r5, [r2, #0]
 800c33c:	680b      	ldr	r3, [r1, #0]
 800c33e:	429d      	cmp	r5, r3
 800c340:	d004      	beq.n	800c34c <__mcmp+0x30>
 800c342:	2001      	movs	r0, #1
 800c344:	429d      	cmp	r5, r3
 800c346:	d200      	bcs.n	800c34a <__mcmp+0x2e>
 800c348:	3802      	subs	r0, #2
 800c34a:	bd30      	pop	{r4, r5, pc}
 800c34c:	4294      	cmp	r4, r2
 800c34e:	d3f2      	bcc.n	800c336 <__mcmp+0x1a>
 800c350:	e7fb      	b.n	800c34a <__mcmp+0x2e>
	...

0800c354 <__mdiff>:
 800c354:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c356:	000c      	movs	r4, r1
 800c358:	b087      	sub	sp, #28
 800c35a:	9000      	str	r0, [sp, #0]
 800c35c:	0011      	movs	r1, r2
 800c35e:	0020      	movs	r0, r4
 800c360:	0017      	movs	r7, r2
 800c362:	f7ff ffdb 	bl	800c31c <__mcmp>
 800c366:	1e05      	subs	r5, r0, #0
 800c368:	d110      	bne.n	800c38c <__mdiff+0x38>
 800c36a:	0001      	movs	r1, r0
 800c36c:	9800      	ldr	r0, [sp, #0]
 800c36e:	f7ff fd47 	bl	800be00 <_Balloc>
 800c372:	1e02      	subs	r2, r0, #0
 800c374:	d104      	bne.n	800c380 <__mdiff+0x2c>
 800c376:	4b40      	ldr	r3, [pc, #256]	@ (800c478 <__mdiff+0x124>)
 800c378:	4840      	ldr	r0, [pc, #256]	@ (800c47c <__mdiff+0x128>)
 800c37a:	4941      	ldr	r1, [pc, #260]	@ (800c480 <__mdiff+0x12c>)
 800c37c:	f000 fb96 	bl	800caac <__assert_func>
 800c380:	2301      	movs	r3, #1
 800c382:	6145      	str	r5, [r0, #20]
 800c384:	6103      	str	r3, [r0, #16]
 800c386:	0010      	movs	r0, r2
 800c388:	b007      	add	sp, #28
 800c38a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c38c:	2600      	movs	r6, #0
 800c38e:	42b0      	cmp	r0, r6
 800c390:	da03      	bge.n	800c39a <__mdiff+0x46>
 800c392:	0023      	movs	r3, r4
 800c394:	003c      	movs	r4, r7
 800c396:	001f      	movs	r7, r3
 800c398:	3601      	adds	r6, #1
 800c39a:	6861      	ldr	r1, [r4, #4]
 800c39c:	9800      	ldr	r0, [sp, #0]
 800c39e:	f7ff fd2f 	bl	800be00 <_Balloc>
 800c3a2:	1e02      	subs	r2, r0, #0
 800c3a4:	d103      	bne.n	800c3ae <__mdiff+0x5a>
 800c3a6:	4b34      	ldr	r3, [pc, #208]	@ (800c478 <__mdiff+0x124>)
 800c3a8:	4834      	ldr	r0, [pc, #208]	@ (800c47c <__mdiff+0x128>)
 800c3aa:	4936      	ldr	r1, [pc, #216]	@ (800c484 <__mdiff+0x130>)
 800c3ac:	e7e6      	b.n	800c37c <__mdiff+0x28>
 800c3ae:	6923      	ldr	r3, [r4, #16]
 800c3b0:	3414      	adds	r4, #20
 800c3b2:	9300      	str	r3, [sp, #0]
 800c3b4:	009b      	lsls	r3, r3, #2
 800c3b6:	18e3      	adds	r3, r4, r3
 800c3b8:	0021      	movs	r1, r4
 800c3ba:	9401      	str	r4, [sp, #4]
 800c3bc:	003c      	movs	r4, r7
 800c3be:	9302      	str	r3, [sp, #8]
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	3414      	adds	r4, #20
 800c3c4:	009b      	lsls	r3, r3, #2
 800c3c6:	18e3      	adds	r3, r4, r3
 800c3c8:	9303      	str	r3, [sp, #12]
 800c3ca:	0003      	movs	r3, r0
 800c3cc:	60c6      	str	r6, [r0, #12]
 800c3ce:	468c      	mov	ip, r1
 800c3d0:	2000      	movs	r0, #0
 800c3d2:	3314      	adds	r3, #20
 800c3d4:	9304      	str	r3, [sp, #16]
 800c3d6:	9305      	str	r3, [sp, #20]
 800c3d8:	4663      	mov	r3, ip
 800c3da:	cb20      	ldmia	r3!, {r5}
 800c3dc:	b2a9      	uxth	r1, r5
 800c3de:	000e      	movs	r6, r1
 800c3e0:	469c      	mov	ip, r3
 800c3e2:	cc08      	ldmia	r4!, {r3}
 800c3e4:	0c2d      	lsrs	r5, r5, #16
 800c3e6:	b299      	uxth	r1, r3
 800c3e8:	1a71      	subs	r1, r6, r1
 800c3ea:	1809      	adds	r1, r1, r0
 800c3ec:	0c1b      	lsrs	r3, r3, #16
 800c3ee:	1408      	asrs	r0, r1, #16
 800c3f0:	1aeb      	subs	r3, r5, r3
 800c3f2:	181b      	adds	r3, r3, r0
 800c3f4:	1418      	asrs	r0, r3, #16
 800c3f6:	b289      	uxth	r1, r1
 800c3f8:	041b      	lsls	r3, r3, #16
 800c3fa:	4319      	orrs	r1, r3
 800c3fc:	9b05      	ldr	r3, [sp, #20]
 800c3fe:	c302      	stmia	r3!, {r1}
 800c400:	9305      	str	r3, [sp, #20]
 800c402:	9b03      	ldr	r3, [sp, #12]
 800c404:	42a3      	cmp	r3, r4
 800c406:	d8e7      	bhi.n	800c3d8 <__mdiff+0x84>
 800c408:	0039      	movs	r1, r7
 800c40a:	9c03      	ldr	r4, [sp, #12]
 800c40c:	3115      	adds	r1, #21
 800c40e:	2304      	movs	r3, #4
 800c410:	428c      	cmp	r4, r1
 800c412:	d304      	bcc.n	800c41e <__mdiff+0xca>
 800c414:	1be3      	subs	r3, r4, r7
 800c416:	3b15      	subs	r3, #21
 800c418:	089b      	lsrs	r3, r3, #2
 800c41a:	3301      	adds	r3, #1
 800c41c:	009b      	lsls	r3, r3, #2
 800c41e:	9901      	ldr	r1, [sp, #4]
 800c420:	18cd      	adds	r5, r1, r3
 800c422:	9904      	ldr	r1, [sp, #16]
 800c424:	002e      	movs	r6, r5
 800c426:	18cb      	adds	r3, r1, r3
 800c428:	001f      	movs	r7, r3
 800c42a:	9902      	ldr	r1, [sp, #8]
 800c42c:	428e      	cmp	r6, r1
 800c42e:	d311      	bcc.n	800c454 <__mdiff+0x100>
 800c430:	9c02      	ldr	r4, [sp, #8]
 800c432:	1ee9      	subs	r1, r5, #3
 800c434:	2000      	movs	r0, #0
 800c436:	428c      	cmp	r4, r1
 800c438:	d304      	bcc.n	800c444 <__mdiff+0xf0>
 800c43a:	0021      	movs	r1, r4
 800c43c:	3103      	adds	r1, #3
 800c43e:	1b49      	subs	r1, r1, r5
 800c440:	0889      	lsrs	r1, r1, #2
 800c442:	0088      	lsls	r0, r1, #2
 800c444:	181b      	adds	r3, r3, r0
 800c446:	3b04      	subs	r3, #4
 800c448:	6819      	ldr	r1, [r3, #0]
 800c44a:	2900      	cmp	r1, #0
 800c44c:	d010      	beq.n	800c470 <__mdiff+0x11c>
 800c44e:	9b00      	ldr	r3, [sp, #0]
 800c450:	6113      	str	r3, [r2, #16]
 800c452:	e798      	b.n	800c386 <__mdiff+0x32>
 800c454:	4684      	mov	ip, r0
 800c456:	ce02      	ldmia	r6!, {r1}
 800c458:	b288      	uxth	r0, r1
 800c45a:	4460      	add	r0, ip
 800c45c:	1400      	asrs	r0, r0, #16
 800c45e:	0c0c      	lsrs	r4, r1, #16
 800c460:	1904      	adds	r4, r0, r4
 800c462:	4461      	add	r1, ip
 800c464:	1420      	asrs	r0, r4, #16
 800c466:	b289      	uxth	r1, r1
 800c468:	0424      	lsls	r4, r4, #16
 800c46a:	4321      	orrs	r1, r4
 800c46c:	c702      	stmia	r7!, {r1}
 800c46e:	e7dc      	b.n	800c42a <__mdiff+0xd6>
 800c470:	9900      	ldr	r1, [sp, #0]
 800c472:	3901      	subs	r1, #1
 800c474:	9100      	str	r1, [sp, #0]
 800c476:	e7e6      	b.n	800c446 <__mdiff+0xf2>
 800c478:	0800cf1c 	.word	0x0800cf1c
 800c47c:	0800cf2d 	.word	0x0800cf2d
 800c480:	00000237 	.word	0x00000237
 800c484:	00000245 	.word	0x00000245

0800c488 <__d2b>:
 800c488:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c48a:	2101      	movs	r1, #1
 800c48c:	0016      	movs	r6, r2
 800c48e:	001f      	movs	r7, r3
 800c490:	f7ff fcb6 	bl	800be00 <_Balloc>
 800c494:	1e04      	subs	r4, r0, #0
 800c496:	d105      	bne.n	800c4a4 <__d2b+0x1c>
 800c498:	0022      	movs	r2, r4
 800c49a:	4b25      	ldr	r3, [pc, #148]	@ (800c530 <__d2b+0xa8>)
 800c49c:	4825      	ldr	r0, [pc, #148]	@ (800c534 <__d2b+0xac>)
 800c49e:	4926      	ldr	r1, [pc, #152]	@ (800c538 <__d2b+0xb0>)
 800c4a0:	f000 fb04 	bl	800caac <__assert_func>
 800c4a4:	033b      	lsls	r3, r7, #12
 800c4a6:	007d      	lsls	r5, r7, #1
 800c4a8:	0b1b      	lsrs	r3, r3, #12
 800c4aa:	0d6d      	lsrs	r5, r5, #21
 800c4ac:	d002      	beq.n	800c4b4 <__d2b+0x2c>
 800c4ae:	2280      	movs	r2, #128	@ 0x80
 800c4b0:	0352      	lsls	r2, r2, #13
 800c4b2:	4313      	orrs	r3, r2
 800c4b4:	9301      	str	r3, [sp, #4]
 800c4b6:	2e00      	cmp	r6, #0
 800c4b8:	d025      	beq.n	800c506 <__d2b+0x7e>
 800c4ba:	4668      	mov	r0, sp
 800c4bc:	9600      	str	r6, [sp, #0]
 800c4be:	f7ff fd6c 	bl	800bf9a <__lo0bits>
 800c4c2:	9b01      	ldr	r3, [sp, #4]
 800c4c4:	9900      	ldr	r1, [sp, #0]
 800c4c6:	2800      	cmp	r0, #0
 800c4c8:	d01b      	beq.n	800c502 <__d2b+0x7a>
 800c4ca:	2220      	movs	r2, #32
 800c4cc:	001e      	movs	r6, r3
 800c4ce:	1a12      	subs	r2, r2, r0
 800c4d0:	4096      	lsls	r6, r2
 800c4d2:	0032      	movs	r2, r6
 800c4d4:	40c3      	lsrs	r3, r0
 800c4d6:	430a      	orrs	r2, r1
 800c4d8:	6162      	str	r2, [r4, #20]
 800c4da:	9301      	str	r3, [sp, #4]
 800c4dc:	9e01      	ldr	r6, [sp, #4]
 800c4de:	61a6      	str	r6, [r4, #24]
 800c4e0:	1e73      	subs	r3, r6, #1
 800c4e2:	419e      	sbcs	r6, r3
 800c4e4:	3601      	adds	r6, #1
 800c4e6:	6126      	str	r6, [r4, #16]
 800c4e8:	2d00      	cmp	r5, #0
 800c4ea:	d014      	beq.n	800c516 <__d2b+0x8e>
 800c4ec:	2635      	movs	r6, #53	@ 0x35
 800c4ee:	4b13      	ldr	r3, [pc, #76]	@ (800c53c <__d2b+0xb4>)
 800c4f0:	18ed      	adds	r5, r5, r3
 800c4f2:	9b08      	ldr	r3, [sp, #32]
 800c4f4:	182d      	adds	r5, r5, r0
 800c4f6:	601d      	str	r5, [r3, #0]
 800c4f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4fa:	1a36      	subs	r6, r6, r0
 800c4fc:	601e      	str	r6, [r3, #0]
 800c4fe:	0020      	movs	r0, r4
 800c500:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c502:	6161      	str	r1, [r4, #20]
 800c504:	e7ea      	b.n	800c4dc <__d2b+0x54>
 800c506:	a801      	add	r0, sp, #4
 800c508:	f7ff fd47 	bl	800bf9a <__lo0bits>
 800c50c:	9b01      	ldr	r3, [sp, #4]
 800c50e:	2601      	movs	r6, #1
 800c510:	6163      	str	r3, [r4, #20]
 800c512:	3020      	adds	r0, #32
 800c514:	e7e7      	b.n	800c4e6 <__d2b+0x5e>
 800c516:	4b0a      	ldr	r3, [pc, #40]	@ (800c540 <__d2b+0xb8>)
 800c518:	18c0      	adds	r0, r0, r3
 800c51a:	9b08      	ldr	r3, [sp, #32]
 800c51c:	6018      	str	r0, [r3, #0]
 800c51e:	4b09      	ldr	r3, [pc, #36]	@ (800c544 <__d2b+0xbc>)
 800c520:	18f3      	adds	r3, r6, r3
 800c522:	009b      	lsls	r3, r3, #2
 800c524:	18e3      	adds	r3, r4, r3
 800c526:	6958      	ldr	r0, [r3, #20]
 800c528:	f7ff fd16 	bl	800bf58 <__hi0bits>
 800c52c:	0176      	lsls	r6, r6, #5
 800c52e:	e7e3      	b.n	800c4f8 <__d2b+0x70>
 800c530:	0800cf1c 	.word	0x0800cf1c
 800c534:	0800cf2d 	.word	0x0800cf2d
 800c538:	0000030f 	.word	0x0000030f
 800c53c:	fffffbcd 	.word	0xfffffbcd
 800c540:	fffffbce 	.word	0xfffffbce
 800c544:	3fffffff 	.word	0x3fffffff

0800c548 <__sfputc_r>:
 800c548:	6893      	ldr	r3, [r2, #8]
 800c54a:	b510      	push	{r4, lr}
 800c54c:	3b01      	subs	r3, #1
 800c54e:	6093      	str	r3, [r2, #8]
 800c550:	2b00      	cmp	r3, #0
 800c552:	da04      	bge.n	800c55e <__sfputc_r+0x16>
 800c554:	6994      	ldr	r4, [r2, #24]
 800c556:	42a3      	cmp	r3, r4
 800c558:	db07      	blt.n	800c56a <__sfputc_r+0x22>
 800c55a:	290a      	cmp	r1, #10
 800c55c:	d005      	beq.n	800c56a <__sfputc_r+0x22>
 800c55e:	6813      	ldr	r3, [r2, #0]
 800c560:	1c58      	adds	r0, r3, #1
 800c562:	6010      	str	r0, [r2, #0]
 800c564:	7019      	strb	r1, [r3, #0]
 800c566:	0008      	movs	r0, r1
 800c568:	bd10      	pop	{r4, pc}
 800c56a:	f000 f9e2 	bl	800c932 <__swbuf_r>
 800c56e:	0001      	movs	r1, r0
 800c570:	e7f9      	b.n	800c566 <__sfputc_r+0x1e>

0800c572 <__sfputs_r>:
 800c572:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c574:	0006      	movs	r6, r0
 800c576:	000f      	movs	r7, r1
 800c578:	0014      	movs	r4, r2
 800c57a:	18d5      	adds	r5, r2, r3
 800c57c:	42ac      	cmp	r4, r5
 800c57e:	d101      	bne.n	800c584 <__sfputs_r+0x12>
 800c580:	2000      	movs	r0, #0
 800c582:	e007      	b.n	800c594 <__sfputs_r+0x22>
 800c584:	7821      	ldrb	r1, [r4, #0]
 800c586:	003a      	movs	r2, r7
 800c588:	0030      	movs	r0, r6
 800c58a:	f7ff ffdd 	bl	800c548 <__sfputc_r>
 800c58e:	3401      	adds	r4, #1
 800c590:	1c43      	adds	r3, r0, #1
 800c592:	d1f3      	bne.n	800c57c <__sfputs_r+0xa>
 800c594:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c598 <_vfiprintf_r>:
 800c598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c59a:	b0a1      	sub	sp, #132	@ 0x84
 800c59c:	000f      	movs	r7, r1
 800c59e:	0015      	movs	r5, r2
 800c5a0:	001e      	movs	r6, r3
 800c5a2:	9003      	str	r0, [sp, #12]
 800c5a4:	2800      	cmp	r0, #0
 800c5a6:	d004      	beq.n	800c5b2 <_vfiprintf_r+0x1a>
 800c5a8:	6a03      	ldr	r3, [r0, #32]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d101      	bne.n	800c5b2 <_vfiprintf_r+0x1a>
 800c5ae:	f7fe fb8d 	bl	800accc <__sinit>
 800c5b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5b4:	07db      	lsls	r3, r3, #31
 800c5b6:	d405      	bmi.n	800c5c4 <_vfiprintf_r+0x2c>
 800c5b8:	89bb      	ldrh	r3, [r7, #12]
 800c5ba:	059b      	lsls	r3, r3, #22
 800c5bc:	d402      	bmi.n	800c5c4 <_vfiprintf_r+0x2c>
 800c5be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c5c0:	f7fe fc89 	bl	800aed6 <__retarget_lock_acquire_recursive>
 800c5c4:	89bb      	ldrh	r3, [r7, #12]
 800c5c6:	071b      	lsls	r3, r3, #28
 800c5c8:	d502      	bpl.n	800c5d0 <_vfiprintf_r+0x38>
 800c5ca:	693b      	ldr	r3, [r7, #16]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	d113      	bne.n	800c5f8 <_vfiprintf_r+0x60>
 800c5d0:	0039      	movs	r1, r7
 800c5d2:	9803      	ldr	r0, [sp, #12]
 800c5d4:	f000 f9f0 	bl	800c9b8 <__swsetup_r>
 800c5d8:	2800      	cmp	r0, #0
 800c5da:	d00d      	beq.n	800c5f8 <_vfiprintf_r+0x60>
 800c5dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5de:	07db      	lsls	r3, r3, #31
 800c5e0:	d503      	bpl.n	800c5ea <_vfiprintf_r+0x52>
 800c5e2:	2001      	movs	r0, #1
 800c5e4:	4240      	negs	r0, r0
 800c5e6:	b021      	add	sp, #132	@ 0x84
 800c5e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5ea:	89bb      	ldrh	r3, [r7, #12]
 800c5ec:	059b      	lsls	r3, r3, #22
 800c5ee:	d4f8      	bmi.n	800c5e2 <_vfiprintf_r+0x4a>
 800c5f0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c5f2:	f7fe fc71 	bl	800aed8 <__retarget_lock_release_recursive>
 800c5f6:	e7f4      	b.n	800c5e2 <_vfiprintf_r+0x4a>
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	ac08      	add	r4, sp, #32
 800c5fc:	6163      	str	r3, [r4, #20]
 800c5fe:	3320      	adds	r3, #32
 800c600:	7663      	strb	r3, [r4, #25]
 800c602:	3310      	adds	r3, #16
 800c604:	76a3      	strb	r3, [r4, #26]
 800c606:	9607      	str	r6, [sp, #28]
 800c608:	002e      	movs	r6, r5
 800c60a:	7833      	ldrb	r3, [r6, #0]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d001      	beq.n	800c614 <_vfiprintf_r+0x7c>
 800c610:	2b25      	cmp	r3, #37	@ 0x25
 800c612:	d148      	bne.n	800c6a6 <_vfiprintf_r+0x10e>
 800c614:	1b73      	subs	r3, r6, r5
 800c616:	9305      	str	r3, [sp, #20]
 800c618:	42ae      	cmp	r6, r5
 800c61a:	d00b      	beq.n	800c634 <_vfiprintf_r+0x9c>
 800c61c:	002a      	movs	r2, r5
 800c61e:	0039      	movs	r1, r7
 800c620:	9803      	ldr	r0, [sp, #12]
 800c622:	f7ff ffa6 	bl	800c572 <__sfputs_r>
 800c626:	3001      	adds	r0, #1
 800c628:	d100      	bne.n	800c62c <_vfiprintf_r+0x94>
 800c62a:	e0ae      	b.n	800c78a <_vfiprintf_r+0x1f2>
 800c62c:	6963      	ldr	r3, [r4, #20]
 800c62e:	9a05      	ldr	r2, [sp, #20]
 800c630:	189b      	adds	r3, r3, r2
 800c632:	6163      	str	r3, [r4, #20]
 800c634:	7833      	ldrb	r3, [r6, #0]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d100      	bne.n	800c63c <_vfiprintf_r+0xa4>
 800c63a:	e0a6      	b.n	800c78a <_vfiprintf_r+0x1f2>
 800c63c:	2201      	movs	r2, #1
 800c63e:	2300      	movs	r3, #0
 800c640:	4252      	negs	r2, r2
 800c642:	6062      	str	r2, [r4, #4]
 800c644:	a904      	add	r1, sp, #16
 800c646:	3254      	adds	r2, #84	@ 0x54
 800c648:	1852      	adds	r2, r2, r1
 800c64a:	1c75      	adds	r5, r6, #1
 800c64c:	6023      	str	r3, [r4, #0]
 800c64e:	60e3      	str	r3, [r4, #12]
 800c650:	60a3      	str	r3, [r4, #8]
 800c652:	7013      	strb	r3, [r2, #0]
 800c654:	65a3      	str	r3, [r4, #88]	@ 0x58
 800c656:	4b59      	ldr	r3, [pc, #356]	@ (800c7bc <_vfiprintf_r+0x224>)
 800c658:	2205      	movs	r2, #5
 800c65a:	0018      	movs	r0, r3
 800c65c:	7829      	ldrb	r1, [r5, #0]
 800c65e:	9305      	str	r3, [sp, #20]
 800c660:	f7fe fc3b 	bl	800aeda <memchr>
 800c664:	1c6e      	adds	r6, r5, #1
 800c666:	2800      	cmp	r0, #0
 800c668:	d11f      	bne.n	800c6aa <_vfiprintf_r+0x112>
 800c66a:	6822      	ldr	r2, [r4, #0]
 800c66c:	06d3      	lsls	r3, r2, #27
 800c66e:	d504      	bpl.n	800c67a <_vfiprintf_r+0xe2>
 800c670:	2353      	movs	r3, #83	@ 0x53
 800c672:	a904      	add	r1, sp, #16
 800c674:	185b      	adds	r3, r3, r1
 800c676:	2120      	movs	r1, #32
 800c678:	7019      	strb	r1, [r3, #0]
 800c67a:	0713      	lsls	r3, r2, #28
 800c67c:	d504      	bpl.n	800c688 <_vfiprintf_r+0xf0>
 800c67e:	2353      	movs	r3, #83	@ 0x53
 800c680:	a904      	add	r1, sp, #16
 800c682:	185b      	adds	r3, r3, r1
 800c684:	212b      	movs	r1, #43	@ 0x2b
 800c686:	7019      	strb	r1, [r3, #0]
 800c688:	782b      	ldrb	r3, [r5, #0]
 800c68a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c68c:	d016      	beq.n	800c6bc <_vfiprintf_r+0x124>
 800c68e:	002e      	movs	r6, r5
 800c690:	2100      	movs	r1, #0
 800c692:	200a      	movs	r0, #10
 800c694:	68e3      	ldr	r3, [r4, #12]
 800c696:	7832      	ldrb	r2, [r6, #0]
 800c698:	1c75      	adds	r5, r6, #1
 800c69a:	3a30      	subs	r2, #48	@ 0x30
 800c69c:	2a09      	cmp	r2, #9
 800c69e:	d950      	bls.n	800c742 <_vfiprintf_r+0x1aa>
 800c6a0:	2900      	cmp	r1, #0
 800c6a2:	d111      	bne.n	800c6c8 <_vfiprintf_r+0x130>
 800c6a4:	e017      	b.n	800c6d6 <_vfiprintf_r+0x13e>
 800c6a6:	3601      	adds	r6, #1
 800c6a8:	e7af      	b.n	800c60a <_vfiprintf_r+0x72>
 800c6aa:	9b05      	ldr	r3, [sp, #20]
 800c6ac:	6822      	ldr	r2, [r4, #0]
 800c6ae:	1ac0      	subs	r0, r0, r3
 800c6b0:	2301      	movs	r3, #1
 800c6b2:	4083      	lsls	r3, r0
 800c6b4:	4313      	orrs	r3, r2
 800c6b6:	0035      	movs	r5, r6
 800c6b8:	6023      	str	r3, [r4, #0]
 800c6ba:	e7cc      	b.n	800c656 <_vfiprintf_r+0xbe>
 800c6bc:	9b07      	ldr	r3, [sp, #28]
 800c6be:	1d19      	adds	r1, r3, #4
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	9107      	str	r1, [sp, #28]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	db01      	blt.n	800c6cc <_vfiprintf_r+0x134>
 800c6c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c6ca:	e004      	b.n	800c6d6 <_vfiprintf_r+0x13e>
 800c6cc:	425b      	negs	r3, r3
 800c6ce:	60e3      	str	r3, [r4, #12]
 800c6d0:	2302      	movs	r3, #2
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	6023      	str	r3, [r4, #0]
 800c6d6:	7833      	ldrb	r3, [r6, #0]
 800c6d8:	2b2e      	cmp	r3, #46	@ 0x2e
 800c6da:	d10c      	bne.n	800c6f6 <_vfiprintf_r+0x15e>
 800c6dc:	7873      	ldrb	r3, [r6, #1]
 800c6de:	2b2a      	cmp	r3, #42	@ 0x2a
 800c6e0:	d134      	bne.n	800c74c <_vfiprintf_r+0x1b4>
 800c6e2:	9b07      	ldr	r3, [sp, #28]
 800c6e4:	3602      	adds	r6, #2
 800c6e6:	1d1a      	adds	r2, r3, #4
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	9207      	str	r2, [sp, #28]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	da01      	bge.n	800c6f4 <_vfiprintf_r+0x15c>
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	425b      	negs	r3, r3
 800c6f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6f6:	4d32      	ldr	r5, [pc, #200]	@ (800c7c0 <_vfiprintf_r+0x228>)
 800c6f8:	2203      	movs	r2, #3
 800c6fa:	0028      	movs	r0, r5
 800c6fc:	7831      	ldrb	r1, [r6, #0]
 800c6fe:	f7fe fbec 	bl	800aeda <memchr>
 800c702:	2800      	cmp	r0, #0
 800c704:	d006      	beq.n	800c714 <_vfiprintf_r+0x17c>
 800c706:	2340      	movs	r3, #64	@ 0x40
 800c708:	1b40      	subs	r0, r0, r5
 800c70a:	4083      	lsls	r3, r0
 800c70c:	6822      	ldr	r2, [r4, #0]
 800c70e:	3601      	adds	r6, #1
 800c710:	4313      	orrs	r3, r2
 800c712:	6023      	str	r3, [r4, #0]
 800c714:	7831      	ldrb	r1, [r6, #0]
 800c716:	2206      	movs	r2, #6
 800c718:	482a      	ldr	r0, [pc, #168]	@ (800c7c4 <_vfiprintf_r+0x22c>)
 800c71a:	1c75      	adds	r5, r6, #1
 800c71c:	7621      	strb	r1, [r4, #24]
 800c71e:	f7fe fbdc 	bl	800aeda <memchr>
 800c722:	2800      	cmp	r0, #0
 800c724:	d040      	beq.n	800c7a8 <_vfiprintf_r+0x210>
 800c726:	4b28      	ldr	r3, [pc, #160]	@ (800c7c8 <_vfiprintf_r+0x230>)
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d122      	bne.n	800c772 <_vfiprintf_r+0x1da>
 800c72c:	2207      	movs	r2, #7
 800c72e:	9b07      	ldr	r3, [sp, #28]
 800c730:	3307      	adds	r3, #7
 800c732:	4393      	bics	r3, r2
 800c734:	3308      	adds	r3, #8
 800c736:	9307      	str	r3, [sp, #28]
 800c738:	6963      	ldr	r3, [r4, #20]
 800c73a:	9a04      	ldr	r2, [sp, #16]
 800c73c:	189b      	adds	r3, r3, r2
 800c73e:	6163      	str	r3, [r4, #20]
 800c740:	e762      	b.n	800c608 <_vfiprintf_r+0x70>
 800c742:	4343      	muls	r3, r0
 800c744:	002e      	movs	r6, r5
 800c746:	2101      	movs	r1, #1
 800c748:	189b      	adds	r3, r3, r2
 800c74a:	e7a4      	b.n	800c696 <_vfiprintf_r+0xfe>
 800c74c:	2300      	movs	r3, #0
 800c74e:	200a      	movs	r0, #10
 800c750:	0019      	movs	r1, r3
 800c752:	3601      	adds	r6, #1
 800c754:	6063      	str	r3, [r4, #4]
 800c756:	7832      	ldrb	r2, [r6, #0]
 800c758:	1c75      	adds	r5, r6, #1
 800c75a:	3a30      	subs	r2, #48	@ 0x30
 800c75c:	2a09      	cmp	r2, #9
 800c75e:	d903      	bls.n	800c768 <_vfiprintf_r+0x1d0>
 800c760:	2b00      	cmp	r3, #0
 800c762:	d0c8      	beq.n	800c6f6 <_vfiprintf_r+0x15e>
 800c764:	9109      	str	r1, [sp, #36]	@ 0x24
 800c766:	e7c6      	b.n	800c6f6 <_vfiprintf_r+0x15e>
 800c768:	4341      	muls	r1, r0
 800c76a:	002e      	movs	r6, r5
 800c76c:	2301      	movs	r3, #1
 800c76e:	1889      	adds	r1, r1, r2
 800c770:	e7f1      	b.n	800c756 <_vfiprintf_r+0x1be>
 800c772:	aa07      	add	r2, sp, #28
 800c774:	9200      	str	r2, [sp, #0]
 800c776:	0021      	movs	r1, r4
 800c778:	003a      	movs	r2, r7
 800c77a:	4b14      	ldr	r3, [pc, #80]	@ (800c7cc <_vfiprintf_r+0x234>)
 800c77c:	9803      	ldr	r0, [sp, #12]
 800c77e:	f7fd fe59 	bl	800a434 <_printf_float>
 800c782:	9004      	str	r0, [sp, #16]
 800c784:	9b04      	ldr	r3, [sp, #16]
 800c786:	3301      	adds	r3, #1
 800c788:	d1d6      	bne.n	800c738 <_vfiprintf_r+0x1a0>
 800c78a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c78c:	07db      	lsls	r3, r3, #31
 800c78e:	d405      	bmi.n	800c79c <_vfiprintf_r+0x204>
 800c790:	89bb      	ldrh	r3, [r7, #12]
 800c792:	059b      	lsls	r3, r3, #22
 800c794:	d402      	bmi.n	800c79c <_vfiprintf_r+0x204>
 800c796:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800c798:	f7fe fb9e 	bl	800aed8 <__retarget_lock_release_recursive>
 800c79c:	89bb      	ldrh	r3, [r7, #12]
 800c79e:	065b      	lsls	r3, r3, #25
 800c7a0:	d500      	bpl.n	800c7a4 <_vfiprintf_r+0x20c>
 800c7a2:	e71e      	b.n	800c5e2 <_vfiprintf_r+0x4a>
 800c7a4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c7a6:	e71e      	b.n	800c5e6 <_vfiprintf_r+0x4e>
 800c7a8:	aa07      	add	r2, sp, #28
 800c7aa:	9200      	str	r2, [sp, #0]
 800c7ac:	0021      	movs	r1, r4
 800c7ae:	003a      	movs	r2, r7
 800c7b0:	4b06      	ldr	r3, [pc, #24]	@ (800c7cc <_vfiprintf_r+0x234>)
 800c7b2:	9803      	ldr	r0, [sp, #12]
 800c7b4:	f7fe f8ec 	bl	800a990 <_printf_i>
 800c7b8:	e7e3      	b.n	800c782 <_vfiprintf_r+0x1ea>
 800c7ba:	46c0      	nop			@ (mov r8, r8)
 800c7bc:	0800d088 	.word	0x0800d088
 800c7c0:	0800d08e 	.word	0x0800d08e
 800c7c4:	0800d092 	.word	0x0800d092
 800c7c8:	0800a435 	.word	0x0800a435
 800c7cc:	0800c573 	.word	0x0800c573

0800c7d0 <__sflush_r>:
 800c7d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c7d2:	220c      	movs	r2, #12
 800c7d4:	5e8b      	ldrsh	r3, [r1, r2]
 800c7d6:	0005      	movs	r5, r0
 800c7d8:	000c      	movs	r4, r1
 800c7da:	071a      	lsls	r2, r3, #28
 800c7dc:	d456      	bmi.n	800c88c <__sflush_r+0xbc>
 800c7de:	684a      	ldr	r2, [r1, #4]
 800c7e0:	2a00      	cmp	r2, #0
 800c7e2:	dc02      	bgt.n	800c7ea <__sflush_r+0x1a>
 800c7e4:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800c7e6:	2a00      	cmp	r2, #0
 800c7e8:	dd4e      	ble.n	800c888 <__sflush_r+0xb8>
 800c7ea:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c7ec:	2f00      	cmp	r7, #0
 800c7ee:	d04b      	beq.n	800c888 <__sflush_r+0xb8>
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	2080      	movs	r0, #128	@ 0x80
 800c7f4:	682e      	ldr	r6, [r5, #0]
 800c7f6:	602a      	str	r2, [r5, #0]
 800c7f8:	001a      	movs	r2, r3
 800c7fa:	0140      	lsls	r0, r0, #5
 800c7fc:	6a21      	ldr	r1, [r4, #32]
 800c7fe:	4002      	ands	r2, r0
 800c800:	4203      	tst	r3, r0
 800c802:	d033      	beq.n	800c86c <__sflush_r+0x9c>
 800c804:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c806:	89a3      	ldrh	r3, [r4, #12]
 800c808:	075b      	lsls	r3, r3, #29
 800c80a:	d506      	bpl.n	800c81a <__sflush_r+0x4a>
 800c80c:	6863      	ldr	r3, [r4, #4]
 800c80e:	1ad2      	subs	r2, r2, r3
 800c810:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c812:	2b00      	cmp	r3, #0
 800c814:	d001      	beq.n	800c81a <__sflush_r+0x4a>
 800c816:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c818:	1ad2      	subs	r2, r2, r3
 800c81a:	2300      	movs	r3, #0
 800c81c:	0028      	movs	r0, r5
 800c81e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800c820:	6a21      	ldr	r1, [r4, #32]
 800c822:	47b8      	blx	r7
 800c824:	89a2      	ldrh	r2, [r4, #12]
 800c826:	1c43      	adds	r3, r0, #1
 800c828:	d106      	bne.n	800c838 <__sflush_r+0x68>
 800c82a:	6829      	ldr	r1, [r5, #0]
 800c82c:	291d      	cmp	r1, #29
 800c82e:	d846      	bhi.n	800c8be <__sflush_r+0xee>
 800c830:	4b29      	ldr	r3, [pc, #164]	@ (800c8d8 <__sflush_r+0x108>)
 800c832:	410b      	asrs	r3, r1
 800c834:	07db      	lsls	r3, r3, #31
 800c836:	d442      	bmi.n	800c8be <__sflush_r+0xee>
 800c838:	2300      	movs	r3, #0
 800c83a:	6063      	str	r3, [r4, #4]
 800c83c:	6923      	ldr	r3, [r4, #16]
 800c83e:	6023      	str	r3, [r4, #0]
 800c840:	04d2      	lsls	r2, r2, #19
 800c842:	d505      	bpl.n	800c850 <__sflush_r+0x80>
 800c844:	1c43      	adds	r3, r0, #1
 800c846:	d102      	bne.n	800c84e <__sflush_r+0x7e>
 800c848:	682b      	ldr	r3, [r5, #0]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d100      	bne.n	800c850 <__sflush_r+0x80>
 800c84e:	6560      	str	r0, [r4, #84]	@ 0x54
 800c850:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c852:	602e      	str	r6, [r5, #0]
 800c854:	2900      	cmp	r1, #0
 800c856:	d017      	beq.n	800c888 <__sflush_r+0xb8>
 800c858:	0023      	movs	r3, r4
 800c85a:	3344      	adds	r3, #68	@ 0x44
 800c85c:	4299      	cmp	r1, r3
 800c85e:	d002      	beq.n	800c866 <__sflush_r+0x96>
 800c860:	0028      	movs	r0, r5
 800c862:	f7ff f9c7 	bl	800bbf4 <_free_r>
 800c866:	2300      	movs	r3, #0
 800c868:	6363      	str	r3, [r4, #52]	@ 0x34
 800c86a:	e00d      	b.n	800c888 <__sflush_r+0xb8>
 800c86c:	2301      	movs	r3, #1
 800c86e:	0028      	movs	r0, r5
 800c870:	47b8      	blx	r7
 800c872:	0002      	movs	r2, r0
 800c874:	1c43      	adds	r3, r0, #1
 800c876:	d1c6      	bne.n	800c806 <__sflush_r+0x36>
 800c878:	682b      	ldr	r3, [r5, #0]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d0c3      	beq.n	800c806 <__sflush_r+0x36>
 800c87e:	2b1d      	cmp	r3, #29
 800c880:	d001      	beq.n	800c886 <__sflush_r+0xb6>
 800c882:	2b16      	cmp	r3, #22
 800c884:	d11a      	bne.n	800c8bc <__sflush_r+0xec>
 800c886:	602e      	str	r6, [r5, #0]
 800c888:	2000      	movs	r0, #0
 800c88a:	e01e      	b.n	800c8ca <__sflush_r+0xfa>
 800c88c:	690e      	ldr	r6, [r1, #16]
 800c88e:	2e00      	cmp	r6, #0
 800c890:	d0fa      	beq.n	800c888 <__sflush_r+0xb8>
 800c892:	680f      	ldr	r7, [r1, #0]
 800c894:	600e      	str	r6, [r1, #0]
 800c896:	1bba      	subs	r2, r7, r6
 800c898:	9201      	str	r2, [sp, #4]
 800c89a:	2200      	movs	r2, #0
 800c89c:	079b      	lsls	r3, r3, #30
 800c89e:	d100      	bne.n	800c8a2 <__sflush_r+0xd2>
 800c8a0:	694a      	ldr	r2, [r1, #20]
 800c8a2:	60a2      	str	r2, [r4, #8]
 800c8a4:	9b01      	ldr	r3, [sp, #4]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	ddee      	ble.n	800c888 <__sflush_r+0xb8>
 800c8aa:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800c8ac:	0032      	movs	r2, r6
 800c8ae:	001f      	movs	r7, r3
 800c8b0:	0028      	movs	r0, r5
 800c8b2:	9b01      	ldr	r3, [sp, #4]
 800c8b4:	6a21      	ldr	r1, [r4, #32]
 800c8b6:	47b8      	blx	r7
 800c8b8:	2800      	cmp	r0, #0
 800c8ba:	dc07      	bgt.n	800c8cc <__sflush_r+0xfc>
 800c8bc:	89a2      	ldrh	r2, [r4, #12]
 800c8be:	2340      	movs	r3, #64	@ 0x40
 800c8c0:	2001      	movs	r0, #1
 800c8c2:	4313      	orrs	r3, r2
 800c8c4:	b21b      	sxth	r3, r3
 800c8c6:	81a3      	strh	r3, [r4, #12]
 800c8c8:	4240      	negs	r0, r0
 800c8ca:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800c8cc:	9b01      	ldr	r3, [sp, #4]
 800c8ce:	1836      	adds	r6, r6, r0
 800c8d0:	1a1b      	subs	r3, r3, r0
 800c8d2:	9301      	str	r3, [sp, #4]
 800c8d4:	e7e6      	b.n	800c8a4 <__sflush_r+0xd4>
 800c8d6:	46c0      	nop			@ (mov r8, r8)
 800c8d8:	dfbffffe 	.word	0xdfbffffe

0800c8dc <_fflush_r>:
 800c8dc:	690b      	ldr	r3, [r1, #16]
 800c8de:	b570      	push	{r4, r5, r6, lr}
 800c8e0:	0005      	movs	r5, r0
 800c8e2:	000c      	movs	r4, r1
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d102      	bne.n	800c8ee <_fflush_r+0x12>
 800c8e8:	2500      	movs	r5, #0
 800c8ea:	0028      	movs	r0, r5
 800c8ec:	bd70      	pop	{r4, r5, r6, pc}
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d004      	beq.n	800c8fc <_fflush_r+0x20>
 800c8f2:	6a03      	ldr	r3, [r0, #32]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d101      	bne.n	800c8fc <_fflush_r+0x20>
 800c8f8:	f7fe f9e8 	bl	800accc <__sinit>
 800c8fc:	220c      	movs	r2, #12
 800c8fe:	5ea3      	ldrsh	r3, [r4, r2]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d0f1      	beq.n	800c8e8 <_fflush_r+0xc>
 800c904:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c906:	07d2      	lsls	r2, r2, #31
 800c908:	d404      	bmi.n	800c914 <_fflush_r+0x38>
 800c90a:	059b      	lsls	r3, r3, #22
 800c90c:	d402      	bmi.n	800c914 <_fflush_r+0x38>
 800c90e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c910:	f7fe fae1 	bl	800aed6 <__retarget_lock_acquire_recursive>
 800c914:	0028      	movs	r0, r5
 800c916:	0021      	movs	r1, r4
 800c918:	f7ff ff5a 	bl	800c7d0 <__sflush_r>
 800c91c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c91e:	0005      	movs	r5, r0
 800c920:	07db      	lsls	r3, r3, #31
 800c922:	d4e2      	bmi.n	800c8ea <_fflush_r+0xe>
 800c924:	89a3      	ldrh	r3, [r4, #12]
 800c926:	059b      	lsls	r3, r3, #22
 800c928:	d4df      	bmi.n	800c8ea <_fflush_r+0xe>
 800c92a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c92c:	f7fe fad4 	bl	800aed8 <__retarget_lock_release_recursive>
 800c930:	e7db      	b.n	800c8ea <_fflush_r+0xe>

0800c932 <__swbuf_r>:
 800c932:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c934:	0006      	movs	r6, r0
 800c936:	000d      	movs	r5, r1
 800c938:	0014      	movs	r4, r2
 800c93a:	2800      	cmp	r0, #0
 800c93c:	d004      	beq.n	800c948 <__swbuf_r+0x16>
 800c93e:	6a03      	ldr	r3, [r0, #32]
 800c940:	2b00      	cmp	r3, #0
 800c942:	d101      	bne.n	800c948 <__swbuf_r+0x16>
 800c944:	f7fe f9c2 	bl	800accc <__sinit>
 800c948:	69a3      	ldr	r3, [r4, #24]
 800c94a:	60a3      	str	r3, [r4, #8]
 800c94c:	89a3      	ldrh	r3, [r4, #12]
 800c94e:	071b      	lsls	r3, r3, #28
 800c950:	d502      	bpl.n	800c958 <__swbuf_r+0x26>
 800c952:	6923      	ldr	r3, [r4, #16]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d109      	bne.n	800c96c <__swbuf_r+0x3a>
 800c958:	0021      	movs	r1, r4
 800c95a:	0030      	movs	r0, r6
 800c95c:	f000 f82c 	bl	800c9b8 <__swsetup_r>
 800c960:	2800      	cmp	r0, #0
 800c962:	d003      	beq.n	800c96c <__swbuf_r+0x3a>
 800c964:	2501      	movs	r5, #1
 800c966:	426d      	negs	r5, r5
 800c968:	0028      	movs	r0, r5
 800c96a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c96c:	6923      	ldr	r3, [r4, #16]
 800c96e:	6820      	ldr	r0, [r4, #0]
 800c970:	b2ef      	uxtb	r7, r5
 800c972:	1ac0      	subs	r0, r0, r3
 800c974:	6963      	ldr	r3, [r4, #20]
 800c976:	b2ed      	uxtb	r5, r5
 800c978:	4283      	cmp	r3, r0
 800c97a:	dc05      	bgt.n	800c988 <__swbuf_r+0x56>
 800c97c:	0021      	movs	r1, r4
 800c97e:	0030      	movs	r0, r6
 800c980:	f7ff ffac 	bl	800c8dc <_fflush_r>
 800c984:	2800      	cmp	r0, #0
 800c986:	d1ed      	bne.n	800c964 <__swbuf_r+0x32>
 800c988:	68a3      	ldr	r3, [r4, #8]
 800c98a:	3001      	adds	r0, #1
 800c98c:	3b01      	subs	r3, #1
 800c98e:	60a3      	str	r3, [r4, #8]
 800c990:	6823      	ldr	r3, [r4, #0]
 800c992:	1c5a      	adds	r2, r3, #1
 800c994:	6022      	str	r2, [r4, #0]
 800c996:	701f      	strb	r7, [r3, #0]
 800c998:	6963      	ldr	r3, [r4, #20]
 800c99a:	4283      	cmp	r3, r0
 800c99c:	d004      	beq.n	800c9a8 <__swbuf_r+0x76>
 800c99e:	89a3      	ldrh	r3, [r4, #12]
 800c9a0:	07db      	lsls	r3, r3, #31
 800c9a2:	d5e1      	bpl.n	800c968 <__swbuf_r+0x36>
 800c9a4:	2d0a      	cmp	r5, #10
 800c9a6:	d1df      	bne.n	800c968 <__swbuf_r+0x36>
 800c9a8:	0021      	movs	r1, r4
 800c9aa:	0030      	movs	r0, r6
 800c9ac:	f7ff ff96 	bl	800c8dc <_fflush_r>
 800c9b0:	2800      	cmp	r0, #0
 800c9b2:	d0d9      	beq.n	800c968 <__swbuf_r+0x36>
 800c9b4:	e7d6      	b.n	800c964 <__swbuf_r+0x32>
	...

0800c9b8 <__swsetup_r>:
 800c9b8:	4b2d      	ldr	r3, [pc, #180]	@ (800ca70 <__swsetup_r+0xb8>)
 800c9ba:	b570      	push	{r4, r5, r6, lr}
 800c9bc:	0005      	movs	r5, r0
 800c9be:	6818      	ldr	r0, [r3, #0]
 800c9c0:	000c      	movs	r4, r1
 800c9c2:	2800      	cmp	r0, #0
 800c9c4:	d004      	beq.n	800c9d0 <__swsetup_r+0x18>
 800c9c6:	6a03      	ldr	r3, [r0, #32]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d101      	bne.n	800c9d0 <__swsetup_r+0x18>
 800c9cc:	f7fe f97e 	bl	800accc <__sinit>
 800c9d0:	230c      	movs	r3, #12
 800c9d2:	5ee2      	ldrsh	r2, [r4, r3]
 800c9d4:	0713      	lsls	r3, r2, #28
 800c9d6:	d423      	bmi.n	800ca20 <__swsetup_r+0x68>
 800c9d8:	06d3      	lsls	r3, r2, #27
 800c9da:	d407      	bmi.n	800c9ec <__swsetup_r+0x34>
 800c9dc:	2309      	movs	r3, #9
 800c9de:	602b      	str	r3, [r5, #0]
 800c9e0:	2340      	movs	r3, #64	@ 0x40
 800c9e2:	2001      	movs	r0, #1
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	81a3      	strh	r3, [r4, #12]
 800c9e8:	4240      	negs	r0, r0
 800c9ea:	e03a      	b.n	800ca62 <__swsetup_r+0xaa>
 800c9ec:	0752      	lsls	r2, r2, #29
 800c9ee:	d513      	bpl.n	800ca18 <__swsetup_r+0x60>
 800c9f0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c9f2:	2900      	cmp	r1, #0
 800c9f4:	d008      	beq.n	800ca08 <__swsetup_r+0x50>
 800c9f6:	0023      	movs	r3, r4
 800c9f8:	3344      	adds	r3, #68	@ 0x44
 800c9fa:	4299      	cmp	r1, r3
 800c9fc:	d002      	beq.n	800ca04 <__swsetup_r+0x4c>
 800c9fe:	0028      	movs	r0, r5
 800ca00:	f7ff f8f8 	bl	800bbf4 <_free_r>
 800ca04:	2300      	movs	r3, #0
 800ca06:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca08:	2224      	movs	r2, #36	@ 0x24
 800ca0a:	89a3      	ldrh	r3, [r4, #12]
 800ca0c:	4393      	bics	r3, r2
 800ca0e:	81a3      	strh	r3, [r4, #12]
 800ca10:	2300      	movs	r3, #0
 800ca12:	6063      	str	r3, [r4, #4]
 800ca14:	6923      	ldr	r3, [r4, #16]
 800ca16:	6023      	str	r3, [r4, #0]
 800ca18:	2308      	movs	r3, #8
 800ca1a:	89a2      	ldrh	r2, [r4, #12]
 800ca1c:	4313      	orrs	r3, r2
 800ca1e:	81a3      	strh	r3, [r4, #12]
 800ca20:	6923      	ldr	r3, [r4, #16]
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d10b      	bne.n	800ca3e <__swsetup_r+0x86>
 800ca26:	21a0      	movs	r1, #160	@ 0xa0
 800ca28:	2280      	movs	r2, #128	@ 0x80
 800ca2a:	89a3      	ldrh	r3, [r4, #12]
 800ca2c:	0089      	lsls	r1, r1, #2
 800ca2e:	0092      	lsls	r2, r2, #2
 800ca30:	400b      	ands	r3, r1
 800ca32:	4293      	cmp	r3, r2
 800ca34:	d003      	beq.n	800ca3e <__swsetup_r+0x86>
 800ca36:	0021      	movs	r1, r4
 800ca38:	0028      	movs	r0, r5
 800ca3a:	f000 f8db 	bl	800cbf4 <__smakebuf_r>
 800ca3e:	230c      	movs	r3, #12
 800ca40:	5ee2      	ldrsh	r2, [r4, r3]
 800ca42:	2101      	movs	r1, #1
 800ca44:	0013      	movs	r3, r2
 800ca46:	400b      	ands	r3, r1
 800ca48:	420a      	tst	r2, r1
 800ca4a:	d00b      	beq.n	800ca64 <__swsetup_r+0xac>
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	60a3      	str	r3, [r4, #8]
 800ca50:	6963      	ldr	r3, [r4, #20]
 800ca52:	425b      	negs	r3, r3
 800ca54:	61a3      	str	r3, [r4, #24]
 800ca56:	2000      	movs	r0, #0
 800ca58:	6923      	ldr	r3, [r4, #16]
 800ca5a:	4283      	cmp	r3, r0
 800ca5c:	d101      	bne.n	800ca62 <__swsetup_r+0xaa>
 800ca5e:	0613      	lsls	r3, r2, #24
 800ca60:	d4be      	bmi.n	800c9e0 <__swsetup_r+0x28>
 800ca62:	bd70      	pop	{r4, r5, r6, pc}
 800ca64:	0791      	lsls	r1, r2, #30
 800ca66:	d400      	bmi.n	800ca6a <__swsetup_r+0xb2>
 800ca68:	6963      	ldr	r3, [r4, #20]
 800ca6a:	60a3      	str	r3, [r4, #8]
 800ca6c:	e7f3      	b.n	800ca56 <__swsetup_r+0x9e>
 800ca6e:	46c0      	nop			@ (mov r8, r8)
 800ca70:	20000018 	.word	0x20000018

0800ca74 <_sbrk_r>:
 800ca74:	2300      	movs	r3, #0
 800ca76:	b570      	push	{r4, r5, r6, lr}
 800ca78:	4d06      	ldr	r5, [pc, #24]	@ (800ca94 <_sbrk_r+0x20>)
 800ca7a:	0004      	movs	r4, r0
 800ca7c:	0008      	movs	r0, r1
 800ca7e:	602b      	str	r3, [r5, #0]
 800ca80:	f7f8 feae 	bl	80057e0 <_sbrk>
 800ca84:	1c43      	adds	r3, r0, #1
 800ca86:	d103      	bne.n	800ca90 <_sbrk_r+0x1c>
 800ca88:	682b      	ldr	r3, [r5, #0]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d000      	beq.n	800ca90 <_sbrk_r+0x1c>
 800ca8e:	6023      	str	r3, [r4, #0]
 800ca90:	bd70      	pop	{r4, r5, r6, pc}
 800ca92:	46c0      	nop			@ (mov r8, r8)
 800ca94:	200005e0 	.word	0x200005e0

0800ca98 <memcpy>:
 800ca98:	2300      	movs	r3, #0
 800ca9a:	b510      	push	{r4, lr}
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	d100      	bne.n	800caa2 <memcpy+0xa>
 800caa0:	bd10      	pop	{r4, pc}
 800caa2:	5ccc      	ldrb	r4, [r1, r3]
 800caa4:	54c4      	strb	r4, [r0, r3]
 800caa6:	3301      	adds	r3, #1
 800caa8:	e7f8      	b.n	800ca9c <memcpy+0x4>
	...

0800caac <__assert_func>:
 800caac:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800caae:	0014      	movs	r4, r2
 800cab0:	001a      	movs	r2, r3
 800cab2:	4b09      	ldr	r3, [pc, #36]	@ (800cad8 <__assert_func+0x2c>)
 800cab4:	0005      	movs	r5, r0
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	000e      	movs	r6, r1
 800caba:	68d8      	ldr	r0, [r3, #12]
 800cabc:	4b07      	ldr	r3, [pc, #28]	@ (800cadc <__assert_func+0x30>)
 800cabe:	2c00      	cmp	r4, #0
 800cac0:	d101      	bne.n	800cac6 <__assert_func+0x1a>
 800cac2:	4b07      	ldr	r3, [pc, #28]	@ (800cae0 <__assert_func+0x34>)
 800cac4:	001c      	movs	r4, r3
 800cac6:	4907      	ldr	r1, [pc, #28]	@ (800cae4 <__assert_func+0x38>)
 800cac8:	9301      	str	r3, [sp, #4]
 800caca:	9402      	str	r4, [sp, #8]
 800cacc:	002b      	movs	r3, r5
 800cace:	9600      	str	r6, [sp, #0]
 800cad0:	f000 f856 	bl	800cb80 <fiprintf>
 800cad4:	f000 f8f4 	bl	800ccc0 <abort>
 800cad8:	20000018 	.word	0x20000018
 800cadc:	0800d0a3 	.word	0x0800d0a3
 800cae0:	0800d0de 	.word	0x0800d0de
 800cae4:	0800d0b0 	.word	0x0800d0b0

0800cae8 <_calloc_r>:
 800cae8:	b570      	push	{r4, r5, r6, lr}
 800caea:	0c0b      	lsrs	r3, r1, #16
 800caec:	0c15      	lsrs	r5, r2, #16
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d11e      	bne.n	800cb30 <_calloc_r+0x48>
 800caf2:	2d00      	cmp	r5, #0
 800caf4:	d10c      	bne.n	800cb10 <_calloc_r+0x28>
 800caf6:	b289      	uxth	r1, r1
 800caf8:	b294      	uxth	r4, r2
 800cafa:	434c      	muls	r4, r1
 800cafc:	0021      	movs	r1, r4
 800cafe:	f7ff f8ef 	bl	800bce0 <_malloc_r>
 800cb02:	1e05      	subs	r5, r0, #0
 800cb04:	d01a      	beq.n	800cb3c <_calloc_r+0x54>
 800cb06:	0022      	movs	r2, r4
 800cb08:	2100      	movs	r1, #0
 800cb0a:	f7fe f95f 	bl	800adcc <memset>
 800cb0e:	e016      	b.n	800cb3e <_calloc_r+0x56>
 800cb10:	1c2b      	adds	r3, r5, #0
 800cb12:	1c0c      	adds	r4, r1, #0
 800cb14:	b289      	uxth	r1, r1
 800cb16:	b292      	uxth	r2, r2
 800cb18:	434a      	muls	r2, r1
 800cb1a:	b29b      	uxth	r3, r3
 800cb1c:	b2a1      	uxth	r1, r4
 800cb1e:	4359      	muls	r1, r3
 800cb20:	0c14      	lsrs	r4, r2, #16
 800cb22:	190c      	adds	r4, r1, r4
 800cb24:	0c23      	lsrs	r3, r4, #16
 800cb26:	d107      	bne.n	800cb38 <_calloc_r+0x50>
 800cb28:	0424      	lsls	r4, r4, #16
 800cb2a:	b292      	uxth	r2, r2
 800cb2c:	4314      	orrs	r4, r2
 800cb2e:	e7e5      	b.n	800cafc <_calloc_r+0x14>
 800cb30:	2d00      	cmp	r5, #0
 800cb32:	d101      	bne.n	800cb38 <_calloc_r+0x50>
 800cb34:	1c14      	adds	r4, r2, #0
 800cb36:	e7ed      	b.n	800cb14 <_calloc_r+0x2c>
 800cb38:	230c      	movs	r3, #12
 800cb3a:	6003      	str	r3, [r0, #0]
 800cb3c:	2500      	movs	r5, #0
 800cb3e:	0028      	movs	r0, r5
 800cb40:	bd70      	pop	{r4, r5, r6, pc}

0800cb42 <__ascii_mbtowc>:
 800cb42:	b082      	sub	sp, #8
 800cb44:	2900      	cmp	r1, #0
 800cb46:	d100      	bne.n	800cb4a <__ascii_mbtowc+0x8>
 800cb48:	a901      	add	r1, sp, #4
 800cb4a:	1e10      	subs	r0, r2, #0
 800cb4c:	d006      	beq.n	800cb5c <__ascii_mbtowc+0x1a>
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d006      	beq.n	800cb60 <__ascii_mbtowc+0x1e>
 800cb52:	7813      	ldrb	r3, [r2, #0]
 800cb54:	600b      	str	r3, [r1, #0]
 800cb56:	7810      	ldrb	r0, [r2, #0]
 800cb58:	1e43      	subs	r3, r0, #1
 800cb5a:	4198      	sbcs	r0, r3
 800cb5c:	b002      	add	sp, #8
 800cb5e:	4770      	bx	lr
 800cb60:	2002      	movs	r0, #2
 800cb62:	4240      	negs	r0, r0
 800cb64:	e7fa      	b.n	800cb5c <__ascii_mbtowc+0x1a>

0800cb66 <__ascii_wctomb>:
 800cb66:	0003      	movs	r3, r0
 800cb68:	1e08      	subs	r0, r1, #0
 800cb6a:	d005      	beq.n	800cb78 <__ascii_wctomb+0x12>
 800cb6c:	2aff      	cmp	r2, #255	@ 0xff
 800cb6e:	d904      	bls.n	800cb7a <__ascii_wctomb+0x14>
 800cb70:	228a      	movs	r2, #138	@ 0x8a
 800cb72:	2001      	movs	r0, #1
 800cb74:	601a      	str	r2, [r3, #0]
 800cb76:	4240      	negs	r0, r0
 800cb78:	4770      	bx	lr
 800cb7a:	2001      	movs	r0, #1
 800cb7c:	700a      	strb	r2, [r1, #0]
 800cb7e:	e7fb      	b.n	800cb78 <__ascii_wctomb+0x12>

0800cb80 <fiprintf>:
 800cb80:	b40e      	push	{r1, r2, r3}
 800cb82:	b517      	push	{r0, r1, r2, r4, lr}
 800cb84:	4c05      	ldr	r4, [pc, #20]	@ (800cb9c <fiprintf+0x1c>)
 800cb86:	ab05      	add	r3, sp, #20
 800cb88:	cb04      	ldmia	r3!, {r2}
 800cb8a:	0001      	movs	r1, r0
 800cb8c:	6820      	ldr	r0, [r4, #0]
 800cb8e:	9301      	str	r3, [sp, #4]
 800cb90:	f7ff fd02 	bl	800c598 <_vfiprintf_r>
 800cb94:	bc1e      	pop	{r1, r2, r3, r4}
 800cb96:	bc08      	pop	{r3}
 800cb98:	b003      	add	sp, #12
 800cb9a:	4718      	bx	r3
 800cb9c:	20000018 	.word	0x20000018

0800cba0 <__swhatbuf_r>:
 800cba0:	b570      	push	{r4, r5, r6, lr}
 800cba2:	000e      	movs	r6, r1
 800cba4:	001d      	movs	r5, r3
 800cba6:	230e      	movs	r3, #14
 800cba8:	5ec9      	ldrsh	r1, [r1, r3]
 800cbaa:	0014      	movs	r4, r2
 800cbac:	b096      	sub	sp, #88	@ 0x58
 800cbae:	2900      	cmp	r1, #0
 800cbb0:	da0c      	bge.n	800cbcc <__swhatbuf_r+0x2c>
 800cbb2:	89b2      	ldrh	r2, [r6, #12]
 800cbb4:	2380      	movs	r3, #128	@ 0x80
 800cbb6:	0011      	movs	r1, r2
 800cbb8:	4019      	ands	r1, r3
 800cbba:	421a      	tst	r2, r3
 800cbbc:	d114      	bne.n	800cbe8 <__swhatbuf_r+0x48>
 800cbbe:	2380      	movs	r3, #128	@ 0x80
 800cbc0:	00db      	lsls	r3, r3, #3
 800cbc2:	2000      	movs	r0, #0
 800cbc4:	6029      	str	r1, [r5, #0]
 800cbc6:	6023      	str	r3, [r4, #0]
 800cbc8:	b016      	add	sp, #88	@ 0x58
 800cbca:	bd70      	pop	{r4, r5, r6, pc}
 800cbcc:	466a      	mov	r2, sp
 800cbce:	f000 f853 	bl	800cc78 <_fstat_r>
 800cbd2:	2800      	cmp	r0, #0
 800cbd4:	dbed      	blt.n	800cbb2 <__swhatbuf_r+0x12>
 800cbd6:	23f0      	movs	r3, #240	@ 0xf0
 800cbd8:	9901      	ldr	r1, [sp, #4]
 800cbda:	021b      	lsls	r3, r3, #8
 800cbdc:	4019      	ands	r1, r3
 800cbde:	4b04      	ldr	r3, [pc, #16]	@ (800cbf0 <__swhatbuf_r+0x50>)
 800cbe0:	18c9      	adds	r1, r1, r3
 800cbe2:	424b      	negs	r3, r1
 800cbe4:	4159      	adcs	r1, r3
 800cbe6:	e7ea      	b.n	800cbbe <__swhatbuf_r+0x1e>
 800cbe8:	2100      	movs	r1, #0
 800cbea:	2340      	movs	r3, #64	@ 0x40
 800cbec:	e7e9      	b.n	800cbc2 <__swhatbuf_r+0x22>
 800cbee:	46c0      	nop			@ (mov r8, r8)
 800cbf0:	ffffe000 	.word	0xffffe000

0800cbf4 <__smakebuf_r>:
 800cbf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cbf6:	2602      	movs	r6, #2
 800cbf8:	898b      	ldrh	r3, [r1, #12]
 800cbfa:	0005      	movs	r5, r0
 800cbfc:	000c      	movs	r4, r1
 800cbfe:	b085      	sub	sp, #20
 800cc00:	4233      	tst	r3, r6
 800cc02:	d007      	beq.n	800cc14 <__smakebuf_r+0x20>
 800cc04:	0023      	movs	r3, r4
 800cc06:	3347      	adds	r3, #71	@ 0x47
 800cc08:	6023      	str	r3, [r4, #0]
 800cc0a:	6123      	str	r3, [r4, #16]
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	6163      	str	r3, [r4, #20]
 800cc10:	b005      	add	sp, #20
 800cc12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc14:	ab03      	add	r3, sp, #12
 800cc16:	aa02      	add	r2, sp, #8
 800cc18:	f7ff ffc2 	bl	800cba0 <__swhatbuf_r>
 800cc1c:	9f02      	ldr	r7, [sp, #8]
 800cc1e:	9001      	str	r0, [sp, #4]
 800cc20:	0039      	movs	r1, r7
 800cc22:	0028      	movs	r0, r5
 800cc24:	f7ff f85c 	bl	800bce0 <_malloc_r>
 800cc28:	2800      	cmp	r0, #0
 800cc2a:	d108      	bne.n	800cc3e <__smakebuf_r+0x4a>
 800cc2c:	220c      	movs	r2, #12
 800cc2e:	5ea3      	ldrsh	r3, [r4, r2]
 800cc30:	059a      	lsls	r2, r3, #22
 800cc32:	d4ed      	bmi.n	800cc10 <__smakebuf_r+0x1c>
 800cc34:	2203      	movs	r2, #3
 800cc36:	4393      	bics	r3, r2
 800cc38:	431e      	orrs	r6, r3
 800cc3a:	81a6      	strh	r6, [r4, #12]
 800cc3c:	e7e2      	b.n	800cc04 <__smakebuf_r+0x10>
 800cc3e:	2380      	movs	r3, #128	@ 0x80
 800cc40:	89a2      	ldrh	r2, [r4, #12]
 800cc42:	6020      	str	r0, [r4, #0]
 800cc44:	4313      	orrs	r3, r2
 800cc46:	81a3      	strh	r3, [r4, #12]
 800cc48:	9b03      	ldr	r3, [sp, #12]
 800cc4a:	6120      	str	r0, [r4, #16]
 800cc4c:	6167      	str	r7, [r4, #20]
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d00c      	beq.n	800cc6c <__smakebuf_r+0x78>
 800cc52:	0028      	movs	r0, r5
 800cc54:	230e      	movs	r3, #14
 800cc56:	5ee1      	ldrsh	r1, [r4, r3]
 800cc58:	f000 f820 	bl	800cc9c <_isatty_r>
 800cc5c:	2800      	cmp	r0, #0
 800cc5e:	d005      	beq.n	800cc6c <__smakebuf_r+0x78>
 800cc60:	2303      	movs	r3, #3
 800cc62:	89a2      	ldrh	r2, [r4, #12]
 800cc64:	439a      	bics	r2, r3
 800cc66:	3b02      	subs	r3, #2
 800cc68:	4313      	orrs	r3, r2
 800cc6a:	81a3      	strh	r3, [r4, #12]
 800cc6c:	89a3      	ldrh	r3, [r4, #12]
 800cc6e:	9a01      	ldr	r2, [sp, #4]
 800cc70:	4313      	orrs	r3, r2
 800cc72:	81a3      	strh	r3, [r4, #12]
 800cc74:	e7cc      	b.n	800cc10 <__smakebuf_r+0x1c>
	...

0800cc78 <_fstat_r>:
 800cc78:	2300      	movs	r3, #0
 800cc7a:	b570      	push	{r4, r5, r6, lr}
 800cc7c:	4d06      	ldr	r5, [pc, #24]	@ (800cc98 <_fstat_r+0x20>)
 800cc7e:	0004      	movs	r4, r0
 800cc80:	0008      	movs	r0, r1
 800cc82:	0011      	movs	r1, r2
 800cc84:	602b      	str	r3, [r5, #0]
 800cc86:	f7f8 fd89 	bl	800579c <_fstat>
 800cc8a:	1c43      	adds	r3, r0, #1
 800cc8c:	d103      	bne.n	800cc96 <_fstat_r+0x1e>
 800cc8e:	682b      	ldr	r3, [r5, #0]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d000      	beq.n	800cc96 <_fstat_r+0x1e>
 800cc94:	6023      	str	r3, [r4, #0]
 800cc96:	bd70      	pop	{r4, r5, r6, pc}
 800cc98:	200005e0 	.word	0x200005e0

0800cc9c <_isatty_r>:
 800cc9c:	2300      	movs	r3, #0
 800cc9e:	b570      	push	{r4, r5, r6, lr}
 800cca0:	4d06      	ldr	r5, [pc, #24]	@ (800ccbc <_isatty_r+0x20>)
 800cca2:	0004      	movs	r4, r0
 800cca4:	0008      	movs	r0, r1
 800cca6:	602b      	str	r3, [r5, #0]
 800cca8:	f7f8 fd86 	bl	80057b8 <_isatty>
 800ccac:	1c43      	adds	r3, r0, #1
 800ccae:	d103      	bne.n	800ccb8 <_isatty_r+0x1c>
 800ccb0:	682b      	ldr	r3, [r5, #0]
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d000      	beq.n	800ccb8 <_isatty_r+0x1c>
 800ccb6:	6023      	str	r3, [r4, #0]
 800ccb8:	bd70      	pop	{r4, r5, r6, pc}
 800ccba:	46c0      	nop			@ (mov r8, r8)
 800ccbc:	200005e0 	.word	0x200005e0

0800ccc0 <abort>:
 800ccc0:	2006      	movs	r0, #6
 800ccc2:	b510      	push	{r4, lr}
 800ccc4:	f000 f82c 	bl	800cd20 <raise>
 800ccc8:	2001      	movs	r0, #1
 800ccca:	f7f8 fd17 	bl	80056fc <_exit>

0800ccce <_raise_r>:
 800ccce:	b570      	push	{r4, r5, r6, lr}
 800ccd0:	0004      	movs	r4, r0
 800ccd2:	000d      	movs	r5, r1
 800ccd4:	291f      	cmp	r1, #31
 800ccd6:	d904      	bls.n	800cce2 <_raise_r+0x14>
 800ccd8:	2316      	movs	r3, #22
 800ccda:	6003      	str	r3, [r0, #0]
 800ccdc:	2001      	movs	r0, #1
 800ccde:	4240      	negs	r0, r0
 800cce0:	bd70      	pop	{r4, r5, r6, pc}
 800cce2:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d004      	beq.n	800ccf2 <_raise_r+0x24>
 800cce8:	008a      	lsls	r2, r1, #2
 800ccea:	189b      	adds	r3, r3, r2
 800ccec:	681a      	ldr	r2, [r3, #0]
 800ccee:	2a00      	cmp	r2, #0
 800ccf0:	d108      	bne.n	800cd04 <_raise_r+0x36>
 800ccf2:	0020      	movs	r0, r4
 800ccf4:	f000 f830 	bl	800cd58 <_getpid_r>
 800ccf8:	002a      	movs	r2, r5
 800ccfa:	0001      	movs	r1, r0
 800ccfc:	0020      	movs	r0, r4
 800ccfe:	f000 f819 	bl	800cd34 <_kill_r>
 800cd02:	e7ed      	b.n	800cce0 <_raise_r+0x12>
 800cd04:	2a01      	cmp	r2, #1
 800cd06:	d009      	beq.n	800cd1c <_raise_r+0x4e>
 800cd08:	1c51      	adds	r1, r2, #1
 800cd0a:	d103      	bne.n	800cd14 <_raise_r+0x46>
 800cd0c:	2316      	movs	r3, #22
 800cd0e:	6003      	str	r3, [r0, #0]
 800cd10:	2001      	movs	r0, #1
 800cd12:	e7e5      	b.n	800cce0 <_raise_r+0x12>
 800cd14:	2100      	movs	r1, #0
 800cd16:	0028      	movs	r0, r5
 800cd18:	6019      	str	r1, [r3, #0]
 800cd1a:	4790      	blx	r2
 800cd1c:	2000      	movs	r0, #0
 800cd1e:	e7df      	b.n	800cce0 <_raise_r+0x12>

0800cd20 <raise>:
 800cd20:	b510      	push	{r4, lr}
 800cd22:	4b03      	ldr	r3, [pc, #12]	@ (800cd30 <raise+0x10>)
 800cd24:	0001      	movs	r1, r0
 800cd26:	6818      	ldr	r0, [r3, #0]
 800cd28:	f7ff ffd1 	bl	800ccce <_raise_r>
 800cd2c:	bd10      	pop	{r4, pc}
 800cd2e:	46c0      	nop			@ (mov r8, r8)
 800cd30:	20000018 	.word	0x20000018

0800cd34 <_kill_r>:
 800cd34:	2300      	movs	r3, #0
 800cd36:	b570      	push	{r4, r5, r6, lr}
 800cd38:	4d06      	ldr	r5, [pc, #24]	@ (800cd54 <_kill_r+0x20>)
 800cd3a:	0004      	movs	r4, r0
 800cd3c:	0008      	movs	r0, r1
 800cd3e:	0011      	movs	r1, r2
 800cd40:	602b      	str	r3, [r5, #0]
 800cd42:	f7f8 fccb 	bl	80056dc <_kill>
 800cd46:	1c43      	adds	r3, r0, #1
 800cd48:	d103      	bne.n	800cd52 <_kill_r+0x1e>
 800cd4a:	682b      	ldr	r3, [r5, #0]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d000      	beq.n	800cd52 <_kill_r+0x1e>
 800cd50:	6023      	str	r3, [r4, #0]
 800cd52:	bd70      	pop	{r4, r5, r6, pc}
 800cd54:	200005e0 	.word	0x200005e0

0800cd58 <_getpid_r>:
 800cd58:	b510      	push	{r4, lr}
 800cd5a:	f7f8 fcb9 	bl	80056d0 <_getpid>
 800cd5e:	bd10      	pop	{r4, pc}

0800cd60 <_init>:
 800cd60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd62:	46c0      	nop			@ (mov r8, r8)
 800cd64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd66:	bc08      	pop	{r3}
 800cd68:	469e      	mov	lr, r3
 800cd6a:	4770      	bx	lr

0800cd6c <_fini>:
 800cd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd6e:	46c0      	nop			@ (mov r8, r8)
 800cd70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cd72:	bc08      	pop	{r3}
 800cd74:	469e      	mov	lr, r3
 800cd76:	4770      	bx	lr
