<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r29444 - in haiku/vendor/freebsd/current/dev: . jme	mii
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-March/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r29444%20-%20in%20haiku/vendor/freebsd/current/dev%3A%20.%20jme%0A%09mii&In-Reply-To=%3C200903081643.n28Gh4g1019599%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="014746.html">
   <LINK REL="Next"  HREF="014748.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r29444 - in haiku/vendor/freebsd/current/dev: . jme	mii</H1>
    <B>axeld at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r29444%20-%20in%20haiku/vendor/freebsd/current/dev%3A%20.%20jme%0A%09mii&In-Reply-To=%3C200903081643.n28Gh4g1019599%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r29444 - in haiku/vendor/freebsd/current/dev: . jme	mii">axeld at mail.berlios.de
       </A><BR>
    <I>Sun Mar  8 17:43:04 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="014746.html">[Haiku-commits] r29443 - in haiku/trunk: headers/os/interface	src/kits/interface
</A></li>
        <LI>Next message: <A HREF="014748.html">[Haiku-commits] r29445 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . jmicron2x0	jmicron2x0/dev jmicron2x0/dev/jme jmicron2x0/dev/mii
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14747">[ date ]</a>
              <a href="thread.html#14747">[ thread ]</a>
              <a href="subject.html#14747">[ subject ]</a>
              <a href="author.html#14747">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: axeld
Date: 2009-03-08 17:43:02 +0100 (Sun, 08 Mar 2009)
New Revision: 29444
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=29444&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=29444&amp;view=rev</A>

Added:
   haiku/vendor/freebsd/current/dev/jme/
   haiku/vendor/freebsd/current/dev/jme/if_jme.c
   haiku/vendor/freebsd/current/dev/jme/if_jmereg.h
   haiku/vendor/freebsd/current/dev/jme/if_jmevar.h
   haiku/vendor/freebsd/current/dev/mii/jmphy.c
   haiku/vendor/freebsd/current/dev/mii/jmphyreg.h
Log:
* Imported FreeBSD's jme driver for the JMicron JMC250/260 ethernet card from trunk.


Added: haiku/vendor/freebsd/current/dev/jme/if_jme.c
===================================================================
--- haiku/vendor/freebsd/current/dev/jme/if_jme.c	2009-03-08 16:08:03 UTC (rev 29443)
+++ haiku/vendor/freebsd/current/dev/jme/if_jme.c	2009-03-08 16:43:02 UTC (rev 29444)
@@ -0,0 +1,3266 @@
+/*-
+ * Copyright (c) 2008, Pyun YongHyeon &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/haiku-commits">yongari at FreeBSD.org</A>&gt;
+ * All rights reserved.
+ *
+ * Redistribution and use in source and binary forms, with or without
+ * modification, are permitted provided that the following conditions
+ * are met:
+ * 1. Redistributions of source code must retain the above copyright
+ *    notice unmodified, this list of conditions, and the following
+ *    disclaimer.
+ * 2. Redistributions in binary form must reproduce the above copyright
+ *    notice, this list of conditions and the following disclaimer in the
+ *    documentation and/or other materials provided with the distribution.
+ *
+ * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
+ * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+ * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
+ * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
+ * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+ * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
+ * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
+ * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
+ * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
+ * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
+ * SUCH DAMAGE.
+ */
+
+#include &lt;sys/cdefs.h&gt;
+__FBSDID(&quot;$FreeBSD: src/sys/dev/jme/if_jme.c,v 1.10 2008/12/04 02:16:53 yongari Exp $&quot;);
+
+#include &lt;sys/param.h&gt;
+#include &lt;sys/systm.h&gt;
+#include &lt;sys/bus.h&gt;
+#include &lt;sys/endian.h&gt;
+#include &lt;sys/kernel.h&gt;
+#include &lt;sys/malloc.h&gt;
+#include &lt;sys/mbuf.h&gt;
+#include &lt;sys/rman.h&gt;
+#include &lt;sys/module.h&gt;
+#include &lt;sys/proc.h&gt;
+#include &lt;sys/queue.h&gt;
+#include &lt;sys/socket.h&gt;
+#include &lt;sys/sockio.h&gt;
+#include &lt;sys/sysctl.h&gt;
+#include &lt;sys/taskqueue.h&gt;
+
+#include &lt;net/bpf.h&gt;
+#include &lt;net/if.h&gt;
+#include &lt;net/if_arp.h&gt;
+#include &lt;net/ethernet.h&gt;
+#include &lt;net/if_dl.h&gt;
+#include &lt;net/if_media.h&gt;
+#include &lt;net/if_types.h&gt;
+#include &lt;net/if_vlan_var.h&gt;
+
+#include &lt;netinet/in.h&gt;
+#include &lt;netinet/in_systm.h&gt;
+#include &lt;netinet/ip.h&gt;
+#include &lt;netinet/tcp.h&gt;
+
+#include &lt;dev/mii/mii.h&gt;
+#include &lt;dev/mii/miivar.h&gt;
+
+#include &lt;dev/pci/pcireg.h&gt;
+#include &lt;dev/pci/pcivar.h&gt;
+
+#include &lt;machine/atomic.h&gt;
+#include &lt;machine/bus.h&gt;
+#include &lt;machine/in_cksum.h&gt;
+
+#include &lt;dev/jme/if_jmereg.h&gt;
+#include &lt;dev/jme/if_jmevar.h&gt;
+
+/* &quot;device miibus&quot; required.  See GENERIC if you get errors here. */
+#include &quot;miibus_if.h&quot;
+
+/* Define the following to disable printing Rx errors. */
+#undef	JME_SHOW_ERRORS
+
+#define	JME_CSUM_FEATURES	(CSUM_IP | CSUM_TCP | CSUM_UDP)
+
+MODULE_DEPEND(jme, pci, 1, 1, 1);
+MODULE_DEPEND(jme, ether, 1, 1, 1);
+MODULE_DEPEND(jme, miibus, 1, 1, 1);
+
+/* Tunables. */
+static int msi_disable = 0;
+static int msix_disable = 0;
+TUNABLE_INT(&quot;hw.jme.msi_disable&quot;, &amp;msi_disable);
+TUNABLE_INT(&quot;hw.jme.msix_disable&quot;, &amp;msix_disable);
+
+/*
+ * Devices supported by this driver.
+ */
+static struct jme_dev {
+	uint16_t	jme_vendorid;
+	uint16_t	jme_deviceid;
+	const char	*jme_name;
+} jme_devs[] = {
+	{ VENDORID_JMICRON, DEVICEID_JMC250,
+	    &quot;JMicron Inc, JMC250 Gigabit Ethernet&quot; },
+	{ VENDORID_JMICRON, DEVICEID_JMC260,
+	    &quot;JMicron Inc, JMC260 Fast Ethernet&quot; },
+};
+
+static int jme_miibus_readreg(device_t, int, int);
+static int jme_miibus_writereg(device_t, int, int, int);
+static void jme_miibus_statchg(device_t);
+static void jme_mediastatus(struct ifnet *, struct ifmediareq *);
+static int jme_mediachange(struct ifnet *);
+static int jme_probe(device_t);
+static int jme_eeprom_read_byte(struct jme_softc *, uint8_t, uint8_t *);
+static int jme_eeprom_macaddr(struct jme_softc *);
+static void jme_reg_macaddr(struct jme_softc *);
+static void jme_map_intr_vector(struct jme_softc *);
+static int jme_attach(device_t);
+static int jme_detach(device_t);
+static void jme_sysctl_node(struct jme_softc *);
+static void jme_dmamap_cb(void *, bus_dma_segment_t *, int, int);
+static int jme_dma_alloc(struct jme_softc *);
+static void jme_dma_free(struct jme_softc *);
+static int jme_shutdown(device_t);
+static void jme_setlinkspeed(struct jme_softc *);
+static void jme_setwol(struct jme_softc *);
+static int jme_suspend(device_t);
+static int jme_resume(device_t);
+static int jme_encap(struct jme_softc *, struct mbuf **);
+static void jme_tx_task(void *, int);
+static void jme_start(struct ifnet *);
+static void jme_watchdog(struct jme_softc *);
+static int jme_ioctl(struct ifnet *, u_long, caddr_t);
+static void jme_mac_config(struct jme_softc *);
+static void jme_link_task(void *, int);
+static int jme_intr(void *);
+static void jme_int_task(void *, int);
+static void jme_txeof(struct jme_softc *);
+static __inline void jme_discard_rxbuf(struct jme_softc *, int);
+static void jme_rxeof(struct jme_softc *);
+static int jme_rxintr(struct jme_softc *, int);
+static void jme_tick(void *);
+static void jme_reset(struct jme_softc *);
+static void jme_init(void *);
+static void jme_init_locked(struct jme_softc *);
+static void jme_stop(struct jme_softc *);
+static void jme_stop_tx(struct jme_softc *);
+static void jme_stop_rx(struct jme_softc *);
+static int jme_init_rx_ring(struct jme_softc *);
+static void jme_init_tx_ring(struct jme_softc *);
+static void jme_init_ssb(struct jme_softc *);
+static int jme_newbuf(struct jme_softc *, struct jme_rxdesc *);
+static void jme_set_vlan(struct jme_softc *);
+static void jme_set_filter(struct jme_softc *);
+static void jme_stats_clear(struct jme_softc *);
+static void jme_stats_save(struct jme_softc *);
+static void jme_stats_update(struct jme_softc *);
+static int sysctl_int_range(SYSCTL_HANDLER_ARGS, int, int);
+static int sysctl_hw_jme_tx_coal_to(SYSCTL_HANDLER_ARGS);
+static int sysctl_hw_jme_tx_coal_pkt(SYSCTL_HANDLER_ARGS);
+static int sysctl_hw_jme_rx_coal_to(SYSCTL_HANDLER_ARGS);
+static int sysctl_hw_jme_rx_coal_pkt(SYSCTL_HANDLER_ARGS);
+static int sysctl_hw_jme_proc_limit(SYSCTL_HANDLER_ARGS);
+
+
+static device_method_t jme_methods[] = {
+	/* Device interface. */
+	DEVMETHOD(device_probe,		jme_probe),
+	DEVMETHOD(device_attach,	jme_attach),
+	DEVMETHOD(device_detach,	jme_detach),
+	DEVMETHOD(device_shutdown,	jme_shutdown),
+	DEVMETHOD(device_suspend,	jme_suspend),
+	DEVMETHOD(device_resume,	jme_resume),
+
+	/* MII interface. */
+	DEVMETHOD(miibus_readreg,	jme_miibus_readreg),
+	DEVMETHOD(miibus_writereg,	jme_miibus_writereg),
+	DEVMETHOD(miibus_statchg,	jme_miibus_statchg),
+
+	{ NULL, NULL }
+};
+
+static driver_t jme_driver = {
+	&quot;jme&quot;,
+	jme_methods,
+	sizeof(struct jme_softc)
+};
+
+static devclass_t jme_devclass;
+
+DRIVER_MODULE(jme, pci, jme_driver, jme_devclass, 0, 0);
+DRIVER_MODULE(miibus, jme, miibus_driver, miibus_devclass, 0, 0);
+
+static struct resource_spec jme_res_spec_mem[] = {
+	{ SYS_RES_MEMORY,	PCIR_BAR(0),	RF_ACTIVE },
+	{ -1,			0,		0 }
+};
+
+static struct resource_spec jme_irq_spec_legacy[] = {
+	{ SYS_RES_IRQ,		0,		RF_ACTIVE | RF_SHAREABLE },
+	{ -1,			0,		0 }
+};
+
+static struct resource_spec jme_irq_spec_msi[] = {
+	{ SYS_RES_IRQ,		1,		RF_ACTIVE },
+	{ SYS_RES_IRQ,		2,		RF_ACTIVE },
+	{ SYS_RES_IRQ,		3,		RF_ACTIVE },
+	{ SYS_RES_IRQ,		4,		RF_ACTIVE },
+	{ SYS_RES_IRQ,		5,		RF_ACTIVE },
+	{ SYS_RES_IRQ,		6,		RF_ACTIVE },
+	{ SYS_RES_IRQ,		7,		RF_ACTIVE },
+	{ SYS_RES_IRQ,		8,		RF_ACTIVE },
+	{ -1,			0,		0 }
+};
+
+/*
+ *	Read a PHY register on the MII of the JMC250.
+ */
+static int
+jme_miibus_readreg(device_t dev, int phy, int reg)
+{
+	struct jme_softc *sc;
+	uint32_t val;
+	int i;
+
+	sc = device_get_softc(dev);
+
+	/* For FPGA version, PHY address 0 should be ignored. */
+	if ((sc-&gt;jme_flags &amp; JME_FLAG_FPGA) != 0) {
+		if (phy == 0)
+			return (0);
+	} else {
+		if (sc-&gt;jme_phyaddr != phy)
+			return (0);
+	}
+
+	CSR_WRITE_4(sc, JME_SMI, SMI_OP_READ | SMI_OP_EXECUTE |
+	    SMI_PHY_ADDR(phy) | SMI_REG_ADDR(reg));
+	for (i = JME_PHY_TIMEOUT; i &gt; 0; i--) {
+		DELAY(1);
+		if (((val = CSR_READ_4(sc, JME_SMI)) &amp; SMI_OP_EXECUTE) == 0)
+			break;
+	}
+
+	if (i == 0) {
+		device_printf(sc-&gt;jme_dev, &quot;phy read timeout : %d\n&quot;, reg);
+		return (0);
+	}
+
+	return ((val &amp; SMI_DATA_MASK) &gt;&gt; SMI_DATA_SHIFT);
+}
+
+/*
+ *	Write a PHY register on the MII of the JMC250.
+ */
+static int
+jme_miibus_writereg(device_t dev, int phy, int reg, int val)
+{
+	struct jme_softc *sc;
+	int i;
+
+	sc = device_get_softc(dev);
+
+	/* For FPGA version, PHY address 0 should be ignored. */
+	if ((sc-&gt;jme_flags &amp; JME_FLAG_FPGA) != 0) {
+		if (phy == 0)
+			return (0);
+	} else {
+		if (sc-&gt;jme_phyaddr != phy)
+			return (0);
+	}
+
+	CSR_WRITE_4(sc, JME_SMI, SMI_OP_WRITE | SMI_OP_EXECUTE |
+	    ((val &lt;&lt; SMI_DATA_SHIFT) &amp; SMI_DATA_MASK) |
+	    SMI_PHY_ADDR(phy) | SMI_REG_ADDR(reg));
+	for (i = JME_PHY_TIMEOUT; i &gt; 0; i--) {
+		DELAY(1);
+		if (((val = CSR_READ_4(sc, JME_SMI)) &amp; SMI_OP_EXECUTE) == 0)
+			break;
+	}
+
+	if (i == 0)
+		device_printf(sc-&gt;jme_dev, &quot;phy write timeout : %d\n&quot;, reg);
+
+	return (0);
+}
+
+/*
+ *	Callback from MII layer when media changes.
+ */
+static void
+jme_miibus_statchg(device_t dev)
+{
+	struct jme_softc *sc;
+
+	sc = device_get_softc(dev);
+	taskqueue_enqueue(taskqueue_swi, &amp;sc-&gt;jme_link_task);
+}
+
+/*
+ *	Get the current interface media status.
+ */
+static void
+jme_mediastatus(struct ifnet *ifp, struct ifmediareq *ifmr)
+{
+	struct jme_softc *sc;
+	struct mii_data *mii;
+
+	sc = ifp-&gt;if_softc;
+	JME_LOCK(sc);
+	mii = device_get_softc(sc-&gt;jme_miibus);
+
+	mii_pollstat(mii);
+	ifmr-&gt;ifm_status = mii-&gt;mii_media_status;
+	ifmr-&gt;ifm_active = mii-&gt;mii_media_active;
+	JME_UNLOCK(sc);
+}
+
+/*
+ *	Set hardware to newly-selected media.
+ */
+static int
+jme_mediachange(struct ifnet *ifp)
+{
+	struct jme_softc *sc;
+	struct mii_data *mii;
+	struct mii_softc *miisc;
+	int error;
+
+	sc = ifp-&gt;if_softc;
+	JME_LOCK(sc);
+	mii = device_get_softc(sc-&gt;jme_miibus);
+	if (mii-&gt;mii_instance != 0) {
+		LIST_FOREACH(miisc, &amp;mii-&gt;mii_phys, mii_list)
+			mii_phy_reset(miisc);
+	}
+	error = mii_mediachg(mii);
+	JME_UNLOCK(sc);
+
+	return (error);
+}
+
+static int
+jme_probe(device_t dev)
+{
+	struct jme_dev *sp;
+	int i;
+	uint16_t vendor, devid;
+
+	vendor = pci_get_vendor(dev);
+	devid = pci_get_device(dev);
+	sp = jme_devs;
+	for (i = 0; i &lt; sizeof(jme_devs) / sizeof(jme_devs[0]);
+	    i++, sp++) {
+		if (vendor == sp-&gt;jme_vendorid &amp;&amp;
+		    devid == sp-&gt;jme_deviceid) {
+			device_set_desc(dev, sp-&gt;jme_name);
+			return (BUS_PROBE_DEFAULT);
+		}
+	}
+
+	return (ENXIO);
+}
+
+static int
+jme_eeprom_read_byte(struct jme_softc *sc, uint8_t addr, uint8_t *val)
+{
+	uint32_t reg;
+	int i;
+
+	*val = 0;
+	for (i = JME_TIMEOUT; i &gt; 0; i--) {
+		reg = CSR_READ_4(sc, JME_SMBCSR);
+		if ((reg &amp; SMBCSR_HW_BUSY_MASK) == SMBCSR_HW_IDLE)
+			break;
+		DELAY(1);
+	}
+
+	if (i == 0) {
+		device_printf(sc-&gt;jme_dev, &quot;EEPROM idle timeout!\n&quot;);
+		return (ETIMEDOUT);
+	}
+
+	reg = ((uint32_t)addr &lt;&lt; SMBINTF_ADDR_SHIFT) &amp; SMBINTF_ADDR_MASK;
+	CSR_WRITE_4(sc, JME_SMBINTF, reg | SMBINTF_RD | SMBINTF_CMD_TRIGGER);
+	for (i = JME_TIMEOUT; i &gt; 0; i--) {
+		DELAY(1);
+		reg = CSR_READ_4(sc, JME_SMBINTF);
+		if ((reg &amp; SMBINTF_CMD_TRIGGER) == 0)
+			break;
+	}
+
+	if (i == 0) {
+		device_printf(sc-&gt;jme_dev, &quot;EEPROM read timeout!\n&quot;);
+		return (ETIMEDOUT);
+	}
+
+	reg = CSR_READ_4(sc, JME_SMBINTF);
+	*val = (reg &amp; SMBINTF_RD_DATA_MASK) &gt;&gt; SMBINTF_RD_DATA_SHIFT;
+
+	return (0);
+}
+
+static int
+jme_eeprom_macaddr(struct jme_softc *sc)
+{
+	uint8_t eaddr[ETHER_ADDR_LEN];
+	uint8_t fup, reg, val;
+	uint32_t offset;
+	int match;
+
+	offset = 0;
+	if (jme_eeprom_read_byte(sc, offset++, &amp;fup) != 0 ||
+	    fup != JME_EEPROM_SIG0)
+		return (ENOENT);
+	if (jme_eeprom_read_byte(sc, offset++, &amp;fup) != 0 ||
+	    fup != JME_EEPROM_SIG1)
+		return (ENOENT);
+	match = 0;
+	do {
+		if (jme_eeprom_read_byte(sc, offset, &amp;fup) != 0)
+			break;
+		if (JME_EEPROM_MKDESC(JME_EEPROM_FUNC0, JME_EEPROM_PAGE_BAR1) ==
+		    (fup &amp; (JME_EEPROM_FUNC_MASK | JME_EEPROM_PAGE_MASK))) {
+			if (jme_eeprom_read_byte(sc, offset + 1, &amp;reg) != 0)
+				break;
+			if (reg &gt;= JME_PAR0 &amp;&amp;
+			    reg &lt; JME_PAR0 + ETHER_ADDR_LEN) {
+				if (jme_eeprom_read_byte(sc, offset + 2,
+				    &amp;val) != 0)
+					break;
+				eaddr[reg - JME_PAR0] = val;
+				match++;
+			}
+		}
+		/* Check for the end of EEPROM descriptor. */
+		if ((fup &amp; JME_EEPROM_DESC_END) == JME_EEPROM_DESC_END)
+			break;
+		/* Try next eeprom descriptor. */
+		offset += JME_EEPROM_DESC_BYTES;
+	} while (match != ETHER_ADDR_LEN &amp;&amp; offset &lt; JME_EEPROM_END);
+
+	if (match == ETHER_ADDR_LEN) {
+		bcopy(eaddr, sc-&gt;jme_eaddr, ETHER_ADDR_LEN);
+		return (0);
+	}
+
+	return (ENOENT);
+}
+
+static void
+jme_reg_macaddr(struct jme_softc *sc)
+{
+	uint32_t par0, par1;
+
+	/* Read station address. */
+	par0 = CSR_READ_4(sc, JME_PAR0);
+	par1 = CSR_READ_4(sc, JME_PAR1);
+	par1 &amp;= 0xFFFF;
+	if ((par0 == 0 &amp;&amp; par1 == 0) ||
+	    (par0 == 0xFFFFFFFF &amp;&amp; par1 == 0xFFFF)) {
+		device_printf(sc-&gt;jme_dev,
+		    &quot;generating fake ethernet address.\n&quot;);
+		par0 = arc4random();
+		/* Set OUI to JMicron. */
+		sc-&gt;jme_eaddr[0] = 0x00;
+		sc-&gt;jme_eaddr[1] = 0x1B;
+		sc-&gt;jme_eaddr[2] = 0x8C;
+		sc-&gt;jme_eaddr[3] = (par0 &gt;&gt; 16) &amp; 0xff;
+		sc-&gt;jme_eaddr[4] = (par0 &gt;&gt; 8) &amp; 0xff;
+		sc-&gt;jme_eaddr[5] = par0 &amp; 0xff;
+	} else {
+		sc-&gt;jme_eaddr[0] = (par0 &gt;&gt; 0) &amp; 0xFF;
+		sc-&gt;jme_eaddr[1] = (par0 &gt;&gt; 8) &amp; 0xFF;
+		sc-&gt;jme_eaddr[2] = (par0 &gt;&gt; 16) &amp; 0xFF;
+		sc-&gt;jme_eaddr[3] = (par0 &gt;&gt; 24) &amp; 0xFF;
+		sc-&gt;jme_eaddr[4] = (par1 &gt;&gt; 0) &amp; 0xFF;
+		sc-&gt;jme_eaddr[5] = (par1 &gt;&gt; 8) &amp; 0xFF;
+	}
+}
+
+static void
+jme_map_intr_vector(struct jme_softc *sc)
+{
+	uint32_t map[MSINUM_NUM_INTR_SOURCE / JME_MSI_MESSAGES];
+
+	bzero(map, sizeof(map));
+
+	/* Map Tx interrupts source to MSI/MSIX vector 2. */
+	map[MSINUM_REG_INDEX(N_INTR_TXQ0_COMP)] =
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ0_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ1_COMP)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ1_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ2_COMP)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ2_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ3_COMP)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ3_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ4_COMP)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ4_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ4_COMP)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ5_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ6_COMP)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ6_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ7_COMP)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ7_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ_COAL)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ_COAL);
+	map[MSINUM_REG_INDEX(N_INTR_TXQ_COAL_TO)] |=
+	    MSINUM_INTR_SOURCE(2, N_INTR_TXQ_COAL_TO);
+
+	/* Map Rx interrupts source to MSI/MSIX vector 1. */
+	map[MSINUM_REG_INDEX(N_INTR_RXQ0_COMP)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ0_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ1_COMP)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ1_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ2_COMP)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ2_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ3_COMP)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ3_COMP);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ0_DESC_EMPTY)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ0_DESC_EMPTY);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ1_DESC_EMPTY)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ1_DESC_EMPTY);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ2_DESC_EMPTY)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ2_DESC_EMPTY);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ3_DESC_EMPTY)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ3_DESC_EMPTY);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ0_COAL)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ0_COAL);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ1_COAL)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ1_COAL);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ2_COAL)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ2_COAL);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ3_COAL)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ3_COAL);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ0_COAL_TO)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ0_COAL_TO);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ1_COAL_TO)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ1_COAL_TO);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ2_COAL_TO)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ2_COAL_TO);
+	map[MSINUM_REG_INDEX(N_INTR_RXQ3_COAL_TO)] =
+	    MSINUM_INTR_SOURCE(1, N_INTR_RXQ3_COAL_TO);
+
+	/* Map all other interrupts source to MSI/MSIX vector 0. */
+	CSR_WRITE_4(sc, JME_MSINUM_BASE + sizeof(uint32_t) * 0, map[0]);
+	CSR_WRITE_4(sc, JME_MSINUM_BASE + sizeof(uint32_t) * 1, map[1]);
+	CSR_WRITE_4(sc, JME_MSINUM_BASE + sizeof(uint32_t) * 2, map[2]);
+	CSR_WRITE_4(sc, JME_MSINUM_BASE + sizeof(uint32_t) * 3, map[3]);
+}
+
+static int
+jme_attach(device_t dev)
+{
+	struct jme_softc *sc;
+	struct ifnet *ifp;
+	struct mii_softc *miisc;
+	struct mii_data *mii;
+	uint32_t reg;
+	uint16_t burst;
+	int error, i, msic, msixc, pmc;
+
+	error = 0;
+	sc = device_get_softc(dev);
+	sc-&gt;jme_dev = dev;
+
+	mtx_init(&amp;sc-&gt;jme_mtx, device_get_nameunit(dev), MTX_NETWORK_LOCK,
+	    MTX_DEF);
+	callout_init_mtx(&amp;sc-&gt;jme_tick_ch, &amp;sc-&gt;jme_mtx, 0);
+	TASK_INIT(&amp;sc-&gt;jme_int_task, 0, jme_int_task, sc);
+	TASK_INIT(&amp;sc-&gt;jme_link_task, 0, jme_link_task, sc);
+
+	/*
+	 * Map the device. JMC250 supports both memory mapped and I/O
+	 * register space access. Because I/O register access should
+	 * use different BARs to access registers it's waste of time
+	 * to use I/O register spce access. JMC250 uses 16K to map
+	 * entire memory space.
+	 */
+	pci_enable_busmaster(dev);
+	sc-&gt;jme_res_spec = jme_res_spec_mem;
+	sc-&gt;jme_irq_spec = jme_irq_spec_legacy;
+	error = bus_alloc_resources(dev, sc-&gt;jme_res_spec, sc-&gt;jme_res);
+	if (error != 0) {
+		device_printf(dev, &quot;cannot allocate memory resources.\n&quot;);
+		goto fail;
+	}
+
+	/* Allocate IRQ resources. */
+	msixc = pci_msix_count(dev);
+	msic = pci_msi_count(dev);
+	if (bootverbose) {
+		device_printf(dev, &quot;MSIX count : %d\n&quot;, msixc);
+		device_printf(dev, &quot;MSI count : %d\n&quot;, msic);
+	}
+
+	/* Prefer MSIX over MSI. */
+	if (msix_disable == 0 || msi_disable == 0) {
+		if (msix_disable == 0 &amp;&amp; msixc == JME_MSIX_MESSAGES &amp;&amp;
+		    pci_alloc_msix(dev, &amp;msixc) == 0) {
+			if (msic == JME_MSIX_MESSAGES) {
+				device_printf(dev, &quot;Using %d MSIX messages.\n&quot;,
+				    msixc);
+				sc-&gt;jme_flags |= JME_FLAG_MSIX;
+				sc-&gt;jme_irq_spec = jme_irq_spec_msi;
+			} else
+				pci_release_msi(dev);
+		}
+		if (msi_disable == 0 &amp;&amp; (sc-&gt;jme_flags &amp; JME_FLAG_MSIX) == 0 &amp;&amp;
+		    msic == JME_MSI_MESSAGES &amp;&amp;
+		    pci_alloc_msi(dev, &amp;msic) == 0) {
+			if (msic == JME_MSI_MESSAGES) {
+				device_printf(dev, &quot;Using %d MSI messages.\n&quot;,
+				    msic);
+				sc-&gt;jme_flags |= JME_FLAG_MSI;
+				sc-&gt;jme_irq_spec = jme_irq_spec_msi;
+			} else
+				pci_release_msi(dev);
+		}
+		/* Map interrupt vector 0, 1 and 2. */
+		if ((sc-&gt;jme_flags &amp; JME_FLAG_MSI) != 0 ||
+		    (sc-&gt;jme_flags &amp; JME_FLAG_MSIX) != 0)
+			jme_map_intr_vector(sc);
+	}
+
+	error = bus_alloc_resources(dev, sc-&gt;jme_irq_spec, sc-&gt;jme_irq);
+	if (error != 0) {
+		device_printf(dev, &quot;cannot allocate IRQ resources.\n&quot;);
+		goto fail;
+	}
+
+	sc-&gt;jme_rev = pci_get_device(dev);
+	if ((sc-&gt;jme_rev &amp; DEVICEID_JMC2XX_MASK) == DEVICEID_JMC260) {
+		sc-&gt;jme_flags |= JME_FLAG_FASTETH;
+		sc-&gt;jme_flags |= JME_FLAG_NOJUMBO;
+	}
+	reg = CSR_READ_4(sc, JME_CHIPMODE);
+	sc-&gt;jme_chip_rev = (reg &amp; CHIPMODE_REV_MASK) &gt;&gt; CHIPMODE_REV_SHIFT;
+	if (((reg &amp; CHIPMODE_FPGA_REV_MASK) &gt;&gt; CHIPMODE_FPGA_REV_SHIFT) !=
+	    CHIPMODE_NOT_FPGA)
+		sc-&gt;jme_flags |= JME_FLAG_FPGA;
+	if (bootverbose) {
+		device_printf(dev, &quot;PCI device revision : 0x%04x\n&quot;,
+		    sc-&gt;jme_rev);
+		device_printf(dev, &quot;Chip revision : 0x%02x\n&quot;,
+		    sc-&gt;jme_chip_rev);
+		if ((sc-&gt;jme_flags &amp; JME_FLAG_FPGA) != 0)
+			device_printf(dev, &quot;FPGA revision : 0x%04x\n&quot;,
+			    (reg &amp; CHIPMODE_FPGA_REV_MASK) &gt;&gt;
+			    CHIPMODE_FPGA_REV_SHIFT);
+	}
+	if (sc-&gt;jme_chip_rev == 0xFF) {
+		device_printf(dev, &quot;Unknown chip revision : 0x%02x\n&quot;,
+		    sc-&gt;jme_rev);
+		error = ENXIO;
+		goto fail;
+	}
+
+	if (CHIPMODE_REVFM(sc-&gt;jme_chip_rev) &gt;= 2) {
+		if ((sc-&gt;jme_rev &amp; DEVICEID_JMC2XX_MASK) == DEVICEID_JMC260 &amp;&amp;
+		    CHIPMODE_REVFM(sc-&gt;jme_chip_rev) == 2)
+			sc-&gt;jme_flags |= JME_FLAG_DMA32BIT;
+		sc-&gt;jme_flags |= JME_FLAG_TXCLK;
+		sc-&gt;jme_flags |= JME_FLAG_HWMIB;
+	}
+
+	/* Reset the ethernet controller. */
+	jme_reset(sc);
+
+	/* Get station address. */
+	reg = CSR_READ_4(sc, JME_SMBCSR);
+	if ((reg &amp; SMBCSR_EEPROM_PRESENT) != 0)
+		error = jme_eeprom_macaddr(sc);
+	if (error != 0 || (reg &amp; SMBCSR_EEPROM_PRESENT) == 0) {
+		if (error != 0 &amp;&amp; (bootverbose))
+			device_printf(sc-&gt;jme_dev,
+			    &quot;ethernet hardware address not found in EEPROM.\n&quot;);
+		jme_reg_macaddr(sc);
+	}
+
+	/*
+	 * Save PHY address.
+	 * Integrated JR0211 has fixed PHY address whereas FPGA version
+	 * requires PHY probing to get correct PHY address.
+	 */
+	if ((sc-&gt;jme_flags &amp; JME_FLAG_FPGA) == 0) {
+		sc-&gt;jme_phyaddr = CSR_READ_4(sc, JME_GPREG0) &amp;
+		    GPREG0_PHY_ADDR_MASK;
+		if (bootverbose)
+			device_printf(dev, &quot;PHY is at address %d.\n&quot;,
+			    sc-&gt;jme_phyaddr);
+	} else
+		sc-&gt;jme_phyaddr = 0;
+
+	/* Set max allowable DMA size. */
+	if (pci_find_extcap(dev, PCIY_EXPRESS, &amp;i) == 0) {
+		sc-&gt;jme_flags |= JME_FLAG_PCIE;
+		burst = pci_read_config(dev, i + 0x08, 2);
+		if (bootverbose) {
+			device_printf(dev, &quot;Read request size : %d bytes.\n&quot;,
+			    128 &lt;&lt; ((burst &gt;&gt; 12) &amp; 0x07));
+			device_printf(dev, &quot;TLP payload size : %d bytes.\n&quot;,
+			    128 &lt;&lt; ((burst &gt;&gt; 5) &amp; 0x07));
+		}
+		switch ((burst &gt;&gt; 12) &amp; 0x07) {
+		case 0:
+			sc-&gt;jme_tx_dma_size = TXCSR_DMA_SIZE_128;
+			break;
+		case 1:
+			sc-&gt;jme_tx_dma_size = TXCSR_DMA_SIZE_256;
+			break;
+		default:
+			sc-&gt;jme_tx_dma_size = TXCSR_DMA_SIZE_512;
+			break;
+		}
+		sc-&gt;jme_rx_dma_size = RXCSR_DMA_SIZE_128;
+	} else {
+		sc-&gt;jme_tx_dma_size = TXCSR_DMA_SIZE_512;
+		sc-&gt;jme_rx_dma_size = RXCSR_DMA_SIZE_128;
+	}
+	/* Create coalescing sysctl node. */
+	jme_sysctl_node(sc);
+	if ((error = jme_dma_alloc(sc) != 0))
+		goto fail;
+
+	ifp = sc-&gt;jme_ifp = if_alloc(IFT_ETHER);
+	if (ifp == NULL) {
+		device_printf(dev, &quot;cannot allocate ifnet structure.\n&quot;);
+		error = ENXIO;
+		goto fail;
+	}
+
+	ifp-&gt;if_softc = sc;
+	if_initname(ifp, device_get_name(dev), device_get_unit(dev));
+	ifp-&gt;if_flags = IFF_BROADCAST | IFF_SIMPLEX | IFF_MULTICAST;
+	ifp-&gt;if_ioctl = jme_ioctl;
+	ifp-&gt;if_start = jme_start;
+	ifp-&gt;if_init = jme_init;
+	ifp-&gt;if_snd.ifq_drv_maxlen = JME_TX_RING_CNT - 1;
+	IFQ_SET_MAXLEN(&amp;ifp-&gt;if_snd, ifp-&gt;if_snd.ifq_drv_maxlen);
+	IFQ_SET_READY(&amp;ifp-&gt;if_snd);
+	/* JMC250 supports Tx/Rx checksum offload as well as TSO. */
+	ifp-&gt;if_capabilities = IFCAP_HWCSUM | IFCAP_TSO4;
+	ifp-&gt;if_hwassist = JME_CSUM_FEATURES | CSUM_TSO;
+	if (pci_find_extcap(dev, PCIY_PMG, &amp;pmc) == 0) {
+		sc-&gt;jme_flags |= JME_FLAG_PMCAP;
+		ifp-&gt;if_capabilities |= IFCAP_WOL_MAGIC;
+	}
+	ifp-&gt;if_capenable = ifp-&gt;if_capabilities;
+
+	/* Set up MII bus. */
+	if ((error = mii_phy_probe(dev, &amp;sc-&gt;jme_miibus, jme_mediachange,
+	    jme_mediastatus)) != 0) {
+		device_printf(dev, &quot;no PHY found!\n&quot;);
+		goto fail;
+	}
+
+	/*
+	 * Force PHY to FPGA mode.
+	 */
+	if ((sc-&gt;jme_flags &amp; JME_FLAG_FPGA) != 0) {
+		mii = device_get_softc(sc-&gt;jme_miibus);
+		if (mii-&gt;mii_instance != 0) {
+			LIST_FOREACH(miisc, &amp;mii-&gt;mii_phys, mii_list) {
+				if (miisc-&gt;mii_phy != 0) {
+					sc-&gt;jme_phyaddr = miisc-&gt;mii_phy;
+					break;
+				}
+			}
+			if (sc-&gt;jme_phyaddr != 0) {
+				device_printf(sc-&gt;jme_dev,
+				    &quot;FPGA PHY is at %d\n&quot;, sc-&gt;jme_phyaddr);
+				/* vendor magic. */
+				jme_miibus_writereg(dev, sc-&gt;jme_phyaddr, 27,
+				    0x0004);
+			}
+		}
+	}
+
+	ether_ifattach(ifp, sc-&gt;jme_eaddr);
+
+	/* VLAN capability setup */
+	ifp-&gt;if_capabilities |= IFCAP_VLAN_MTU | IFCAP_VLAN_HWTAGGING |
+	    IFCAP_VLAN_HWCSUM;
+	ifp-&gt;if_capenable = ifp-&gt;if_capabilities;
+
+	/* Tell the upper layer(s) we support long frames. */
+	ifp-&gt;if_data.ifi_hdrlen = sizeof(struct ether_vlan_header);
+
+	/* Create local taskq. */
+	TASK_INIT(&amp;sc-&gt;jme_tx_task, 1, jme_tx_task, ifp);
+	sc-&gt;jme_tq = taskqueue_create_fast(&quot;jme_taskq&quot;, M_WAITOK,
+	    taskqueue_thread_enqueue, &amp;sc-&gt;jme_tq);
+	if (sc-&gt;jme_tq == NULL) {
+		device_printf(dev, &quot;could not create taskqueue.\n&quot;);
+		ether_ifdetach(ifp);
+		error = ENXIO;
+		goto fail;
+	}
+	taskqueue_start_threads(&amp;sc-&gt;jme_tq, 1, PI_NET, &quot;%s taskq&quot;,
+	    device_get_nameunit(sc-&gt;jme_dev));
+
+	if ((sc-&gt;jme_flags &amp; JME_FLAG_MSIX) != 0)
+		msic = JME_MSIX_MESSAGES;
+	else if ((sc-&gt;jme_flags &amp; JME_FLAG_MSI) != 0)
+		msic = JME_MSI_MESSAGES;
+	else
+		msic = 1;
+	for (i = 0; i &lt; msic; i++) {
+		error = bus_setup_intr(dev, sc-&gt;jme_irq[i],
+		    INTR_TYPE_NET | INTR_MPSAFE, jme_intr, NULL, sc,
+		    &amp;sc-&gt;jme_intrhand[i]);
+		if (error != 0)
+			break;
+	}
+
+	if (error != 0) {
+		device_printf(dev, &quot;could not set up interrupt handler.\n&quot;);
+		taskqueue_free(sc-&gt;jme_tq);
+		sc-&gt;jme_tq = NULL;
+		ether_ifdetach(ifp);
+		goto fail;
+	}
+
+fail:
+	if (error != 0)
+		jme_detach(dev);
+
+	return (error);
+}
+
+static int
+jme_detach(device_t dev)
+{
+	struct jme_softc *sc;
+	struct ifnet *ifp;
+	int i, msic;
+
+	sc = device_get_softc(dev);
+
+	ifp = sc-&gt;jme_ifp;
+	if (device_is_attached(dev)) {
+		JME_LOCK(sc);
+		sc-&gt;jme_flags |= JME_FLAG_DETACH;
+		jme_stop(sc);
+		JME_UNLOCK(sc);
+		callout_drain(&amp;sc-&gt;jme_tick_ch);
+		taskqueue_drain(sc-&gt;jme_tq, &amp;sc-&gt;jme_int_task);
+		taskqueue_drain(sc-&gt;jme_tq, &amp;sc-&gt;jme_tx_task);
+		taskqueue_drain(taskqueue_swi, &amp;sc-&gt;jme_link_task);
+		ether_ifdetach(ifp);
+	}
+
+	if (sc-&gt;jme_tq != NULL) {
+		taskqueue_drain(sc-&gt;jme_tq, &amp;sc-&gt;jme_int_task);
+		taskqueue_free(sc-&gt;jme_tq);
+		sc-&gt;jme_tq = NULL;
+	}
+
+	if (sc-&gt;jme_miibus != NULL) {
+		device_delete_child(dev, sc-&gt;jme_miibus);
+		sc-&gt;jme_miibus = NULL;
+	}
+	bus_generic_detach(dev);
+	jme_dma_free(sc);
+
+	if (ifp != NULL) {
+		if_free(ifp);
+		sc-&gt;jme_ifp = NULL;
+	}
+
+	msic = 1;
+	if ((sc-&gt;jme_flags &amp; JME_FLAG_MSIX) != 0)
+		msic = JME_MSIX_MESSAGES;
+	else if ((sc-&gt;jme_flags &amp; JME_FLAG_MSI) != 0)
+		msic = JME_MSI_MESSAGES;
+	else
+		msic = 1;
+	for (i = 0; i &lt; msic; i++) {
+		if (sc-&gt;jme_intrhand[i] != NULL) {
+			bus_teardown_intr(dev, sc-&gt;jme_irq[i],
+			    sc-&gt;jme_intrhand[i]);
+			sc-&gt;jme_intrhand[i] = NULL;
+		}
+	}
+
+	bus_release_resources(dev, sc-&gt;jme_irq_spec, sc-&gt;jme_irq);
+	if ((sc-&gt;jme_flags &amp; (JME_FLAG_MSIX | JME_FLAG_MSI)) != 0)
+		pci_release_msi(dev);
+	bus_release_resources(dev, sc-&gt;jme_res_spec, sc-&gt;jme_res);
+	mtx_destroy(&amp;sc-&gt;jme_mtx);
+
+	return (0);
+}
+
+#define	JME_SYSCTL_STAT_ADD32(c, h, n, p, d)	\
+	    SYSCTL_ADD_UINT(c, h, OID_AUTO, n, CTLFLAG_RD, p, 0, d)
+
+static void
+jme_sysctl_node(struct jme_softc *sc)
+{
+	struct sysctl_ctx_list *ctx;
+	struct sysctl_oid_list *child, *parent;
+	struct sysctl_oid *tree;
+	struct jme_hw_stats *stats;
+	int error;
+
+	stats = &amp;sc-&gt;jme_stats;
+	ctx = device_get_sysctl_ctx(sc-&gt;jme_dev);
+	child = SYSCTL_CHILDREN(device_get_sysctl_tree(sc-&gt;jme_dev));
+
+	SYSCTL_ADD_PROC(ctx, child, OID_AUTO, &quot;tx_coal_to&quot;,
+	    CTLTYPE_INT | CTLFLAG_RW, &amp;sc-&gt;jme_tx_coal_to, 0,
+	    sysctl_hw_jme_tx_coal_to, &quot;I&quot;, &quot;jme tx coalescing timeout&quot;);
+
+	SYSCTL_ADD_PROC(ctx, child, OID_AUTO, &quot;tx_coal_pkt&quot;,
+	    CTLTYPE_INT | CTLFLAG_RW, &amp;sc-&gt;jme_tx_coal_pkt, 0,
+	    sysctl_hw_jme_tx_coal_pkt, &quot;I&quot;, &quot;jme tx coalescing packet&quot;);
+
+	SYSCTL_ADD_PROC(ctx, child, OID_AUTO, &quot;rx_coal_to&quot;,
+	    CTLTYPE_INT | CTLFLAG_RW, &amp;sc-&gt;jme_rx_coal_to, 0,
+	    sysctl_hw_jme_rx_coal_to, &quot;I&quot;, &quot;jme rx coalescing timeout&quot;);
+
+	SYSCTL_ADD_PROC(ctx, child, OID_AUTO, &quot;rx_coal_pkt&quot;,
+	    CTLTYPE_INT | CTLFLAG_RW, &amp;sc-&gt;jme_rx_coal_pkt, 0,
+	    sysctl_hw_jme_rx_coal_pkt, &quot;I&quot;, &quot;jme rx coalescing packet&quot;);
+
+	SYSCTL_ADD_PROC(ctx, child, OID_AUTO, &quot;process_limit&quot;,
+	    CTLTYPE_INT | CTLFLAG_RW, &amp;sc-&gt;jme_process_limit, 0,
+	    sysctl_hw_jme_proc_limit, &quot;I&quot;,
+	    &quot;max number of Rx events to process&quot;);
+
+	/* Pull in device tunables. */
+	sc-&gt;jme_process_limit = JME_PROC_DEFAULT;
+	error = resource_int_value(device_get_name(sc-&gt;jme_dev),
+	    device_get_unit(sc-&gt;jme_dev), &quot;process_limit&quot;,
+	    &amp;sc-&gt;jme_process_limit);
+	if (error == 0) {
+		if (sc-&gt;jme_process_limit &lt; JME_PROC_MIN ||
+		    sc-&gt;jme_process_limit &gt; JME_PROC_MAX) {
+			device_printf(sc-&gt;jme_dev,
+			    &quot;process_limit value out of range; &quot;
+			    &quot;using default: %d\n&quot;, JME_PROC_DEFAULT);
+			sc-&gt;jme_process_limit = JME_PROC_DEFAULT;
+		}
+	}
+
+	sc-&gt;jme_tx_coal_to = PCCTX_COAL_TO_DEFAULT;
+	error = resource_int_value(device_get_name(sc-&gt;jme_dev),
+	    device_get_unit(sc-&gt;jme_dev), &quot;tx_coal_to&quot;, &amp;sc-&gt;jme_tx_coal_to);
+	if (error == 0) {
+		if (sc-&gt;jme_tx_coal_to &lt; PCCTX_COAL_TO_MIN ||
+		    sc-&gt;jme_tx_coal_to &gt; PCCTX_COAL_TO_MAX) {
+			device_printf(sc-&gt;jme_dev,
+			    &quot;tx_coal_to value out of range; &quot;
+			    &quot;using default: %d\n&quot;, PCCTX_COAL_TO_DEFAULT);
+			sc-&gt;jme_tx_coal_to = PCCTX_COAL_TO_DEFAULT;
+		}
+	}
+
+	sc-&gt;jme_tx_coal_pkt = PCCTX_COAL_PKT_DEFAULT;
+	error = resource_int_value(device_get_name(sc-&gt;jme_dev),
+	    device_get_unit(sc-&gt;jme_dev), &quot;tx_coal_pkt&quot;, &amp;sc-&gt;jme_tx_coal_to);
+	if (error == 0) {
+		if (sc-&gt;jme_tx_coal_pkt &lt; PCCTX_COAL_PKT_MIN ||
+		    sc-&gt;jme_tx_coal_pkt &gt; PCCTX_COAL_PKT_MAX) {
+			device_printf(sc-&gt;jme_dev,
+			    &quot;tx_coal_pkt value out of range; &quot;
+			    &quot;using default: %d\n&quot;, PCCTX_COAL_PKT_DEFAULT);
+			sc-&gt;jme_tx_coal_pkt = PCCTX_COAL_PKT_DEFAULT;
+		}
+	}
+
+	sc-&gt;jme_rx_coal_to = PCCRX_COAL_TO_DEFAULT;
+	error = resource_int_value(device_get_name(sc-&gt;jme_dev),
+	    device_get_unit(sc-&gt;jme_dev), &quot;rx_coal_to&quot;, &amp;sc-&gt;jme_rx_coal_to);
+	if (error == 0) {
+		if (sc-&gt;jme_rx_coal_to &lt; PCCRX_COAL_TO_MIN ||
+		    sc-&gt;jme_rx_coal_to &gt; PCCRX_COAL_TO_MAX) {
+			device_printf(sc-&gt;jme_dev,
+			    &quot;rx_coal_to value out of range; &quot;
+			    &quot;using default: %d\n&quot;, PCCRX_COAL_TO_DEFAULT);
+			sc-&gt;jme_rx_coal_to = PCCRX_COAL_TO_DEFAULT;
+		}
+	}
+
+	sc-&gt;jme_rx_coal_pkt = PCCRX_COAL_PKT_DEFAULT;
+	error = resource_int_value(device_get_name(sc-&gt;jme_dev),
+	    device_get_unit(sc-&gt;jme_dev), &quot;rx_coal_pkt&quot;, &amp;sc-&gt;jme_rx_coal_to);
+	if (error == 0) {
+		if (sc-&gt;jme_rx_coal_pkt &lt; PCCRX_COAL_PKT_MIN ||
+		    sc-&gt;jme_rx_coal_pkt &gt; PCCRX_COAL_PKT_MAX) {
+			device_printf(sc-&gt;jme_dev,
+			    &quot;tx_coal_pkt value out of range; &quot;
+			    &quot;using default: %d\n&quot;, PCCRX_COAL_PKT_DEFAULT);
+			sc-&gt;jme_rx_coal_pkt = PCCRX_COAL_PKT_DEFAULT;
+		}

[... truncated: 4105 lines follow ...]

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="014746.html">[Haiku-commits] r29443 - in haiku/trunk: headers/os/interface	src/kits/interface
</A></li>
	<LI>Next message: <A HREF="014748.html">[Haiku-commits] r29445 - in	haiku/trunk/src/add-ons/kernel/drivers/network: . jmicron2x0	jmicron2x0/dev jmicron2x0/dev/jme jmicron2x0/dev/mii
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#14747">[ date ]</a>
              <a href="thread.html#14747">[ thread ]</a>
              <a href="subject.html#14747">[ subject ]</a>
              <a href="author.html#14747">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
