ARM GAS  /tmp/cc4QFXRJ.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 6
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_cfft_radix4_init_f32.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_cfft_radix4_init_f32,"ax",%progbits
  17              		.align	1
  18              		.global	arm_cfft_radix4_init_f32
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv5-d16
  25              	arm_cfft_radix4_init_f32:
  26              	.LFB145:
  27              		.file 1 "./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c"
   1:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Title:        arm_cfft_radix4_init_f32.c
   4:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Description:  Radix-4 Decimation in Frequency Floating-point CFFT & CIFFT Initialization functio
   5:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   6:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
   9:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /*
  12:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  14:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  16:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  20:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  *
  22:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  28:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  29:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "arm_math.h"
  30:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** #include "arm_common_tables.h"
  31:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
ARM GAS  /tmp/cc4QFXRJ.s 			page 2


  32:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  33:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @ingroup groupTransforms
  34:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  35:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  36:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  37:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @addtogroup ComplexFFT
  38:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @{
  39:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  40:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  41:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** /**
  42:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @brief         Initialization function for the floating-point CFFT/CIFFT.
  43:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @deprecated    Do not use this function. It has been superceded by \ref arm_cfft_f32 and will be 
  44:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in,out] S              points to an instance of the floating-point CFFT/CIFFT structure
  45:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     fftLen         length of the FFT
  46:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     ifftFlag       flag that selects transform direction
  47:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 0: forward transform
  48:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 1: inverse transform
  49:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @param[in]     bitReverseFlag flag that enables / disables bit reversal of output
  50:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 0: disables bit reversal of output
  51:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - value = 1: enables bit reversal of output
  52:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @return        execution status
  53:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - \ref ARM_MATH_SUCCESS        : Operation successful
  54:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    - \ref ARM_MATH_ARGUMENT_ERROR : <code>fftLen</code> is not a supported length
  55:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  56:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par           Details
  57:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>ifftFlag</code> controls whether a forward or inverse transf
  58:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    Set(=1) ifftFlag for calculation of CIFFT otherwise  CFFT is calculated
  59:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  60:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>bitReverseFlag</code> controls whether output is in normal o
  61:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    Set(=1) bitReverseFlag for output to be in normal order otherwise output is in b
  62:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  63:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    The parameter <code>fftLen</code> Specifies length of CFFT/CIFFT process. Suppor
  64:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   @par
  65:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****                    This Function also initializes Twiddle factor table pointer and Bit reversal tab
  66:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****  */
  67:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  68:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** arm_status arm_cfft_radix4_init_f32(
  69:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_cfft_radix4_instance_f32 * S,
  70:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint16_t fftLen,
  71:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t ifftFlag,
  72:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   uint8_t bitReverseFlag)
  73:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** {
  28              		.loc 1 73 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 16
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 24
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc4QFXRJ.s 			page 3


  43 0006 7860     		str	r0, [r7, #4]
  44 0008 0846     		mov	r0, r1
  45 000a 1146     		mov	r1, r2
  46 000c 1A46     		mov	r2, r3
  47 000e 0346     		mov	r3, r0	@ movhi
  48 0010 7B80     		strh	r3, [r7, #2]	@ movhi
  49 0012 0B46     		mov	r3, r1
  50 0014 7B70     		strb	r3, [r7, #1]
  51 0016 1346     		mov	r3, r2
  52 0018 3B70     		strb	r3, [r7]
  74:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the default arm status */
  75:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   arm_status status = ARM_MATH_SUCCESS;
  53              		.loc 1 75 14
  54 001a 0023     		movs	r3, #0
  55 001c FB73     		strb	r3, [r7, #15]
  76:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  77:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the FFT length */
  78:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->fftLen = fftLen;
  56              		.loc 1 78 13
  57 001e 7B68     		ldr	r3, [r7, #4]
  58 0020 7A88     		ldrh	r2, [r7, #2]	@ movhi
  59 0022 1A80     		strh	r2, [r3]	@ movhi
  79:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  80:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Twiddle coefficient pointer */
  81:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->pTwiddle = (float32_t *) twiddleCoef;
  60              		.loc 1 81 15
  61 0024 7B68     		ldr	r3, [r7, #4]
  62 0026 3A4A     		ldr	r2, .L10
  63 0028 5A60     		str	r2, [r3, #4]
  82:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  83:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for selection of CFFT or CIFFT */
  84:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->ifftFlag = ifftFlag;
  64              		.loc 1 84 15
  65 002a 7B68     		ldr	r3, [r7, #4]
  66 002c 7A78     		ldrb	r2, [r7, #1]
  67 002e 9A70     		strb	r2, [r3, #2]
  85:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  86:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initialise the Flag for calculation Bit reversal or not */
  87:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   S->bitReverseFlag = bitReverseFlag;
  68              		.loc 1 87 21
  69 0030 7B68     		ldr	r3, [r7, #4]
  70 0032 3A78     		ldrb	r2, [r7]
  71 0034 DA70     		strb	r2, [r3, #3]
  88:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  89:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   /*  Initializations of structure parameters depending on the FFT length */
  90:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   switch (S->fftLen)
  72              		.loc 1 90 12
  73 0036 7B68     		ldr	r3, [r7, #4]
  74 0038 1B88     		ldrh	r3, [r3]
  75              		.loc 1 90 3
  76 003a B3F5805F 		cmp	r3, #4096
  77 003e 13D0     		beq	.L2
  78 0040 B3F5805F 		cmp	r3, #4096
  79 0044 58DC     		bgt	.L3
  80 0046 B3F5806F 		cmp	r3, #1024
  81 004a 1BD0     		beq	.L4
  82 004c B3F5806F 		cmp	r3, #1024
ARM GAS  /tmp/cc4QFXRJ.s 			page 4


  83 0050 52DC     		bgt	.L3
  84 0052 B3F5807F 		cmp	r3, #256
  85 0056 23D0     		beq	.L5
  86 0058 B3F5807F 		cmp	r3, #256
  87 005c 4CDC     		bgt	.L3
  88 005e 102B     		cmp	r3, #16
  89 0060 3AD0     		beq	.L6
  90 0062 402B     		cmp	r3, #64
  91 0064 2AD0     		beq	.L7
  92 0066 47E0     		b	.L3
  93              	.L2:
  91:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   {
  92:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  93:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 4096U:
  94:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 4096 point FFT */
  95:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
  96:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
  97:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 1U;
  94              		.loc 1 97 25
  95 0068 7B68     		ldr	r3, [r7, #4]
  96 006a 0122     		movs	r2, #1
  97 006c 9A81     		strh	r2, [r3, #12]	@ movhi
  98:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
  99:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 1U;
  98              		.loc 1 99 21
  99 006e 7B68     		ldr	r3, [r7, #4]
 100 0070 0122     		movs	r2, #1
 101 0072 DA81     		strh	r2, [r3, #14]	@ movhi
 100:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 101:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) armBitRevTable;
 102              		.loc 1 101 21
 103 0074 7B68     		ldr	r3, [r7, #4]
 104 0076 274A     		ldr	r2, .L10+4
 105 0078 9A60     		str	r2, [r3, #8]
 102:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 103:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.000244140625;
 106              		.loc 1 103 20
 107 007a 7B68     		ldr	r3, [r7, #4]
 108 007c 4FF06652 		mov	r2, #964689920
 109 0080 1A61     		str	r2, [r3, #16]	@ float
 104:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 110              		.loc 1 104 5
 111 0082 3CE0     		b	.L8
 112              	.L4:
 105:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 106:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 1024U:
 107:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 1024 point FFT */
 108:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 109:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the twiddle coef modifier value */
 110:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 4U;
 113              		.loc 1 110 25
 114 0084 7B68     		ldr	r3, [r7, #4]
 115 0086 0422     		movs	r2, #4
 116 0088 9A81     		strh	r2, [r3, #12]	@ movhi
 111:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table modifier */
 112:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 4U;
 117              		.loc 1 112 21
ARM GAS  /tmp/cc4QFXRJ.s 			page 5


 118 008a 7B68     		ldr	r3, [r7, #4]
 119 008c 0422     		movs	r2, #4
 120 008e DA81     		strh	r2, [r3, #14]	@ movhi
 113:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the bit reversal table pointer */
 114:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[3];
 121              		.loc 1 114 21
 122 0090 7B68     		ldr	r3, [r7, #4]
 123 0092 214A     		ldr	r2, .L10+8
 124 0094 9A60     		str	r2, [r3, #8]
 115:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initialise the 1/fftLen Value */
 116:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0009765625f;
 125              		.loc 1 116 20
 126 0096 7B68     		ldr	r3, [r7, #4]
 127 0098 4FF06A52 		mov	r2, #981467136
 128 009c 1A61     		str	r2, [r3, #16]	@ float
 117:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 129              		.loc 1 117 5
 130 009e 2EE0     		b	.L8
 131              	.L5:
 118:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 119:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 120:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 256U:
 121:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 256 point FFT */
 122:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 16U;
 132              		.loc 1 122 25
 133 00a0 7B68     		ldr	r3, [r7, #4]
 134 00a2 1022     		movs	r2, #16
 135 00a4 9A81     		strh	r2, [r3, #12]	@ movhi
 123:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 16U;
 136              		.loc 1 123 21
 137 00a6 7B68     		ldr	r3, [r7, #4]
 138 00a8 1022     		movs	r2, #16
 139 00aa DA81     		strh	r2, [r3, #14]	@ movhi
 124:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[15];
 140              		.loc 1 124 21
 141 00ac 7B68     		ldr	r3, [r7, #4]
 142 00ae 1B4A     		ldr	r2, .L10+12
 143 00b0 9A60     		str	r2, [r3, #8]
 125:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.00390625f;
 144              		.loc 1 125 20
 145 00b2 7B68     		ldr	r3, [r7, #4]
 146 00b4 4FF06E52 		mov	r2, #998244352
 147 00b8 1A61     		str	r2, [r3, #16]	@ float
 126:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 148              		.loc 1 126 5
 149 00ba 20E0     		b	.L8
 150              	.L7:
 127:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 128:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 64U:
 129:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 64 point FFT */
 130:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 64U;
 151              		.loc 1 130 25
 152 00bc 7B68     		ldr	r3, [r7, #4]
 153 00be 4022     		movs	r2, #64
 154 00c0 9A81     		strh	r2, [r3, #12]	@ movhi
 131:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 64U;
 155              		.loc 1 131 21
ARM GAS  /tmp/cc4QFXRJ.s 			page 6


 156 00c2 7B68     		ldr	r3, [r7, #4]
 157 00c4 4022     		movs	r2, #64
 158 00c6 DA81     		strh	r2, [r3, #14]	@ movhi
 132:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[63];
 159              		.loc 1 132 21
 160 00c8 7B68     		ldr	r3, [r7, #4]
 161 00ca 154A     		ldr	r2, .L10+16
 162 00cc 9A60     		str	r2, [r3, #8]
 133:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.015625f;
 163              		.loc 1 133 20
 164 00ce 7B68     		ldr	r3, [r7, #4]
 165 00d0 4FF07252 		mov	r2, #1015021568
 166 00d4 1A61     		str	r2, [r3, #16]	@ float
 134:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 167              		.loc 1 134 5
 168 00d6 12E0     		b	.L8
 169              	.L6:
 135:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 136:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   case 16U:
 137:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Initializations of structure parameters for 16 point FFT */
 138:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->twidCoefModifier = 256U;
 170              		.loc 1 138 25
 171 00d8 7B68     		ldr	r3, [r7, #4]
 172 00da 4FF48072 		mov	r2, #256
 173 00de 9A81     		strh	r2, [r3, #12]	@ movhi
 139:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->bitRevFactor = 256U;
 174              		.loc 1 139 21
 175 00e0 7B68     		ldr	r3, [r7, #4]
 176 00e2 4FF48072 		mov	r2, #256
 177 00e6 DA81     		strh	r2, [r3, #14]	@ movhi
 140:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->pBitRevTable = (uint16_t *) & armBitRevTable[255];
 178              		.loc 1 140 21
 179 00e8 7B68     		ldr	r3, [r7, #4]
 180 00ea 0E4A     		ldr	r2, .L10+20
 181 00ec 9A60     		str	r2, [r3, #8]
 141:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     S->onebyfftLen = 0.0625f;
 182              		.loc 1 141 20
 183 00ee 7B68     		ldr	r3, [r7, #4]
 184 00f0 4FF07652 		mov	r2, #1031798784
 185 00f4 1A61     		str	r2, [r3, #16]	@ float
 142:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 186              		.loc 1 142 5
 187 00f6 02E0     		b	.L8
 188              	.L3:
 143:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 144:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 145:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   default:
 146:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     /*  Reporting argument error if fftSize is not valid value */
 147:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     status = ARM_MATH_ARGUMENT_ERROR;
 189              		.loc 1 147 12
 190 00f8 FF23     		movs	r3, #255
 191 00fa FB73     		strb	r3, [r7, #15]
 148:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****     break;
 192              		.loc 1 148 5
 193 00fc 00BF     		nop
 194              	.L8:
 149:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   }
ARM GAS  /tmp/cc4QFXRJ.s 			page 7


 150:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** 
 151:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c ****   return (status);
 195              		.loc 1 151 10
 196 00fe 97F90F30 		ldrsb	r3, [r7, #15]
 152:./Libraries/CMSIS/DSP/Source/TransformFunctions/arm_cfft_radix4_init_f32.c **** }
 197              		.loc 1 152 1
 198 0102 1846     		mov	r0, r3
 199 0104 1437     		adds	r7, r7, #20
 200              	.LCFI3:
 201              		.cfi_def_cfa_offset 4
 202 0106 BD46     		mov	sp, r7
 203              	.LCFI4:
 204              		.cfi_def_cfa_register 13
 205              		@ sp needed
 206 0108 5DF8047B 		ldr	r7, [sp], #4
 207              	.LCFI5:
 208              		.cfi_restore 7
 209              		.cfi_def_cfa_offset 0
 210 010c 7047     		bx	lr
 211              	.L11:
 212 010e 00BF     		.align	2
 213              	.L10:
 214 0110 00000000 		.word	twiddleCoef_4096
 215 0114 00000000 		.word	armBitRevTable
 216 0118 06000000 		.word	armBitRevTable+6
 217 011c 1E000000 		.word	armBitRevTable+30
 218 0120 7E000000 		.word	armBitRevTable+126
 219 0124 FE010000 		.word	armBitRevTable+510
 220              		.cfi_endproc
 221              	.LFE145:
 223              		.text
 224              	.Letext0:
 225              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 226              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 227              		.file 4 "/usr/include/newlib/sys/_types.h"
 228              		.file 5 "/usr/include/newlib/sys/reent.h"
 229              		.file 6 "/usr/include/newlib/sys/lock.h"
 230              		.file 7 "/usr/include/newlib/math.h"
 231              		.file 8 "./Libraries/CMSIS/DSP/Include/arm_math.h"
 232              		.file 9 "./Libraries/CMSIS/DSP/Include/arm_common_tables.h"
ARM GAS  /tmp/cc4QFXRJ.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_cfft_radix4_init_f32.c
     /tmp/cc4QFXRJ.s:17     .text.arm_cfft_radix4_init_f32:0000000000000000 $t
     /tmp/cc4QFXRJ.s:25     .text.arm_cfft_radix4_init_f32:0000000000000000 arm_cfft_radix4_init_f32
     /tmp/cc4QFXRJ.s:214    .text.arm_cfft_radix4_init_f32:0000000000000110 $d

UNDEFINED SYMBOLS
twiddleCoef_4096
armBitRevTable
