Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Jan 10 17:20:02 2018
| Host         : pc-b043a-10 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dsed_audio_timing_summary_routed.rpt -rpx dsed_audio_timing_summary_routed.rpx
| Design       : dsed_audio
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     69.774        0.000                      0                 2888        0.089        0.000                      0                 2888        3.000        0.000                       0                   458  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100MHz            {0.000 5.000}      10.000          100.000         
  clk_out1_clk_12MHz  {0.000 41.667}     83.333          12.000          
  clkfbout_clk_12MHz  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_12MHz       69.774        0.000                      0                 2888        0.089        0.000                      0                 2888       41.167        0.000                       0                   454  
  clkfbout_clk_12MHz                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_12MHz
  To Clock:  clk_out1_clk_12MHz

Setup :            0  Failing Endpoints,  Worst Slack       69.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.774ns  (required time - arrival time)
  Source:                 CONTR/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        13.069ns  (logic 0.828ns (6.336%)  route 12.241ns (93.664%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.266ns = ( 82.067 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.625    -0.915    CONTR/clk_out1
    SLICE_X57Y92         FDCE                                         r  CONTR/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  CONTR/FSM_sequential_state_reg[4]/Q
                         net (fo=29, routed)          1.370     0.911    CONTR/state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.035 r  CONTR/MEM_i_1/O
                         net (fo=142, routed)         0.673     1.708    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__3/i_/O
                         net (fo=17, routed)          9.281    11.112    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ENA
    SLICE_X72Y172        LUT3 (Prop_lut3_I2_O)        0.124    11.236 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_67/O
                         net (fo=1, routed)           0.918    12.154    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_36
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.754    82.067    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y37         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.548    
                         clock uncertainty           -0.176    82.371    
    RAMB36_X2Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.928    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.928    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                 69.774    

Slack (MET) :             69.888ns  (required time - arrival time)
  Source:                 CONTR/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        12.946ns  (logic 0.828ns (6.396%)  route 12.118ns (93.604%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 82.058 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.625    -0.915    CONTR/clk_out1
    SLICE_X57Y92         FDCE                                         r  CONTR/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  CONTR/FSM_sequential_state_reg[4]/Q
                         net (fo=29, routed)          1.370     0.911    CONTR/state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.035 r  CONTR/MEM_i_1/O
                         net (fo=142, routed)         0.673     1.708    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__3/i_/O
                         net (fo=17, routed)          9.278    11.110    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    SLICE_X72Y172        LUT3 (Prop_lut3_I2_O)        0.124    11.234 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_63/O
                         net (fo=1, routed)           0.797    12.031    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_34
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.745    82.058    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y35         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    82.539    
                         clock uncertainty           -0.176    82.362    
    RAMB36_X2Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.919    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.919    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                 69.888    

Slack (MET) :             70.631ns  (required time - arrival time)
  Source:                 MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/PWM_P/buf_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        12.257ns  (logic 3.254ns (26.548%)  route 9.003ns (73.452%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 81.822 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.862    -0.678    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.350 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.415    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.840 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           5.794     6.634    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X60Y135        LUT6 (Prop_lut6_I1_O)        0.124     6.758 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.758    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X60Y135        MUXF7 (Prop_muxf7_I1_O)      0.214     6.972 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=5, routed)           1.725     8.697    AUD_INT/PWM_P/douta[4]
    SLICE_X58Y97         LUT6 (Prop_lut6_I5_O)        0.297     8.994 r  AUD_INT/PWM_P/next_buf_aux1_carry_i_11/O
                         net (fo=1, routed)           0.658     9.653    AUD_INT/PWM_P/next_buf_aux1_carry_i_11_n_0
    SLICE_X58Y97         LUT4 (Prop_lut4_I3_O)        0.124     9.777 r  AUD_INT/PWM_P/next_buf_aux1_carry_i_2/O
                         net (fo=1, routed)           0.331    10.108    AUD_INT/PWM_P/next_buf_aux1_carry_i_2_n_0
    SLICE_X59Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.506 r  AUD_INT/PWM_P/next_buf_aux1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.506    AUD_INT/PWM_P/next_buf_aux1_carry_n_0
    SLICE_X59Y96         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.777 r  AUD_INT/PWM_P/next_buf_aux1_carry__0/CO[0]
                         net (fo=1, routed)           0.429    11.206    AUD_INT/PWM_P/next_buf_aux1_carry__0_n_3
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.373    11.579 r  AUD_INT/PWM_P/buf_aux_i_1/O
                         net (fo=1, routed)           0.000    11.579    AUD_INT/PWM_P/next_buf_aux
    SLICE_X58Y96         FDCE                                         r  AUD_INT/PWM_P/buf_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.509    81.822    AUD_INT/PWM_P/clk_out1
    SLICE_X58Y96         FDCE                                         r  AUD_INT/PWM_P/buf_aux_reg/C
                         clock pessimism              0.487    82.310    
                         clock uncertainty           -0.176    82.133    
    SLICE_X58Y96         FDCE (Setup_fdce_C_D)        0.077    82.210    AUD_INT/PWM_P/buf_aux_reg
  -------------------------------------------------------------------
                         required time                         82.210    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                 70.631    

Slack (MET) :             71.571ns  (required time - arrival time)
  Source:                 CONTR/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        11.268ns  (logic 0.704ns (6.248%)  route 10.564ns (93.752%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 82.063 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.625    -0.915    CONTR/clk_out1
    SLICE_X57Y92         FDCE                                         r  CONTR/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  CONTR/FSM_sequential_state_reg[4]/Q
                         net (fo=29, routed)          1.370     0.911    CONTR/state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.035 r  CONTR/MEM_i_1/O
                         net (fo=142, routed)         0.673     1.708    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__3/i_/O
                         net (fo=17, routed)          8.521    10.353    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.750    82.063    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y36         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.544    
                         clock uncertainty           -0.176    82.367    
    RAMB36_X2Y36         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.924    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.924    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                 71.571    

Slack (MET) :             71.789ns  (required time - arrival time)
  Source:                 CONTR/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        11.153ns  (logic 0.580ns (5.200%)  route 10.573ns (94.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.625    -0.915    CONTR/clk_out1
    SLICE_X57Y92         FDCE                                         r  CONTR/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  CONTR/FSM_sequential_state_reg[4]/Q
                         net (fo=29, routed)          1.370     0.911    CONTR/state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.035 r  CONTR/MEM_i_1/O
                         net (fo=142, routed)         9.203    10.238    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.763    82.076    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.027    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         82.027    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                 71.789    

Slack (MET) :             71.938ns  (required time - arrival time)
  Source:                 CONTR/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        10.907ns  (logic 0.704ns (6.455%)  route 10.203ns (93.545%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 82.069 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.625    -0.915    CONTR/clk_out1
    SLICE_X57Y92         FDCE                                         r  CONTR/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  CONTR/FSM_sequential_state_reg[4]/Q
                         net (fo=29, routed)          1.370     0.911    CONTR/state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.035 r  CONTR/MEM_i_1/O
                         net (fo=142, routed)         0.673     1.708    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.124     1.832 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__3/i_/O
                         net (fo=17, routed)          8.160     9.992    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/ENA
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.756    82.069    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y38         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    82.550    
                         clock uncertainty           -0.176    82.373    
    RAMB36_X2Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    81.930    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.930    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 71.938    

Slack (MET) :             71.986ns  (required time - arrival time)
  Source:                 CONTR/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        10.954ns  (logic 0.580ns (5.295%)  route 10.374ns (94.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.625    -0.915    CONTR/clk_out1
    SLICE_X57Y92         FDCE                                         r  CONTR/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.459 r  CONTR/FSM_sequential_state_reg[4]/Q
                         net (fo=29, routed)          1.370     0.911    CONTR/state[4]
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.035 r  CONTR/MEM_i_1/O
                         net (fo=142, routed)         9.004    10.039    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/ena
    RAMB36_X2Y1          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.761    82.074    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    82.025    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         82.025    
                         arrival time                         -10.039    
  -------------------------------------------------------------------
                         slack                                 71.986    

Slack (MET) :             71.988ns  (required time - arrival time)
  Source:                 MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FIR/RUTA/x0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 1.791ns (16.980%)  route 8.757ns (83.020%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 81.824 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.862    -0.678    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     0.350 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     0.415    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/CASCADEINA
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     0.840 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           5.794     6.634    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T_35[0]
    SLICE_X60Y135        LUT6 (Prop_lut6_I1_O)        0.124     6.758 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     6.758    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_2_n_0
    SLICE_X60Y135        MUXF7 (Prop_muxf7_I1_O)      0.214     6.972 r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=5, routed)           2.897     9.869    FIR/RUTA/douta[4]
    SLICE_X63Y94         FDCE                                         r  FIR/RUTA/x0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.511    81.824    FIR/RUTA/CLK
    SLICE_X63Y94         FDCE                                         r  FIR/RUTA/x0_reg[4]/C
                         clock pessimism              0.487    82.312    
                         clock uncertainty           -0.176    82.135    
    SLICE_X63Y94         FDCE (Setup_fdce_C_D)       -0.278    81.857    FIR/RUTA/x0_reg[4]
  -------------------------------------------------------------------
                         required time                         81.857    
                         arrival time                          -9.869    
  -------------------------------------------------------------------
                         slack                                 71.988    

Slack (MET) :             72.080ns  (required time - arrival time)
  Source:                 CONTR/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        10.691ns  (logic 0.580ns (5.425%)  route 10.111ns (94.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 82.076 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.624    -0.916    CONTR/clk_out1
    SLICE_X55Y92         FDCE                                         r  CONTR/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  CONTR/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.814     1.354    CONTR/state[1]
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.478 r  CONTR/MEM_i_2/O
                         net (fo=128, routed)         8.297     9.775    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.763    82.076    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.487    82.564    
                         clock uncertainty           -0.176    82.387    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.855    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         81.855    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 72.080    

Slack (MET) :             72.084ns  (required time - arrival time)
  Source:                 CONTR/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out1_clk_12MHz rise@83.333ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        10.685ns  (logic 0.580ns (5.428%)  route 10.105ns (94.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 82.074 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.916ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.346ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.624    -0.916    CONTR/clk_out1
    SLICE_X55Y92         FDCE                                         r  CONTR/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.460 r  CONTR/FSM_sequential_state_reg[1]/Q
                         net (fo=31, routed)          1.814     1.354    CONTR/state[1]
    SLICE_X60Y87         LUT5 (Prop_lut5_I0_O)        0.124     1.478 r  CONTR/MEM_i_2/O
                         net (fo=128, routed)         8.291     9.769    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y1          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                     83.333    83.333 r  
    E3                                                0.000    83.333 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    83.333    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    84.745 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.906    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    78.583 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    80.222    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    80.313 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         1.761    82.074    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.487    82.562    
                         clock uncertainty           -0.176    82.385    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    81.853    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         81.853    
                         arrival time                          -9.769    
  -------------------------------------------------------------------
                         slack                                 72.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 AUD_INT/FSMD/dato1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/FSMD/dato1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.016%)  route 0.266ns (55.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.569    -0.595    AUD_INT/FSMD/clk_out1
    SLICE_X66Y99         FDCE                                         r  AUD_INT/FSMD/dato1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  AUD_INT/FSMD/dato1_reg[1]/Q
                         net (fo=7, routed)           0.266    -0.165    AUD_INT/FSMD/dato1[1]
    SLICE_X66Y100        LUT6 (Prop_lut6_I4_O)        0.045    -0.120 r  AUD_INT/FSMD/dato1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    AUD_INT/FSMD/dato1_next[2]
    SLICE_X66Y100        FDCE                                         r  AUD_INT/FSMD/dato1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.835    -0.838    AUD_INT/FSMD/clk_out1
    SLICE_X66Y100        FDCE                                         r  AUD_INT/FSMD/dato1_reg[2]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.120    -0.209    AUD_INT/FSMD/dato1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 AUD_INT/FSMD/dato1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/FSMD/dato1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.648%)  route 0.270ns (56.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.569    -0.595    AUD_INT/FSMD/clk_out1
    SLICE_X66Y99         FDCE                                         r  AUD_INT/FSMD/dato1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  AUD_INT/FSMD/dato1_reg[1]/Q
                         net (fo=7, routed)           0.270    -0.161    AUD_INT/FSMD/dato1[1]
    SLICE_X66Y100        LUT6 (Prop_lut6_I2_O)        0.045    -0.116 r  AUD_INT/FSMD/dato1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    AUD_INT/FSMD/dato1_next[3]
    SLICE_X66Y100        FDCE                                         r  AUD_INT/FSMD/dato1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.835    -0.838    AUD_INT/FSMD/clk_out1
    SLICE_X66Y100        FDCE                                         r  AUD_INT/FSMD/dato1_reg[3]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y100        FDCE (Hold_fdce_C_D)         0.121    -0.208    AUD_INT/FSMD/dato1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 AUD_INT/FSMD/dato1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/FSMD/sample_out_aux_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.263%)  route 0.286ns (57.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.563    -0.601    AUD_INT/FSMD/clk_out1
    SLICE_X66Y100        FDCE                                         r  AUD_INT/FSMD/dato1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  AUD_INT/FSMD/dato1_reg[4]/Q
                         net (fo=4, routed)           0.286    -0.152    AUD_INT/FSMD/dato1[4]
    SLICE_X67Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.107 r  AUD_INT/FSMD/sample_out_aux[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    AUD_INT/FSMD/sample_out_aux_next[4]
    SLICE_X67Y99         FDCE                                         r  AUD_INT/FSMD/sample_out_aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.841    -0.832    AUD_INT/FSMD/clk_out1
    SLICE_X67Y99         FDCE                                         r  AUD_INT/FSMD/sample_out_aux_reg[4]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.107    -0.216    AUD_INT/FSMD/sample_out_aux_reg[4]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 AUD_INT/FSMD/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/FSMD/dato1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.618%)  route 0.293ns (58.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.569    -0.595    AUD_INT/FSMD/clk_out1
    SLICE_X66Y97         FDCE                                         r  AUD_INT/FSMD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  AUD_INT/FSMD/state_reg[1]/Q
                         net (fo=34, routed)          0.293    -0.138    AUD_INT/FSMD/state[1]
    SLICE_X66Y101        LUT6 (Prop_lut6_I1_O)        0.045    -0.093 r  AUD_INT/FSMD/dato1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    AUD_INT/FSMD/dato1_next[5]
    SLICE_X66Y101        FDCE                                         r  AUD_INT/FSMD/dato1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.835    -0.838    AUD_INT/FSMD/clk_out1
    SLICE_X66Y101        FDCE                                         r  AUD_INT/FSMD/dato1_reg[5]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y101        FDCE (Hold_fdce_C_D)         0.120    -0.209    AUD_INT/FSMD/dato1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 AUD_INT/FSMD/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/FSMD/dato1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.289%)  route 0.297ns (58.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.569    -0.595    AUD_INT/FSMD/clk_out1
    SLICE_X66Y97         FDCE                                         r  AUD_INT/FSMD/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y97         FDCE (Prop_fdce_C_Q)         0.164    -0.431 r  AUD_INT/FSMD/state_reg[1]/Q
                         net (fo=34, routed)          0.297    -0.134    AUD_INT/FSMD/state[1]
    SLICE_X66Y101        LUT6 (Prop_lut6_I3_O)        0.045    -0.089 r  AUD_INT/FSMD/dato1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    AUD_INT/FSMD/dato1_next[6]
    SLICE_X66Y101        FDCE                                         r  AUD_INT/FSMD/dato1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.835    -0.838    AUD_INT/FSMD/clk_out1
    SLICE_X66Y101        FDCE                                         r  AUD_INT/FSMD/dato1_reg[6]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X66Y101        FDCE (Hold_fdce_C_D)         0.121    -0.208    AUD_INT/FSMD/dato1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 FIR/RUTA/mult_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FIR/RUTA/r1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.568    -0.596    FIR/RUTA/CLK
    SLICE_X63Y95         FDCE                                         r  FIR/RUTA/mult_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  FIR/RUTA/mult_reg[11]/Q
                         net (fo=1, routed)           0.087    -0.368    FIR/CONTR/Q[4]
    SLICE_X62Y95         LUT5 (Prop_lut5_I0_O)        0.045    -0.323 r  FIR/CONTR/r1[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    FIR/RUTA/mult_reg[14]_1[4]
    SLICE_X62Y95         FDCE                                         r  FIR/RUTA/r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.839    -0.834    FIR/RUTA/CLK
    SLICE_X62Y95         FDCE                                         r  FIR/RUTA/r1_reg[4]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X62Y95         FDCE (Hold_fdce_C_D)         0.120    -0.463    FIR/RUTA/r1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FIR/RUTA/x2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            FIR/RUTA/x3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.815%)  route 0.121ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.567    -0.597    FIR/RUTA/CLK
    SLICE_X63Y92         FDCE                                         r  FIR/RUTA/x2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  FIR/RUTA/x2_reg[2]/Q
                         net (fo=2, routed)           0.121    -0.335    FIR/RUTA/x3_reg[7]_0[1]
    SLICE_X64Y91         FDCE                                         r  FIR/RUTA/x3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.839    -0.834    FIR/RUTA/CLK
    SLICE_X64Y91         FDCE                                         r  FIR/RUTA/x3_reg[2]/C
                         clock pessimism              0.275    -0.559    
    SLICE_X64Y91         FDCE (Hold_fdce_C_D)         0.070    -0.489    FIR/RUTA/x3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 AUD_INT/FSMD/sample_out_aux_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.508%)  route 0.713ns (83.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.569    -0.595    AUD_INT/FSMD/clk_out1
    SLICE_X65Y99         FDCE                                         r  AUD_INT/FSMD/sample_out_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  AUD_INT/FSMD/sample_out_aux_reg[2]/Q
                         net (fo=16, routed)          0.713     0.259    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y30         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.962    -0.711    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.509    -0.202    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.094    MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 AUD_INT/FSMD/dato1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/FSMD/dato1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.254ns (44.493%)  route 0.317ns (55.507%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.563    -0.601    AUD_INT/FSMD/clk_out1
    SLICE_X66Y101        FDCE                                         r  AUD_INT/FSMD/dato1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  AUD_INT/FSMD/dato1_reg[7]/Q
                         net (fo=6, routed)           0.204    -0.233    AUD_INT/FSMD/dato1[7]
    SLICE_X66Y99         LUT6 (Prop_lut6_I3_O)        0.045    -0.188 r  AUD_INT/FSMD/dato1[3]_i_2/O
                         net (fo=4, routed)           0.113    -0.075    AUD_INT/FSMD/dato1[3]_i_2_n_0
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.030 r  AUD_INT/FSMD/dato1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.030    AUD_INT/FSMD/dato1_next[0]
    SLICE_X66Y99         FDCE                                         r  AUD_INT/FSMD/dato1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.841    -0.832    AUD_INT/FSMD/clk_out1
    SLICE_X66Y99         FDCE                                         r  AUD_INT/FSMD/dato1_reg[0]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X66Y99         FDCE (Hold_fdce_C_D)         0.121    -0.202    AUD_INT/FSMD/dato1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.030    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 AUD_INT/FSMD/dato1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            AUD_INT/FSMD/sample_out_aux_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_12MHz  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out1_clk_12MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_12MHz rise@0.000ns - clk_out1_clk_12MHz rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.209ns (38.348%)  route 0.336ns (61.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.563    -0.601    AUD_INT/FSMD/clk_out1
    SLICE_X66Y101        FDCE                                         r  AUD_INT/FSMD/dato1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.437 r  AUD_INT/FSMD/dato1_reg[6]/Q
                         net (fo=6, routed)           0.336    -0.101    AUD_INT/FSMD/dato1[6]
    SLICE_X67Y99         LUT3 (Prop_lut3_I0_O)        0.045    -0.056 r  AUD_INT/FSMD/sample_out_aux[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    AUD_INT/FSMD/sample_out_aux_next[6]
    SLICE_X67Y99         FDCE                                         r  AUD_INT/FSMD/sample_out_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_12MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK_12/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_12/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    CLK_12/inst/clk_in1_clk_12MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  CLK_12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    CLK_12/inst/clk_out1_clk_12MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  CLK_12/inst/clkout1_buf/O
                         net (fo=452, routed)         0.841    -0.832    AUD_INT/FSMD/clk_out1
    SLICE_X67Y99         FDCE                                         r  AUD_INT/FSMD/sample_out_aux_reg[6]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X67Y99         FDCE (Hold_fdce_C_D)         0.092    -0.231    AUD_INT/FSMD/sample_out_aux_reg[6]
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_12MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK_12/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y15     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y12     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y17     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y8      MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X3Y19     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y36     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y27     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X1Y22     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X0Y24     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         83.333      80.441     RAMB36_X2Y35     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X60Y96     AUD_INT/EN_4/en_2_cycles_aux_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y97     AUD_INT/FSMD/count_aux_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y97     AUD_INT/FSMD/count_aux_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y97     AUD_INT/FSMD/count_aux_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X65Y97     AUD_INT/FSMD/count_aux_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X64Y97     AUD_INT/FSMD/count_aux_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X52Y95     MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/MEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_52_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y99     AUD_INT/FSMD/dato1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y99     AUD_INT/FSMD/dato1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X66Y98     AUD_INT/FSMD/dato2_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     AUD_INT/EN_4/clk_3megas_aux_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y99     AUD_INT/EN_4/clk_3megas_aux_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y98     AUD_INT/EN_4/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y98     AUD_INT/EN_4/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y99     AUD_INT/EN_4/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y99     AUD_INT/EN_4/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y99     AUD_INT/EN_4/en_4_cycles_aux_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X61Y99     AUD_INT/EN_4/en_4_cycles_aux_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     AUD_INT/FSMD/count_aux_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         41.667      41.167     SLICE_X62Y98     AUD_INT/FSMD/count_aux_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_12MHz
  To Clock:  clkfbout_clk_12MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_12MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK_12/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   CLK_12/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  CLK_12/inst/mmcm_adv_inst/CLKFBOUT



