ARM GAS  /tmp/ccaXAVPF.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/ccaXAVPF.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 83B0     		sub	sp, sp, #12
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  40              		.loc 1 69 3 view .LVU1
  41              	.LBB2:
  42              		.loc 1 69 3 view .LVU2
  43 0004 0021     		movs	r1, #0
  44 0006 0091     		str	r1, [sp]
  45              		.loc 1 69 3 view .LVU3
  46 0008 0C4B     		ldr	r3, .L3
ARM GAS  /tmp/ccaXAVPF.s 			page 3


  47 000a 5A6C     		ldr	r2, [r3, #68]
  48 000c 42F48042 		orr	r2, r2, #16384
  49 0010 5A64     		str	r2, [r3, #68]
  50              		.loc 1 69 3 view .LVU4
  51 0012 5A6C     		ldr	r2, [r3, #68]
  52 0014 02F48042 		and	r2, r2, #16384
  53 0018 0092     		str	r2, [sp]
  54              		.loc 1 69 3 view .LVU5
  55 001a 009A     		ldr	r2, [sp]
  56              	.LBE2:
  57              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 70 3 view .LVU7
  59              	.LBB3:
  60              		.loc 1 70 3 view .LVU8
  61 001c 0191     		str	r1, [sp, #4]
  62              		.loc 1 70 3 view .LVU9
  63 001e 1A6C     		ldr	r2, [r3, #64]
  64 0020 42F08052 		orr	r2, r2, #268435456
  65 0024 1A64     		str	r2, [r3, #64]
  66              		.loc 1 70 3 view .LVU10
  67 0026 1B6C     		ldr	r3, [r3, #64]
  68 0028 03F08053 		and	r3, r3, #268435456
  69 002c 0193     		str	r3, [sp, #4]
  70              		.loc 1 70 3 view .LVU11
  71 002e 019B     		ldr	r3, [sp, #4]
  72              	.LBE3:
  73              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32f4xx_hal_msp.c **** 
  72:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  74              		.loc 1 72 3 view .LVU13
  75 0030 0720     		movs	r0, #7
  76 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  77              	.LVL0:
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  78              		.loc 1 79 1 is_stmt 0 view .LVU14
  79 0036 03B0     		add	sp, sp, #12
  80              	.LCFI2:
  81              		.cfi_def_cfa_offset 4
  82              		@ sp needed
  83 0038 5DF804FB 		ldr	pc, [sp], #4
  84              	.L4:
  85              		.align	2
  86              	.L3:
  87 003c 00380240 		.word	1073887232
  88              		.cfi_endproc
  89              	.LFE130:
  91              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  92              		.align	1
  93              		.global	HAL_I2C_MspInit
  94              		.syntax unified
ARM GAS  /tmp/ccaXAVPF.s 			page 4


  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv4-sp-d16
  99              	HAL_I2C_MspInit:
 100              	.LVL1:
 101              	.LFB131:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
 102              		.loc 1 88 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 32
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 88 1 is_stmt 0 view .LVU16
 107 0000 30B5     		push	{r4, r5, lr}
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 12
 110              		.cfi_offset 4, -12
 111              		.cfi_offset 5, -8
 112              		.cfi_offset 14, -4
 113 0002 89B0     		sub	sp, sp, #36
 114              	.LCFI4:
 115              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 116              		.loc 1 89 3 is_stmt 1 view .LVU17
 117              		.loc 1 89 20 is_stmt 0 view .LVU18
 118 0004 0023     		movs	r3, #0
 119 0006 0393     		str	r3, [sp, #12]
 120 0008 0493     		str	r3, [sp, #16]
 121 000a 0593     		str	r3, [sp, #20]
 122 000c 0693     		str	r3, [sp, #24]
 123 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 124              		.loc 1 90 3 is_stmt 1 view .LVU19
 125              		.loc 1 90 10 is_stmt 0 view .LVU20
 126 0010 0268     		ldr	r2, [r0]
 127              		.loc 1 90 5 view .LVU21
 128 0012 154B     		ldr	r3, .L9
 129 0014 9A42     		cmp	r2, r3
 130 0016 01D0     		beq	.L8
 131              	.LVL2:
 132              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  98:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  99:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
ARM GAS  /tmp/ccaXAVPF.s 			page 5


 100:Core/Src/stm32f4xx_hal_msp.c ****     */
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 109:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 110:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 111:Core/Src/stm32f4xx_hal_msp.c **** 
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 133              		.loc 1 115 1 view .LVU22
 134 0018 09B0     		add	sp, sp, #36
 135              	.LCFI5:
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 12
 138              		@ sp needed
 139 001a 30BD     		pop	{r4, r5, pc}
 140              	.LVL3:
 141              	.L8:
 142              	.LCFI6:
 143              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 96 5 is_stmt 1 view .LVU23
 145              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 146              		.loc 1 96 5 view .LVU24
 147 001c 0025     		movs	r5, #0
 148 001e 0195     		str	r5, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 149              		.loc 1 96 5 view .LVU25
 150 0020 124C     		ldr	r4, .L9+4
 151 0022 236B     		ldr	r3, [r4, #48]
 152 0024 43F00203 		orr	r3, r3, #2
 153 0028 2363     		str	r3, [r4, #48]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 154              		.loc 1 96 5 view .LVU26
 155 002a 236B     		ldr	r3, [r4, #48]
 156 002c 03F00203 		and	r3, r3, #2
 157 0030 0193     		str	r3, [sp, #4]
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 158              		.loc 1 96 5 view .LVU27
 159 0032 019B     		ldr	r3, [sp, #4]
 160              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 161              		.loc 1 96 5 view .LVU28
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 162              		.loc 1 101 5 view .LVU29
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 163              		.loc 1 101 25 is_stmt 0 view .LVU30
 164 0034 4FF41073 		mov	r3, #576
 165 0038 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccaXAVPF.s 			page 6


 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 166              		.loc 1 102 5 is_stmt 1 view .LVU31
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 167              		.loc 1 102 26 is_stmt 0 view .LVU32
 168 003a 1223     		movs	r3, #18
 169 003c 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 170              		.loc 1 103 5 is_stmt 1 view .LVU33
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 171              		.loc 1 103 26 is_stmt 0 view .LVU34
 172 003e 0123     		movs	r3, #1
 173 0040 0593     		str	r3, [sp, #20]
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 174              		.loc 1 104 5 is_stmt 1 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 175              		.loc 1 104 27 is_stmt 0 view .LVU36
 176 0042 0695     		str	r5, [sp, #24]
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 177              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 178              		.loc 1 105 31 is_stmt 0 view .LVU38
 179 0044 0423     		movs	r3, #4
 180 0046 0793     		str	r3, [sp, #28]
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 181              		.loc 1 106 5 is_stmt 1 view .LVU39
 182 0048 03A9     		add	r1, sp, #12
 183 004a 0948     		ldr	r0, .L9+8
 184              	.LVL4:
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 185              		.loc 1 106 5 is_stmt 0 view .LVU40
 186 004c FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL5:
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 188              		.loc 1 109 5 is_stmt 1 view .LVU41
 189              	.LBB5:
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 190              		.loc 1 109 5 view .LVU42
 191 0050 0295     		str	r5, [sp, #8]
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 192              		.loc 1 109 5 view .LVU43
 193 0052 236C     		ldr	r3, [r4, #64]
 194 0054 43F40013 		orr	r3, r3, #2097152
 195 0058 2364     		str	r3, [r4, #64]
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 196              		.loc 1 109 5 view .LVU44
 197 005a 236C     		ldr	r3, [r4, #64]
 198 005c 03F40013 		and	r3, r3, #2097152
 199 0060 0293     		str	r3, [sp, #8]
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 200              		.loc 1 109 5 view .LVU45
 201 0062 029B     		ldr	r3, [sp, #8]
 202              	.LBE5:
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 203              		.loc 1 109 5 view .LVU46
 204              		.loc 1 115 1 is_stmt 0 view .LVU47
 205 0064 D8E7     		b	.L5
 206              	.L10:
ARM GAS  /tmp/ccaXAVPF.s 			page 7


 207 0066 00BF     		.align	2
 208              	.L9:
 209 0068 00540040 		.word	1073763328
 210 006c 00380240 		.word	1073887232
 211 0070 00040240 		.word	1073873920
 212              		.cfi_endproc
 213              	.LFE131:
 215              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 216              		.align	1
 217              		.global	HAL_I2C_MspDeInit
 218              		.syntax unified
 219              		.thumb
 220              		.thumb_func
 221              		.fpu fpv4-sp-d16
 223              	HAL_I2C_MspDeInit:
 224              	.LVL6:
 225              	.LFB132:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c **** */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 226              		.loc 1 124 1 is_stmt 1 view -0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 0
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 230              		.loc 1 125 3 view .LVU49
 231              		.loc 1 125 10 is_stmt 0 view .LVU50
 232 0000 0268     		ldr	r2, [r0]
 233              		.loc 1 125 5 view .LVU51
 234 0002 0A4B     		ldr	r3, .L18
 235 0004 9A42     		cmp	r2, r3
 236 0006 00D0     		beq	.L17
 237 0008 7047     		bx	lr
 238              	.L17:
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 239              		.loc 1 124 1 view .LVU52
 240 000a 10B5     		push	{r4, lr}
 241              	.LCFI7:
 242              		.cfi_def_cfa_offset 8
 243              		.cfi_offset 4, -8
 244              		.cfi_offset 14, -4
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 245              		.loc 1 131 5 is_stmt 1 view .LVU53
 246 000c 084A     		ldr	r2, .L18+4
 247 000e 136C     		ldr	r3, [r2, #64]
 248 0010 23F40013 		bic	r3, r3, #2097152
ARM GAS  /tmp/ccaXAVPF.s 			page 8


 249 0014 1364     		str	r3, [r2, #64]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 135:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 136:Core/Src/stm32f4xx_hal_msp.c ****     */
 137:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SCL_GPIO_Port, Audio_SCL_Pin);
 250              		.loc 1 137 5 view .LVU54
 251 0016 074C     		ldr	r4, .L18+8
 252 0018 4021     		movs	r1, #64
 253 001a 2046     		mov	r0, r4
 254              	.LVL7:
 255              		.loc 1 137 5 is_stmt 0 view .LVU55
 256 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 257              	.LVL8:
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 258              		.loc 1 139 5 is_stmt 1 view .LVU56
 259 0020 4FF40071 		mov	r1, #512
 260 0024 2046     		mov	r0, r4
 261 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 262              	.LVL9:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 144:Core/Src/stm32f4xx_hal_msp.c ****   }
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c **** }
 263              		.loc 1 146 1 is_stmt 0 view .LVU57
 264 002a 10BD     		pop	{r4, pc}
 265              	.L19:
 266              		.align	2
 267              	.L18:
 268 002c 00540040 		.word	1073763328
 269 0030 00380240 		.word	1073887232
 270 0034 00040240 		.word	1073873920
 271              		.cfi_endproc
 272              	.LFE132:
 274              		.section	.text.HAL_I2S_MspInit,"ax",%progbits
 275              		.align	1
 276              		.global	HAL_I2S_MspInit
 277              		.syntax unified
 278              		.thumb
 279              		.thumb_func
 280              		.fpu fpv4-sp-d16
 282              	HAL_I2S_MspInit:
 283              	.LVL10:
 284              	.LFB133:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c **** /**
 149:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP Initialization
 150:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 151:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 152:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 153:Core/Src/stm32f4xx_hal_msp.c **** */
 154:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
ARM GAS  /tmp/ccaXAVPF.s 			page 9


 155:Core/Src/stm32f4xx_hal_msp.c **** {
 285              		.loc 1 155 1 is_stmt 1 view -0
 286              		.cfi_startproc
 287              		@ args = 0, pretend = 0, frame = 48
 288              		@ frame_needed = 0, uses_anonymous_args = 0
 289              		.loc 1 155 1 is_stmt 0 view .LVU59
 290 0000 70B5     		push	{r4, r5, r6, lr}
 291              	.LCFI8:
 292              		.cfi_def_cfa_offset 16
 293              		.cfi_offset 4, -16
 294              		.cfi_offset 5, -12
 295              		.cfi_offset 6, -8
 296              		.cfi_offset 14, -4
 297 0002 8CB0     		sub	sp, sp, #48
 298              	.LCFI9:
 299              		.cfi_def_cfa_offset 64
 156:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 300              		.loc 1 156 3 is_stmt 1 view .LVU60
 301              		.loc 1 156 20 is_stmt 0 view .LVU61
 302 0004 0023     		movs	r3, #0
 303 0006 0793     		str	r3, [sp, #28]
 304 0008 0893     		str	r3, [sp, #32]
 305 000a 0993     		str	r3, [sp, #36]
 306 000c 0A93     		str	r3, [sp, #40]
 307 000e 0B93     		str	r3, [sp, #44]
 157:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 308              		.loc 1 157 3 is_stmt 1 view .LVU62
 309              		.loc 1 157 28 is_stmt 0 view .LVU63
 310 0010 0693     		str	r3, [sp, #24]
 158:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 311              		.loc 1 158 3 is_stmt 1 view .LVU64
 312              		.loc 1 158 10 is_stmt 0 view .LVU65
 313 0012 0268     		ldr	r2, [r0]
 314              		.loc 1 158 5 view .LVU66
 315 0014 254B     		ldr	r3, .L26
 316 0016 9A42     		cmp	r2, r3
 317 0018 01D0     		beq	.L24
 318              	.LVL11:
 319              	.L20:
 159:Core/Src/stm32f4xx_hal_msp.c ****   {
 160:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 163:Core/Src/stm32f4xx_hal_msp.c **** 
 164:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 165:Core/Src/stm32f4xx_hal_msp.c ****   */
 166:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 168:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 169:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 170:Core/Src/stm32f4xx_hal_msp.c ****     {
 171:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 172:Core/Src/stm32f4xx_hal_msp.c ****     }
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 175:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
 176:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccaXAVPF.s 			page 10


 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 178:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 179:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 180:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 181:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 182:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 183:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 184:Core/Src/stm32f4xx_hal_msp.c ****     */
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 190:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 197:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 198:Core/Src/stm32f4xx_hal_msp.c **** 
 199:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c ****   }
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c **** }
 320              		.loc 1 204 1 view .LVU67
 321 001a 0CB0     		add	sp, sp, #48
 322              	.LCFI10:
 323              		.cfi_remember_state
 324              		.cfi_def_cfa_offset 16
 325              		@ sp needed
 326 001c 70BD     		pop	{r4, r5, r6, pc}
 327              	.LVL12:
 328              	.L24:
 329              	.LCFI11:
 330              		.cfi_restore_state
 166:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 331              		.loc 1 166 5 is_stmt 1 view .LVU68
 166:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 332              		.loc 1 166 46 is_stmt 0 view .LVU69
 333 001e 0123     		movs	r3, #1
 334 0020 0393     		str	r3, [sp, #12]
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 335              		.loc 1 167 5 is_stmt 1 view .LVU70
 167:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 336              		.loc 1 167 40 is_stmt 0 view .LVU71
 337 0022 C023     		movs	r3, #192
 338 0024 0493     		str	r3, [sp, #16]
 168:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 339              		.loc 1 168 5 is_stmt 1 view .LVU72
 168:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 340              		.loc 1 168 40 is_stmt 0 view .LVU73
 341 0026 0223     		movs	r3, #2
 342 0028 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccaXAVPF.s 			page 11


 169:Core/Src/stm32f4xx_hal_msp.c ****     {
 343              		.loc 1 169 5 is_stmt 1 view .LVU74
 169:Core/Src/stm32f4xx_hal_msp.c ****     {
 344              		.loc 1 169 9 is_stmt 0 view .LVU75
 345 002a 03A8     		add	r0, sp, #12
 346              	.LVL13:
 169:Core/Src/stm32f4xx_hal_msp.c ****     {
 347              		.loc 1 169 9 view .LVU76
 348 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 349              	.LVL14:
 169:Core/Src/stm32f4xx_hal_msp.c ****     {
 350              		.loc 1 169 8 view .LVU77
 351 0030 0028     		cmp	r0, #0
 352 0032 37D1     		bne	.L25
 353              	.L22:
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 354              		.loc 1 175 5 is_stmt 1 view .LVU78
 355              	.LBB6:
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 356              		.loc 1 175 5 view .LVU79
 357 0034 0024     		movs	r4, #0
 358 0036 0094     		str	r4, [sp]
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 359              		.loc 1 175 5 view .LVU80
 360 0038 1D4B     		ldr	r3, .L26+4
 361 003a 1A6C     		ldr	r2, [r3, #64]
 362 003c 42F40042 		orr	r2, r2, #32768
 363 0040 1A64     		str	r2, [r3, #64]
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 364              		.loc 1 175 5 view .LVU81
 365 0042 1A6C     		ldr	r2, [r3, #64]
 366 0044 02F40042 		and	r2, r2, #32768
 367 0048 0092     		str	r2, [sp]
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 368              		.loc 1 175 5 view .LVU82
 369 004a 009A     		ldr	r2, [sp]
 370              	.LBE6:
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 371              		.loc 1 175 5 view .LVU83
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 372              		.loc 1 177 5 view .LVU84
 373              	.LBB7:
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 374              		.loc 1 177 5 view .LVU85
 375 004c 0194     		str	r4, [sp, #4]
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 376              		.loc 1 177 5 view .LVU86
 377 004e 1A6B     		ldr	r2, [r3, #48]
 378 0050 42F00102 		orr	r2, r2, #1
 379 0054 1A63     		str	r2, [r3, #48]
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 380              		.loc 1 177 5 view .LVU87
 381 0056 1A6B     		ldr	r2, [r3, #48]
 382 0058 02F00102 		and	r2, r2, #1
 383 005c 0192     		str	r2, [sp, #4]
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 384              		.loc 1 177 5 view .LVU88
ARM GAS  /tmp/ccaXAVPF.s 			page 12


 385 005e 019A     		ldr	r2, [sp, #4]
 386              	.LBE7:
 177:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 387              		.loc 1 177 5 view .LVU89
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 388              		.loc 1 178 5 view .LVU90
 389              	.LBB8:
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 390              		.loc 1 178 5 view .LVU91
 391 0060 0294     		str	r4, [sp, #8]
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 392              		.loc 1 178 5 view .LVU92
 393 0062 1A6B     		ldr	r2, [r3, #48]
 394 0064 42F00402 		orr	r2, r2, #4
 395 0068 1A63     		str	r2, [r3, #48]
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 396              		.loc 1 178 5 view .LVU93
 397 006a 1B6B     		ldr	r3, [r3, #48]
 398 006c 03F00403 		and	r3, r3, #4
 399 0070 0293     		str	r3, [sp, #8]
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 400              		.loc 1 178 5 view .LVU94
 401 0072 029B     		ldr	r3, [sp, #8]
 402              	.LBE8:
 178:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 403              		.loc 1 178 5 view .LVU95
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 404              		.loc 1 185 5 view .LVU96
 185:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 405              		.loc 1 185 25 is_stmt 0 view .LVU97
 406 0074 1023     		movs	r3, #16
 407 0076 0793     		str	r3, [sp, #28]
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408              		.loc 1 186 5 is_stmt 1 view .LVU98
 186:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 409              		.loc 1 186 26 is_stmt 0 view .LVU99
 410 0078 0226     		movs	r6, #2
 411 007a 0896     		str	r6, [sp, #32]
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 412              		.loc 1 187 5 is_stmt 1 view .LVU100
 187:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 413              		.loc 1 187 26 is_stmt 0 view .LVU101
 414 007c 0994     		str	r4, [sp, #36]
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 415              		.loc 1 188 5 is_stmt 1 view .LVU102
 188:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 416              		.loc 1 188 27 is_stmt 0 view .LVU103
 417 007e 0A94     		str	r4, [sp, #40]
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 418              		.loc 1 189 5 is_stmt 1 view .LVU104
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 419              		.loc 1 189 31 is_stmt 0 view .LVU105
 420 0080 0625     		movs	r5, #6
 421 0082 0B95     		str	r5, [sp, #44]
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 422              		.loc 1 190 5 is_stmt 1 view .LVU106
 423 0084 07A9     		add	r1, sp, #28
ARM GAS  /tmp/ccaXAVPF.s 			page 13


 424 0086 0B48     		ldr	r0, .L26+8
 425 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 426              	.LVL15:
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 427              		.loc 1 192 5 view .LVU107
 192:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 428              		.loc 1 192 25 is_stmt 0 view .LVU108
 429 008c 4FF4A453 		mov	r3, #5248
 430 0090 0793     		str	r3, [sp, #28]
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 193 5 is_stmt 1 view .LVU109
 193:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 193 26 is_stmt 0 view .LVU110
 433 0092 0896     		str	r6, [sp, #32]
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 434              		.loc 1 194 5 is_stmt 1 view .LVU111
 194:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 435              		.loc 1 194 26 is_stmt 0 view .LVU112
 436 0094 0994     		str	r4, [sp, #36]
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 437              		.loc 1 195 5 is_stmt 1 view .LVU113
 195:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 438              		.loc 1 195 27 is_stmt 0 view .LVU114
 439 0096 0A94     		str	r4, [sp, #40]
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 440              		.loc 1 196 5 is_stmt 1 view .LVU115
 196:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 441              		.loc 1 196 31 is_stmt 0 view .LVU116
 442 0098 0B95     		str	r5, [sp, #44]
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 443              		.loc 1 197 5 is_stmt 1 view .LVU117
 444 009a 07A9     		add	r1, sp, #28
 445 009c 0648     		ldr	r0, .L26+12
 446 009e FFF7FEFF 		bl	HAL_GPIO_Init
 447              	.LVL16:
 448              		.loc 1 204 1 is_stmt 0 view .LVU118
 449 00a2 BAE7     		b	.L20
 450              	.L25:
 171:Core/Src/stm32f4xx_hal_msp.c ****     }
 451              		.loc 1 171 7 is_stmt 1 view .LVU119
 452 00a4 FFF7FEFF 		bl	Error_Handler
 453              	.LVL17:
 454 00a8 C4E7     		b	.L22
 455              	.L27:
 456 00aa 00BF     		.align	2
 457              	.L26:
 458 00ac 003C0040 		.word	1073757184
 459 00b0 00380240 		.word	1073887232
 460 00b4 00000240 		.word	1073872896
 461 00b8 00080240 		.word	1073874944
 462              		.cfi_endproc
 463              	.LFE133:
 465              		.section	.text.HAL_I2S_MspDeInit,"ax",%progbits
 466              		.align	1
 467              		.global	HAL_I2S_MspDeInit
 468              		.syntax unified
 469              		.thumb
ARM GAS  /tmp/ccaXAVPF.s 			page 14


 470              		.thumb_func
 471              		.fpu fpv4-sp-d16
 473              	HAL_I2S_MspDeInit:
 474              	.LVL18:
 475              	.LFB134:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c **** /**
 207:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2S MSP De-Initialization
 208:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 209:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2s: I2S handle pointer
 210:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 211:Core/Src/stm32f4xx_hal_msp.c **** */
 212:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2S_MspDeInit(I2S_HandleTypeDef* hi2s)
 213:Core/Src/stm32f4xx_hal_msp.c **** {
 476              		.loc 1 213 1 view -0
 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 0
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 480              		.loc 1 213 1 is_stmt 0 view .LVU121
 481 0000 08B5     		push	{r3, lr}
 482              	.LCFI12:
 483              		.cfi_def_cfa_offset 8
 484              		.cfi_offset 3, -8
 485              		.cfi_offset 14, -4
 214:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2s->Instance==SPI3)
 486              		.loc 1 214 3 is_stmt 1 view .LVU122
 487              		.loc 1 214 10 is_stmt 0 view .LVU123
 488 0002 0268     		ldr	r2, [r0]
 489              		.loc 1 214 5 view .LVU124
 490 0004 094B     		ldr	r3, .L32
 491 0006 9A42     		cmp	r2, r3
 492 0008 00D0     		beq	.L31
 493              	.LVL19:
 494              	.L28:
 215:Core/Src/stm32f4xx_hal_msp.c ****   {
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 219:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 220:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****     /**I2S3 GPIO Configuration
 223:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> I2S3_WS
 224:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> I2S3_MCK
 225:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> I2S3_CK
 226:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> I2S3_SD
 227:Core/Src/stm32f4xx_hal_msp.c ****     */
 228:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(I2S3_WS_GPIO_Port, I2S3_WS_Pin);
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin);
 231:Core/Src/stm32f4xx_hal_msp.c **** 
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 235:Core/Src/stm32f4xx_hal_msp.c ****   }
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /tmp/ccaXAVPF.s 			page 15


 495              		.loc 1 237 1 view .LVU125
 496 000a 08BD     		pop	{r3, pc}
 497              	.LVL20:
 498              	.L31:
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 499              		.loc 1 220 5 is_stmt 1 view .LVU126
 500 000c 084A     		ldr	r2, .L32+4
 501 000e 136C     		ldr	r3, [r2, #64]
 502 0010 23F40043 		bic	r3, r3, #32768
 503 0014 1364     		str	r3, [r2, #64]
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 504              		.loc 1 228 5 view .LVU127
 505 0016 1021     		movs	r1, #16
 506 0018 0648     		ldr	r0, .L32+8
 507              	.LVL21:
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 508              		.loc 1 228 5 is_stmt 0 view .LVU128
 509 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 510              	.LVL22:
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 511              		.loc 1 230 5 is_stmt 1 view .LVU129
 512 001e 4FF4A451 		mov	r1, #5248
 513 0022 0548     		ldr	r0, .L32+12
 514 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 515              	.LVL23:
 516              		.loc 1 237 1 is_stmt 0 view .LVU130
 517 0028 EFE7     		b	.L28
 518              	.L33:
 519 002a 00BF     		.align	2
 520              	.L32:
 521 002c 003C0040 		.word	1073757184
 522 0030 00380240 		.word	1073887232
 523 0034 00000240 		.word	1073872896
 524 0038 00080240 		.word	1073874944
 525              		.cfi_endproc
 526              	.LFE134:
 528              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 529              		.align	1
 530              		.global	HAL_SPI_MspInit
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 534              		.fpu fpv4-sp-d16
 536              	HAL_SPI_MspInit:
 537              	.LVL24:
 538              	.LFB135:
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 239:Core/Src/stm32f4xx_hal_msp.c **** /**
 240:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 241:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 242:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 243:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 244:Core/Src/stm32f4xx_hal_msp.c **** */
 245:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 246:Core/Src/stm32f4xx_hal_msp.c **** {
 539              		.loc 1 246 1 is_stmt 1 view -0
 540              		.cfi_startproc
ARM GAS  /tmp/ccaXAVPF.s 			page 16


 541              		@ args = 0, pretend = 0, frame = 32
 542              		@ frame_needed = 0, uses_anonymous_args = 0
 543              		.loc 1 246 1 is_stmt 0 view .LVU132
 544 0000 00B5     		push	{lr}
 545              	.LCFI13:
 546              		.cfi_def_cfa_offset 4
 547              		.cfi_offset 14, -4
 548 0002 89B0     		sub	sp, sp, #36
 549              	.LCFI14:
 550              		.cfi_def_cfa_offset 40
 247:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 551              		.loc 1 247 3 is_stmt 1 view .LVU133
 552              		.loc 1 247 20 is_stmt 0 view .LVU134
 553 0004 0023     		movs	r3, #0
 554 0006 0393     		str	r3, [sp, #12]
 555 0008 0493     		str	r3, [sp, #16]
 556 000a 0593     		str	r3, [sp, #20]
 557 000c 0693     		str	r3, [sp, #24]
 558 000e 0793     		str	r3, [sp, #28]
 248:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 559              		.loc 1 248 3 is_stmt 1 view .LVU135
 560              		.loc 1 248 10 is_stmt 0 view .LVU136
 561 0010 0268     		ldr	r2, [r0]
 562              		.loc 1 248 5 view .LVU137
 563 0012 154B     		ldr	r3, .L38
 564 0014 9A42     		cmp	r2, r3
 565 0016 02D0     		beq	.L37
 566              	.LVL25:
 567              	.L34:
 249:Core/Src/stm32f4xx_hal_msp.c ****   {
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 251:Core/Src/stm32f4xx_hal_msp.c **** 
 252:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 253:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 254:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 257:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 258:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 259:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 260:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 261:Core/Src/stm32f4xx_hal_msp.c ****     */
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 266:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 268:Core/Src/stm32f4xx_hal_msp.c **** 
 269:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 272:Core/Src/stm32f4xx_hal_msp.c ****   }
 273:Core/Src/stm32f4xx_hal_msp.c **** 
 274:Core/Src/stm32f4xx_hal_msp.c **** }
 568              		.loc 1 274 1 view .LVU138
 569 0018 09B0     		add	sp, sp, #36
ARM GAS  /tmp/ccaXAVPF.s 			page 17


 570              	.LCFI15:
 571              		.cfi_remember_state
 572              		.cfi_def_cfa_offset 4
 573              		@ sp needed
 574 001a 5DF804FB 		ldr	pc, [sp], #4
 575              	.LVL26:
 576              	.L37:
 577              	.LCFI16:
 578              		.cfi_restore_state
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 579              		.loc 1 254 5 is_stmt 1 view .LVU139
 580              	.LBB9:
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 581              		.loc 1 254 5 view .LVU140
 582 001e 0022     		movs	r2, #0
 583 0020 0192     		str	r2, [sp, #4]
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 584              		.loc 1 254 5 view .LVU141
 585 0022 03F58433 		add	r3, r3, #67584
 586 0026 596C     		ldr	r1, [r3, #68]
 587 0028 41F48051 		orr	r1, r1, #4096
 588 002c 5964     		str	r1, [r3, #68]
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 589              		.loc 1 254 5 view .LVU142
 590 002e 596C     		ldr	r1, [r3, #68]
 591 0030 01F48051 		and	r1, r1, #4096
 592 0034 0191     		str	r1, [sp, #4]
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 593              		.loc 1 254 5 view .LVU143
 594 0036 0199     		ldr	r1, [sp, #4]
 595              	.LBE9:
 254:Core/Src/stm32f4xx_hal_msp.c **** 
 596              		.loc 1 254 5 view .LVU144
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 597              		.loc 1 256 5 view .LVU145
 598              	.LBB10:
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 599              		.loc 1 256 5 view .LVU146
 600 0038 0292     		str	r2, [sp, #8]
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 601              		.loc 1 256 5 view .LVU147
 602 003a 196B     		ldr	r1, [r3, #48]
 603 003c 41F00101 		orr	r1, r1, #1
 604 0040 1963     		str	r1, [r3, #48]
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 605              		.loc 1 256 5 view .LVU148
 606 0042 1B6B     		ldr	r3, [r3, #48]
 607 0044 03F00103 		and	r3, r3, #1
 608 0048 0293     		str	r3, [sp, #8]
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 609              		.loc 1 256 5 view .LVU149
 610 004a 029B     		ldr	r3, [sp, #8]
 611              	.LBE10:
 256:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 612              		.loc 1 256 5 view .LVU150
 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 613              		.loc 1 262 5 view .LVU151
ARM GAS  /tmp/ccaXAVPF.s 			page 18


 262:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 614              		.loc 1 262 25 is_stmt 0 view .LVU152
 615 004c E023     		movs	r3, #224
 616 004e 0393     		str	r3, [sp, #12]
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 617              		.loc 1 263 5 is_stmt 1 view .LVU153
 263:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 618              		.loc 1 263 26 is_stmt 0 view .LVU154
 619 0050 0223     		movs	r3, #2
 620 0052 0493     		str	r3, [sp, #16]
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 621              		.loc 1 264 5 is_stmt 1 view .LVU155
 264:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 622              		.loc 1 264 26 is_stmt 0 view .LVU156
 623 0054 0592     		str	r2, [sp, #20]
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 624              		.loc 1 265 5 is_stmt 1 view .LVU157
 265:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 625              		.loc 1 265 27 is_stmt 0 view .LVU158
 626 0056 0692     		str	r2, [sp, #24]
 266:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 627              		.loc 1 266 5 is_stmt 1 view .LVU159
 266:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 628              		.loc 1 266 31 is_stmt 0 view .LVU160
 629 0058 0523     		movs	r3, #5
 630 005a 0793     		str	r3, [sp, #28]
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 631              		.loc 1 267 5 is_stmt 1 view .LVU161
 632 005c 03A9     		add	r1, sp, #12
 633 005e 0348     		ldr	r0, .L38+4
 634              	.LVL27:
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 635              		.loc 1 267 5 is_stmt 0 view .LVU162
 636 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 637              	.LVL28:
 638              		.loc 1 274 1 view .LVU163
 639 0064 D8E7     		b	.L34
 640              	.L39:
 641 0066 00BF     		.align	2
 642              	.L38:
 643 0068 00300140 		.word	1073819648
 644 006c 00000240 		.word	1073872896
 645              		.cfi_endproc
 646              	.LFE135:
 648              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 649              		.align	1
 650              		.global	HAL_SPI_MspDeInit
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
 654              		.fpu fpv4-sp-d16
 656              	HAL_SPI_MspDeInit:
 657              	.LVL29:
 658              	.LFB136:
 275:Core/Src/stm32f4xx_hal_msp.c **** 
 276:Core/Src/stm32f4xx_hal_msp.c **** /**
 277:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
ARM GAS  /tmp/ccaXAVPF.s 			page 19


 278:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 279:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 280:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 281:Core/Src/stm32f4xx_hal_msp.c **** */
 282:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 283:Core/Src/stm32f4xx_hal_msp.c **** {
 659              		.loc 1 283 1 is_stmt 1 view -0
 660              		.cfi_startproc
 661              		@ args = 0, pretend = 0, frame = 0
 662              		@ frame_needed = 0, uses_anonymous_args = 0
 663              		.loc 1 283 1 is_stmt 0 view .LVU165
 664 0000 08B5     		push	{r3, lr}
 665              	.LCFI17:
 666              		.cfi_def_cfa_offset 8
 667              		.cfi_offset 3, -8
 668              		.cfi_offset 14, -4
 284:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 669              		.loc 1 284 3 is_stmt 1 view .LVU166
 670              		.loc 1 284 10 is_stmt 0 view .LVU167
 671 0002 0268     		ldr	r2, [r0]
 672              		.loc 1 284 5 view .LVU168
 673 0004 064B     		ldr	r3, .L44
 674 0006 9A42     		cmp	r2, r3
 675 0008 00D0     		beq	.L43
 676              	.LVL30:
 677              	.L40:
 285:Core/Src/stm32f4xx_hal_msp.c ****   {
 286:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 289:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 290:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 293:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 294:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 295:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 296:Core/Src/stm32f4xx_hal_msp.c ****     */
 297:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin);
 298:Core/Src/stm32f4xx_hal_msp.c **** 
 299:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 302:Core/Src/stm32f4xx_hal_msp.c ****   }
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c **** }
 678              		.loc 1 304 1 view .LVU169
 679 000a 08BD     		pop	{r3, pc}
 680              	.LVL31:
 681              	.L43:
 290:Core/Src/stm32f4xx_hal_msp.c **** 
 682              		.loc 1 290 5 is_stmt 1 view .LVU170
 683 000c 054A     		ldr	r2, .L44+4
 684 000e 536C     		ldr	r3, [r2, #68]
 685 0010 23F48053 		bic	r3, r3, #4096
 686 0014 5364     		str	r3, [r2, #68]
 297:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccaXAVPF.s 			page 20


 687              		.loc 1 297 5 view .LVU171
 688 0016 E021     		movs	r1, #224
 689 0018 0348     		ldr	r0, .L44+8
 690              	.LVL32:
 297:Core/Src/stm32f4xx_hal_msp.c **** 
 691              		.loc 1 297 5 is_stmt 0 view .LVU172
 692 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 693              	.LVL33:
 694              		.loc 1 304 1 view .LVU173
 695 001e F4E7     		b	.L40
 696              	.L45:
 697              		.align	2
 698              	.L44:
 699 0020 00300140 		.word	1073819648
 700 0024 00380240 		.word	1073887232
 701 0028 00000240 		.word	1073872896
 702              		.cfi_endproc
 703              	.LFE136:
 705              		.text
 706              	.Letext0:
 707              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 708              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 709              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 710              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 711              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 712              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 713              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 714              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 715              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 716              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2s.h"
 717              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 718              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 719              		.file 14 "Core/Inc/main.h"
 720              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccaXAVPF.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccaXAVPF.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccaXAVPF.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccaXAVPF.s:87     .text.HAL_MspInit:000000000000003c $d
     /tmp/ccaXAVPF.s:92     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccaXAVPF.s:99     .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccaXAVPF.s:209    .text.HAL_I2C_MspInit:0000000000000068 $d
     /tmp/ccaXAVPF.s:216    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccaXAVPF.s:223    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccaXAVPF.s:268    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccaXAVPF.s:275    .text.HAL_I2S_MspInit:0000000000000000 $t
     /tmp/ccaXAVPF.s:282    .text.HAL_I2S_MspInit:0000000000000000 HAL_I2S_MspInit
     /tmp/ccaXAVPF.s:458    .text.HAL_I2S_MspInit:00000000000000ac $d
     /tmp/ccaXAVPF.s:466    .text.HAL_I2S_MspDeInit:0000000000000000 $t
     /tmp/ccaXAVPF.s:473    .text.HAL_I2S_MspDeInit:0000000000000000 HAL_I2S_MspDeInit
     /tmp/ccaXAVPF.s:521    .text.HAL_I2S_MspDeInit:000000000000002c $d
     /tmp/ccaXAVPF.s:529    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccaXAVPF.s:536    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccaXAVPF.s:643    .text.HAL_SPI_MspInit:0000000000000068 $d
     /tmp/ccaXAVPF.s:649    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccaXAVPF.s:656    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccaXAVPF.s:699    .text.HAL_SPI_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
