$date
	Mon Oct 02 18:09:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sum4_tb $end
$var wire 32 ! output_32 [31:0] $end
$var reg 32 " input_1 [31:0] $end
$scope module dut $end
$var wire 32 # input_1 [31:0] $end
$var reg 32 $ output_32 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 $
b0 #
b0 "
b100 !
$end
#10
b1000 !
b1000 $
b100 "
b100 #
#20
b1100 !
b1100 $
b1000 "
b1000 #
#30
b10000 !
b10000 $
b1100 "
b1100 #
