

================================================================
== Vitis HLS Report for 'hevc_loop_filter_chroma_8bit_hls'
================================================================
* Date:           Thu Feb 27 14:43:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       hevc_loop_filter_chroma_8bit_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.153 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|       65|  16.500 ns|  0.214 us|    6|   66|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |        4|       64|    2 ~ 32|          -|          -|     2|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.81>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pix_07_idx = alloca i32 1"   --->   Operation 4 'alloca' 'pix_07_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../tutorial_example/source/hls.cpp:70]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ystride_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ystride" [../tutorial_example/source/hls.cpp:62]   --->   Operation 6 'read' 'ystride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%xstride_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %xstride" [../tutorial_example/source/hls.cpp:62]   --->   Operation 7 'read' 'xstride_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%frame_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_offset" [../tutorial_example/source/hls.cpp:62]   --->   Operation 8 'read' 'frame_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %xstride_read" [../tutorial_example/source/hls.cpp:62]   --->   Operation 9 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln62 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../tutorial_example/source/hls.cpp:62]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pix_base, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pix_base"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %frame_offset"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %frame_offset, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xstride"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xstride, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ystride"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ystride, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tc_arr_0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tc_arr_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tc_arr_1"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tc_arr_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %no_p_arr_0"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %no_p_arr_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %no_p_arr_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %no_p_arr_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %no_q_arr_0"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %no_q_arr_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %no_q_arr_1"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %no_q_arr_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%frame_offset_cast = sext i32 %frame_offset_read" [../tutorial_example/source/hls.cpp:62]   --->   Operation 37 'sext' 'frame_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%empty = shl i32 %ystride_read, i32 2" [../tutorial_example/source/hls.cpp:62]   --->   Operation 38 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mul_cast = sext i32 %empty" [../tutorial_example/source/hls.cpp:62]   --->   Operation 39 'sext' 'mul_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %xstride_read" [../tutorial_example/source/hls.cpp:62]   --->   Operation 40 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i20.i1, i20 %empty_15, i1 0" [../tutorial_example/source/hls.cpp:62]   --->   Operation 41 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.81ns)   --->   "%mul13_cast = sub i21 0, i21 %p_shl" [../tutorial_example/source/hls.cpp:62]   --->   Operation 42 'sub' 'mul13_cast' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %ystride_read, i2 0" [../tutorial_example/source/hls.cpp:76]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tc_arr_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %tc_arr_0"   --->   Operation 44 'read' 'tc_arr_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tc_arr_1_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %tc_arr_1"   --->   Operation 45 'read' 'tc_arr_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%no_p_arr_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %no_p_arr_0"   --->   Operation 46 'read' 'no_p_arr_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%no_p_arr_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %no_p_arr_1"   --->   Operation 47 'read' 'no_p_arr_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%no_q_arr_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %no_q_arr_0"   --->   Operation 48 'read' 'no_q_arr_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%no_q_arr_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %no_q_arr_1"   --->   Operation 49 'read' 'no_q_arr_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln70 = store i2 0, i2 %j" [../tutorial_example/source/hls.cpp:70]   --->   Operation 50 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln62 = store i36 %frame_offset_cast, i36 %pix_07_idx" [../tutorial_example/source/hls.cpp:62]   --->   Operation 51 'store' 'store_ln62' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body" [../tutorial_example/source/hls.cpp:76]   --->   Operation 52 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [../tutorial_example/source/hls.cpp:76]   --->   Operation 53 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.43ns)   --->   "%icmp_ln76 = icmp_eq  i2 %j_1, i2 2" [../tutorial_example/source/hls.cpp:76]   --->   Operation 54 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.43ns)   --->   "%add_ln76_1 = add i2 %j_1, i2 1" [../tutorial_example/source/hls.cpp:76]   --->   Operation 56 'add' 'add_ln76_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.body.split, void %for.end105" [../tutorial_example/source/hls.cpp:76]   --->   Operation 57 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%pix_07_idx_load = load i36 %pix_07_idx" [../tutorial_example/source/hls.cpp:76]   --->   Operation 58 'load' 'pix_07_idx_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i36 %pix_07_idx_load" [../tutorial_example/source/hls.cpp:76]   --->   Operation 59 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../tutorial_example/source/hls.cpp:76]   --->   Operation 60 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.43ns)   --->   "%icmp_ln79 = icmp_eq  i2 %j_1, i2 1" [../tutorial_example/source/hls.cpp:79]   --->   Operation 61 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.22ns)   --->   "%select_ln79 = select i1 %icmp_ln79, i32 %tc_arr_1_read, i32 %tc_arr_0_read" [../tutorial_example/source/hls.cpp:79]   --->   Operation 62 'select' 'select_ln79' <Predicate = (!icmp_ln76)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tc = trunc i32 %select_ln79" [../tutorial_example/source/hls.cpp:79]   --->   Operation 63 'trunc' 'tc' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %select_ln79" [../tutorial_example/source/hls.cpp:79]   --->   Operation 64 'trunc' 'trunc_ln79_1' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln80 = icmp_slt  i16 %tc, i16 1" [../tutorial_example/source/hls.cpp:80]   --->   Operation 65 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %VITIS_LOOP_87_2, void %cleanup" [../tutorial_example/source/hls.cpp:80]   --->   Operation 66 'br' 'br_ln80' <Predicate = (!icmp_ln76)> <Delay = 0.38>
ST_2 : Operation 67 [1/1] (0.30ns)   --->   "%select_ln84 = select i1 %icmp_ln79, i8 %no_p_arr_1_read, i8 %no_p_arr_0_read" [../tutorial_example/source/hls.cpp:84]   --->   Operation 67 'select' 'select_ln84' <Predicate = (!icmp_ln76 & !icmp_ln80)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.30ns)   --->   "%select_ln85 = select i1 %icmp_ln79, i8 %no_q_arr_1_read, i8 %no_q_arr_0_read" [../tutorial_example/source/hls.cpp:85]   --->   Operation 68 'select' 'select_ln85' <Predicate = (!icmp_ln76 & !icmp_ln80)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.78ns)   --->   "%sub38 = sub i16 0, i16 %tc" [../tutorial_example/source/hls.cpp:79]   --->   Operation 69 'sub' 'sub38' <Predicate = (!icmp_ln76 & !icmp_ln80)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [2/2] (0.70ns)   --->   "%call_ln62 = call void @hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2, i32 %ystride_read, i21 %trunc_ln76, i21 %mul13_cast, i8 %pix_base, i21 %trunc_ln62, i16 %sub38, i15 %trunc_ln79_1, i8 %select_ln84, i8 %select_ln85" [../tutorial_example/source/hls.cpp:62]   --->   Operation 70 'call' 'call_ln62' <Predicate = (!icmp_ln76 & !icmp_ln80)> <Delay = 0.70> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [../tutorial_example/source/hls.cpp:106]   --->   Operation 71 'ret' 'ret_ln106' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.69>
ST_3 : Operation 72 [1/2] (0.95ns)   --->   "%call_ln62 = call void @hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2, i32 %ystride_read, i21 %trunc_ln76, i21 %mul13_cast, i8 %pix_base, i21 %trunc_ln62, i16 %sub38, i15 %trunc_ln79_1, i8 %select_ln84, i8 %select_ln85" [../tutorial_example/source/hls.cpp:62]   --->   Operation 72 'call' 'call_ln62' <Predicate = (!icmp_ln80)> <Delay = 0.95> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 73 [1/1] (0.38ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.38>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%idx_ext3_pn = phi i34 %mul_cast, void %for.body.split, i34 %shl_ln, void %VITIS_LOOP_87_2" [../tutorial_example/source/hls.cpp:62]   --->   Operation 74 'phi' 'idx_ext3_pn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%pix_07_idx_load_1 = load i36 %pix_07_idx" [../tutorial_example/source/hls.cpp:76]   --->   Operation 75 'load' 'pix_07_idx_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln76)   --->   "%sext_ln76 = sext i34 %idx_ext3_pn" [../tutorial_example/source/hls.cpp:76]   --->   Operation 76 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln76 = add i36 %sext_ln76, i36 %pix_07_idx_load_1" [../tutorial_example/source/hls.cpp:76]   --->   Operation 77 'add' 'add_ln76' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.38ns)   --->   "%store_ln70 = store i2 %add_ln76_1, i2 %j" [../tutorial_example/source/hls.cpp:70]   --->   Operation 78 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln76 = store i36 %add_ln76, i36 %pix_07_idx" [../tutorial_example/source/hls.cpp:76]   --->   Operation 79 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body" [../tutorial_example/source/hls.cpp:76]   --->   Operation 80 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 0.815ns
The critical path consists of the following:
	wire read operation ('xstride_read', ../tutorial_example/source/hls.cpp:62) on port 'xstride' (../tutorial_example/source/hls.cpp:62) [17]  (0.000 ns)
	'sub' operation 21 bit ('mul13_cast', ../tutorial_example/source/hls.cpp:62) [52]  (0.815 ns)

 <State 2>: 2.153ns
The critical path consists of the following:
	'load' operation 2 bit ('j', ../tutorial_example/source/hls.cpp:76) on local variable 'j', ../tutorial_example/source/hls.cpp:70 [64]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln79', ../tutorial_example/source/hls.cpp:79) [73]  (0.436 ns)
	'select' operation 32 bit ('select_ln79', ../tutorial_example/source/hls.cpp:79) [74]  (0.227 ns)
	'icmp' operation 1 bit ('icmp_ln80', ../tutorial_example/source/hls.cpp:80) [77]  (0.785 ns)
	'call' operation 0 bit ('call_ln62', ../tutorial_example/source/hls.cpp:62) to 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2' [83]  (0.705 ns)

 <State 3>: 1.696ns
The critical path consists of the following:
	multiplexor before 'phi' operation 34 bit ('idx_ext3_pn', ../tutorial_example/source/hls.cpp:62) with incoming values : ('mul_cast', ../tutorial_example/source/hls.cpp:62) ('shl_ln', ../tutorial_example/source/hls.cpp:76) [86]  (0.387 ns)
	'phi' operation 34 bit ('idx_ext3_pn', ../tutorial_example/source/hls.cpp:62) with incoming values : ('mul_cast', ../tutorial_example/source/hls.cpp:62) ('shl_ln', ../tutorial_example/source/hls.cpp:76) [86]  (0.000 ns)
	'add' operation 36 bit ('add_ln76', ../tutorial_example/source/hls.cpp:76) [89]  (0.922 ns)
	'store' operation 0 bit ('store_ln76', ../tutorial_example/source/hls.cpp:76) of variable 'add_ln76', ../tutorial_example/source/hls.cpp:76 on local variable 'pix_07_idx' [91]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
