
BMS-Testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000171c  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080018a8  080018a8  000118a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018e8  080018e8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080018e8  080018e8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080018e8  080018e8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018e8  080018e8  000118e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080018ec  080018ec  000118ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080018f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080018fc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080018fc  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000599c  00000000  00000000  0002007f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000014c3  00000000  00000000  00025a1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006c0  00000000  00000000  00026ee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000004ef  00000000  00000000  000275a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017f02  00000000  00000000  00027a8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00007477  00000000  00000000  0003f991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00095c1b  00000000  00000000  00046e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000018d8  00000000  00000000  000dca24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  000de2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08001890 	.word	0x08001890

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	08001890 	.word	0x08001890

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d0:	f000 f93d 	bl	800044e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d4:	f000 f80c 	bl	80001f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d8:	f000 f860 	bl	800029c <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(200);
 80001dc:	20c8      	movs	r0, #200	; 0xc8
 80001de:	f000 f9ab 	bl	8000538 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80001e2:	2120      	movs	r1, #32
 80001e4:	4801      	ldr	r0, [pc, #4]	; (80001ec <main+0x20>)
 80001e6:	f000 fc3b 	bl	8000a60 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 80001ea:	e7f7      	b.n	80001dc <main+0x10>
 80001ec:	48000400 	.word	0x48000400

080001f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b096      	sub	sp, #88	; 0x58
 80001f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f6:	f107 0314 	add.w	r3, r7, #20
 80001fa:	2244      	movs	r2, #68	; 0x44
 80001fc:	2100      	movs	r1, #0
 80001fe:	4618      	mov	r0, r3
 8000200:	f001 fb1a 	bl	8001838 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000204:	463b      	mov	r3, r7
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
 800020a:	605a      	str	r2, [r3, #4]
 800020c:	609a      	str	r2, [r3, #8]
 800020e:	60da      	str	r2, [r3, #12]
 8000210:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000212:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000216:	f000 fc5b 	bl	8000ad0 <HAL_PWREx_ControlVoltageScaling>
 800021a:	4603      	mov	r3, r0
 800021c:	2b00      	cmp	r3, #0
 800021e:	d001      	beq.n	8000224 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000220:	f000 f886 	bl	8000330 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000224:	f000 fc36 	bl	8000a94 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000228:	4b1b      	ldr	r3, [pc, #108]	; (8000298 <SystemClock_Config+0xa8>)
 800022a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800022e:	4a1a      	ldr	r2, [pc, #104]	; (8000298 <SystemClock_Config+0xa8>)
 8000230:	f023 0318 	bic.w	r3, r3, #24
 8000234:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000238:	2314      	movs	r3, #20
 800023a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800023c:	2301      	movs	r3, #1
 800023e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000240:	2301      	movs	r3, #1
 8000242:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000244:	2300      	movs	r3, #0
 8000246:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000248:	2360      	movs	r3, #96	; 0x60
 800024a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800024c:	2300      	movs	r3, #0
 800024e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000250:	f107 0314 	add.w	r3, r7, #20
 8000254:	4618      	mov	r0, r3
 8000256:	f000 fc91 	bl	8000b7c <HAL_RCC_OscConfig>
 800025a:	4603      	mov	r3, r0
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000260:	f000 f866 	bl	8000330 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000264:	230f      	movs	r3, #15
 8000266:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000268:	2300      	movs	r3, #0
 800026a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800026c:	2300      	movs	r3, #0
 800026e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000270:	2300      	movs	r3, #0
 8000272:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000274:	2300      	movs	r3, #0
 8000276:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000278:	463b      	mov	r3, r7
 800027a:	2100      	movs	r1, #0
 800027c:	4618      	mov	r0, r3
 800027e:	f001 f8df 	bl	8001440 <HAL_RCC_ClockConfig>
 8000282:	4603      	mov	r3, r0
 8000284:	2b00      	cmp	r3, #0
 8000286:	d001      	beq.n	800028c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000288:	f000 f852 	bl	8000330 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800028c:	f001 fac4 	bl	8001818 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000290:	bf00      	nop
 8000292:	3758      	adds	r7, #88	; 0x58
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}
 8000298:	40021000 	.word	0x40021000

0800029c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b088      	sub	sp, #32
 80002a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002a2:	f107 030c 	add.w	r3, r7, #12
 80002a6:	2200      	movs	r2, #0
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	605a      	str	r2, [r3, #4]
 80002ac:	609a      	str	r2, [r3, #8]
 80002ae:	60da      	str	r2, [r3, #12]
 80002b0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002b2:	4b1d      	ldr	r3, [pc, #116]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002b6:	4a1c      	ldr	r2, [pc, #112]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002b8:	f043 0304 	orr.w	r3, r3, #4
 80002bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002be:	4b1a      	ldr	r3, [pc, #104]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002c2:	f003 0304 	and.w	r3, r3, #4
 80002c6:	60bb      	str	r3, [r7, #8]
 80002c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002ca:	4b17      	ldr	r3, [pc, #92]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002ce:	4a16      	ldr	r2, [pc, #88]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002d0:	f043 0301 	orr.w	r3, r3, #1
 80002d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002d6:	4b14      	ldr	r3, [pc, #80]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002da:	f003 0301 	and.w	r3, r3, #1
 80002de:	607b      	str	r3, [r7, #4]
 80002e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002e2:	4b11      	ldr	r3, [pc, #68]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002e6:	4a10      	ldr	r2, [pc, #64]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002e8:	f043 0302 	orr.w	r3, r3, #2
 80002ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80002ee:	4b0e      	ldr	r3, [pc, #56]	; (8000328 <MX_GPIO_Init+0x8c>)
 80002f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80002f2:	f003 0302 	and.w	r3, r3, #2
 80002f6:	603b      	str	r3, [r7, #0]
 80002f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80002fa:	2200      	movs	r2, #0
 80002fc:	2120      	movs	r1, #32
 80002fe:	480b      	ldr	r0, [pc, #44]	; (800032c <MX_GPIO_Init+0x90>)
 8000300:	f000 fb96 	bl	8000a30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000304:	2320      	movs	r3, #32
 8000306:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000308:	2301      	movs	r3, #1
 800030a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030c:	2300      	movs	r3, #0
 800030e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000310:	2300      	movs	r3, #0
 8000312:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000314:	f107 030c 	add.w	r3, r7, #12
 8000318:	4619      	mov	r1, r3
 800031a:	4804      	ldr	r0, [pc, #16]	; (800032c <MX_GPIO_Init+0x90>)
 800031c:	f000 fa16 	bl	800074c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000320:	bf00      	nop
 8000322:	3720      	adds	r7, #32
 8000324:	46bd      	mov	sp, r7
 8000326:	bd80      	pop	{r7, pc}
 8000328:	40021000 	.word	0x40021000
 800032c:	48000400 	.word	0x48000400

08000330 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000330:	b480      	push	{r7}
 8000332:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000334:	b672      	cpsid	i
}
 8000336:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000338:	e7fe      	b.n	8000338 <Error_Handler+0x8>
	...

0800033c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000342:	4b0f      	ldr	r3, [pc, #60]	; (8000380 <HAL_MspInit+0x44>)
 8000344:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000346:	4a0e      	ldr	r2, [pc, #56]	; (8000380 <HAL_MspInit+0x44>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	6613      	str	r3, [r2, #96]	; 0x60
 800034e:	4b0c      	ldr	r3, [pc, #48]	; (8000380 <HAL_MspInit+0x44>)
 8000350:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000352:	f003 0301 	and.w	r3, r3, #1
 8000356:	607b      	str	r3, [r7, #4]
 8000358:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800035a:	4b09      	ldr	r3, [pc, #36]	; (8000380 <HAL_MspInit+0x44>)
 800035c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800035e:	4a08      	ldr	r2, [pc, #32]	; (8000380 <HAL_MspInit+0x44>)
 8000360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000364:	6593      	str	r3, [r2, #88]	; 0x58
 8000366:	4b06      	ldr	r3, [pc, #24]	; (8000380 <HAL_MspInit+0x44>)
 8000368:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800036a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800036e:	603b      	str	r3, [r7, #0]
 8000370:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000372:	bf00      	nop
 8000374:	370c      	adds	r7, #12
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40021000 	.word	0x40021000

08000384 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000384:	b480      	push	{r7}
 8000386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000388:	e7fe      	b.n	8000388 <NMI_Handler+0x4>

0800038a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800038a:	b480      	push	{r7}
 800038c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800038e:	e7fe      	b.n	800038e <HardFault_Handler+0x4>

08000390 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000394:	e7fe      	b.n	8000394 <MemManage_Handler+0x4>

08000396 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000396:	b480      	push	{r7}
 8000398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800039a:	e7fe      	b.n	800039a <BusFault_Handler+0x4>

0800039c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800039c:	b480      	push	{r7}
 800039e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003a0:	e7fe      	b.n	80003a0 <UsageFault_Handler+0x4>

080003a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr

080003b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003b4:	bf00      	nop
 80003b6:	46bd      	mov	sp, r7
 80003b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003bc:	4770      	bx	lr

080003be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003be:	b480      	push	{r7}
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003c2:	bf00      	nop
 80003c4:	46bd      	mov	sp, r7
 80003c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ca:	4770      	bx	lr

080003cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003cc:	b580      	push	{r7, lr}
 80003ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003d0:	f000 f892 	bl	80004f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003d4:	bf00      	nop
 80003d6:	bd80      	pop	{r7, pc}

080003d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80003dc:	4b06      	ldr	r3, [pc, #24]	; (80003f8 <SystemInit+0x20>)
 80003de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80003e2:	4a05      	ldr	r2, [pc, #20]	; (80003f8 <SystemInit+0x20>)
 80003e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
 80003f6:	bf00      	nop
 80003f8:	e000ed00 	.word	0xe000ed00

080003fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80003fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000434 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000400:	f7ff ffea 	bl	80003d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000404:	480c      	ldr	r0, [pc, #48]	; (8000438 <LoopForever+0x6>)
  ldr r1, =_edata
 8000406:	490d      	ldr	r1, [pc, #52]	; (800043c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000408:	4a0d      	ldr	r2, [pc, #52]	; (8000440 <LoopForever+0xe>)
  movs r3, #0
 800040a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800040c:	e002      	b.n	8000414 <LoopCopyDataInit>

0800040e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800040e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000412:	3304      	adds	r3, #4

08000414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000418:	d3f9      	bcc.n	800040e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800041a:	4a0a      	ldr	r2, [pc, #40]	; (8000444 <LoopForever+0x12>)
  ldr r4, =_ebss
 800041c:	4c0a      	ldr	r4, [pc, #40]	; (8000448 <LoopForever+0x16>)
  movs r3, #0
 800041e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000420:	e001      	b.n	8000426 <LoopFillZerobss>

08000422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000424:	3204      	adds	r2, #4

08000426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000428:	d3fb      	bcc.n	8000422 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800042a:	f001 fa0d 	bl	8001848 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800042e:	f7ff fecd 	bl	80001cc <main>

08000432 <LoopForever>:

LoopForever:
    b LoopForever
 8000432:	e7fe      	b.n	8000432 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000434:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800043c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000440:	080018f0 	.word	0x080018f0
  ldr r2, =_sbss
 8000444:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000448:	2000002c 	.word	0x2000002c

0800044c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800044c:	e7fe      	b.n	800044c <ADC1_2_IRQHandler>

0800044e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800044e:	b580      	push	{r7, lr}
 8000450:	b082      	sub	sp, #8
 8000452:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000454:	2300      	movs	r3, #0
 8000456:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000458:	2003      	movs	r0, #3
 800045a:	f000 f943 	bl	80006e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800045e:	200f      	movs	r0, #15
 8000460:	f000 f80e 	bl	8000480 <HAL_InitTick>
 8000464:	4603      	mov	r3, r0
 8000466:	2b00      	cmp	r3, #0
 8000468:	d002      	beq.n	8000470 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800046a:	2301      	movs	r3, #1
 800046c:	71fb      	strb	r3, [r7, #7]
 800046e:	e001      	b.n	8000474 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000470:	f7ff ff64 	bl	800033c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000474:	79fb      	ldrb	r3, [r7, #7]
}
 8000476:	4618      	mov	r0, r3
 8000478:	3708      	adds	r7, #8
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
	...

08000480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b084      	sub	sp, #16
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000488:	2300      	movs	r3, #0
 800048a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800048c:	4b17      	ldr	r3, [pc, #92]	; (80004ec <HAL_InitTick+0x6c>)
 800048e:	781b      	ldrb	r3, [r3, #0]
 8000490:	2b00      	cmp	r3, #0
 8000492:	d023      	beq.n	80004dc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000494:	4b16      	ldr	r3, [pc, #88]	; (80004f0 <HAL_InitTick+0x70>)
 8000496:	681a      	ldr	r2, [r3, #0]
 8000498:	4b14      	ldr	r3, [pc, #80]	; (80004ec <HAL_InitTick+0x6c>)
 800049a:	781b      	ldrb	r3, [r3, #0]
 800049c:	4619      	mov	r1, r3
 800049e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80004a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80004aa:	4618      	mov	r0, r3
 80004ac:	f000 f941 	bl	8000732 <HAL_SYSTICK_Config>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d10f      	bne.n	80004d6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004b6:	687b      	ldr	r3, [r7, #4]
 80004b8:	2b0f      	cmp	r3, #15
 80004ba:	d809      	bhi.n	80004d0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004bc:	2200      	movs	r2, #0
 80004be:	6879      	ldr	r1, [r7, #4]
 80004c0:	f04f 30ff 	mov.w	r0, #4294967295
 80004c4:	f000 f919 	bl	80006fa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004c8:	4a0a      	ldr	r2, [pc, #40]	; (80004f4 <HAL_InitTick+0x74>)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	6013      	str	r3, [r2, #0]
 80004ce:	e007      	b.n	80004e0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80004d0:	2301      	movs	r3, #1
 80004d2:	73fb      	strb	r3, [r7, #15]
 80004d4:	e004      	b.n	80004e0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004d6:	2301      	movs	r3, #1
 80004d8:	73fb      	strb	r3, [r7, #15]
 80004da:	e001      	b.n	80004e0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004dc:	2301      	movs	r3, #1
 80004de:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80004e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80004e2:	4618      	mov	r0, r3
 80004e4:	3710      	adds	r7, #16
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	20000008 	.word	0x20000008
 80004f0:	20000000 	.word	0x20000000
 80004f4:	20000004 	.word	0x20000004

080004f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80004fc:	4b06      	ldr	r3, [pc, #24]	; (8000518 <HAL_IncTick+0x20>)
 80004fe:	781b      	ldrb	r3, [r3, #0]
 8000500:	461a      	mov	r2, r3
 8000502:	4b06      	ldr	r3, [pc, #24]	; (800051c <HAL_IncTick+0x24>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4413      	add	r3, r2
 8000508:	4a04      	ldr	r2, [pc, #16]	; (800051c <HAL_IncTick+0x24>)
 800050a:	6013      	str	r3, [r2, #0]
}
 800050c:	bf00      	nop
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop
 8000518:	20000008 	.word	0x20000008
 800051c:	20000028 	.word	0x20000028

08000520 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  return uwTick;
 8000524:	4b03      	ldr	r3, [pc, #12]	; (8000534 <HAL_GetTick+0x14>)
 8000526:	681b      	ldr	r3, [r3, #0]
}
 8000528:	4618      	mov	r0, r3
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	20000028 	.word	0x20000028

08000538 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000540:	f7ff ffee 	bl	8000520 <HAL_GetTick>
 8000544:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000550:	d005      	beq.n	800055e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000552:	4b0a      	ldr	r3, [pc, #40]	; (800057c <HAL_Delay+0x44>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	461a      	mov	r2, r3
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	4413      	add	r3, r2
 800055c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800055e:	bf00      	nop
 8000560:	f7ff ffde 	bl	8000520 <HAL_GetTick>
 8000564:	4602      	mov	r2, r0
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	1ad3      	subs	r3, r2, r3
 800056a:	68fa      	ldr	r2, [r7, #12]
 800056c:	429a      	cmp	r2, r3
 800056e:	d8f7      	bhi.n	8000560 <HAL_Delay+0x28>
  {
  }
}
 8000570:	bf00      	nop
 8000572:	bf00      	nop
 8000574:	3710      	adds	r7, #16
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	20000008 	.word	0x20000008

08000580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f003 0307 	and.w	r3, r3, #7
 800058e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000590:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000596:	68ba      	ldr	r2, [r7, #8]
 8000598:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800059c:	4013      	ands	r3, r2
 800059e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005b2:	4a04      	ldr	r2, [pc, #16]	; (80005c4 <__NVIC_SetPriorityGrouping+0x44>)
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	60d3      	str	r3, [r2, #12]
}
 80005b8:	bf00      	nop
 80005ba:	3714      	adds	r7, #20
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005cc:	4b04      	ldr	r3, [pc, #16]	; (80005e0 <__NVIC_GetPriorityGrouping+0x18>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	0a1b      	lsrs	r3, r3, #8
 80005d2:	f003 0307 	and.w	r3, r3, #7
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	e000ed00 	.word	0xe000ed00

080005e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	6039      	str	r1, [r7, #0]
 80005ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	db0a      	blt.n	800060e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	b2da      	uxtb	r2, r3
 80005fc:	490c      	ldr	r1, [pc, #48]	; (8000630 <__NVIC_SetPriority+0x4c>)
 80005fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000602:	0112      	lsls	r2, r2, #4
 8000604:	b2d2      	uxtb	r2, r2
 8000606:	440b      	add	r3, r1
 8000608:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800060c:	e00a      	b.n	8000624 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	b2da      	uxtb	r2, r3
 8000612:	4908      	ldr	r1, [pc, #32]	; (8000634 <__NVIC_SetPriority+0x50>)
 8000614:	79fb      	ldrb	r3, [r7, #7]
 8000616:	f003 030f 	and.w	r3, r3, #15
 800061a:	3b04      	subs	r3, #4
 800061c:	0112      	lsls	r2, r2, #4
 800061e:	b2d2      	uxtb	r2, r2
 8000620:	440b      	add	r3, r1
 8000622:	761a      	strb	r2, [r3, #24]
}
 8000624:	bf00      	nop
 8000626:	370c      	adds	r7, #12
 8000628:	46bd      	mov	sp, r7
 800062a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062e:	4770      	bx	lr
 8000630:	e000e100 	.word	0xe000e100
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000638:	b480      	push	{r7}
 800063a:	b089      	sub	sp, #36	; 0x24
 800063c:	af00      	add	r7, sp, #0
 800063e:	60f8      	str	r0, [r7, #12]
 8000640:	60b9      	str	r1, [r7, #8]
 8000642:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	f003 0307 	and.w	r3, r3, #7
 800064a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800064c:	69fb      	ldr	r3, [r7, #28]
 800064e:	f1c3 0307 	rsb	r3, r3, #7
 8000652:	2b04      	cmp	r3, #4
 8000654:	bf28      	it	cs
 8000656:	2304      	movcs	r3, #4
 8000658:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800065a:	69fb      	ldr	r3, [r7, #28]
 800065c:	3304      	adds	r3, #4
 800065e:	2b06      	cmp	r3, #6
 8000660:	d902      	bls.n	8000668 <NVIC_EncodePriority+0x30>
 8000662:	69fb      	ldr	r3, [r7, #28]
 8000664:	3b03      	subs	r3, #3
 8000666:	e000      	b.n	800066a <NVIC_EncodePriority+0x32>
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800066c:	f04f 32ff 	mov.w	r2, #4294967295
 8000670:	69bb      	ldr	r3, [r7, #24]
 8000672:	fa02 f303 	lsl.w	r3, r2, r3
 8000676:	43da      	mvns	r2, r3
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	401a      	ands	r2, r3
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000680:	f04f 31ff 	mov.w	r1, #4294967295
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	fa01 f303 	lsl.w	r3, r1, r3
 800068a:	43d9      	mvns	r1, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000690:	4313      	orrs	r3, r2
         );
}
 8000692:	4618      	mov	r0, r3
 8000694:	3724      	adds	r7, #36	; 0x24
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
	...

080006a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	3b01      	subs	r3, #1
 80006ac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80006b0:	d301      	bcc.n	80006b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006b2:	2301      	movs	r3, #1
 80006b4:	e00f      	b.n	80006d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006b6:	4a0a      	ldr	r2, [pc, #40]	; (80006e0 <SysTick_Config+0x40>)
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	3b01      	subs	r3, #1
 80006bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006be:	210f      	movs	r1, #15
 80006c0:	f04f 30ff 	mov.w	r0, #4294967295
 80006c4:	f7ff ff8e 	bl	80005e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006c8:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <SysTick_Config+0x40>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006ce:	4b04      	ldr	r3, [pc, #16]	; (80006e0 <SysTick_Config+0x40>)
 80006d0:	2207      	movs	r2, #7
 80006d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006d4:	2300      	movs	r3, #0
}
 80006d6:	4618      	mov	r0, r3
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	e000e010 	.word	0xe000e010

080006e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006ec:	6878      	ldr	r0, [r7, #4]
 80006ee:	f7ff ff47 	bl	8000580 <__NVIC_SetPriorityGrouping>
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}

080006fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006fa:	b580      	push	{r7, lr}
 80006fc:	b086      	sub	sp, #24
 80006fe:	af00      	add	r7, sp, #0
 8000700:	4603      	mov	r3, r0
 8000702:	60b9      	str	r1, [r7, #8]
 8000704:	607a      	str	r2, [r7, #4]
 8000706:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000708:	2300      	movs	r3, #0
 800070a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800070c:	f7ff ff5c 	bl	80005c8 <__NVIC_GetPriorityGrouping>
 8000710:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000712:	687a      	ldr	r2, [r7, #4]
 8000714:	68b9      	ldr	r1, [r7, #8]
 8000716:	6978      	ldr	r0, [r7, #20]
 8000718:	f7ff ff8e 	bl	8000638 <NVIC_EncodePriority>
 800071c:	4602      	mov	r2, r0
 800071e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000722:	4611      	mov	r1, r2
 8000724:	4618      	mov	r0, r3
 8000726:	f7ff ff5d 	bl	80005e4 <__NVIC_SetPriority>
}
 800072a:	bf00      	nop
 800072c:	3718      	adds	r7, #24
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b082      	sub	sp, #8
 8000736:	af00      	add	r7, sp, #0
 8000738:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800073a:	6878      	ldr	r0, [r7, #4]
 800073c:	f7ff ffb0 	bl	80006a0 <SysTick_Config>
 8000740:	4603      	mov	r3, r0
}
 8000742:	4618      	mov	r0, r3
 8000744:	3708      	adds	r7, #8
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
	...

0800074c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800074c:	b480      	push	{r7}
 800074e:	b087      	sub	sp, #28
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
 8000754:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000756:	2300      	movs	r3, #0
 8000758:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800075a:	e14e      	b.n	80009fa <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	2101      	movs	r1, #1
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	fa01 f303 	lsl.w	r3, r1, r3
 8000768:	4013      	ands	r3, r2
 800076a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	2b00      	cmp	r3, #0
 8000770:	f000 8140 	beq.w	80009f4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000774:	683b      	ldr	r3, [r7, #0]
 8000776:	685b      	ldr	r3, [r3, #4]
 8000778:	f003 0303 	and.w	r3, r3, #3
 800077c:	2b01      	cmp	r3, #1
 800077e:	d005      	beq.n	800078c <HAL_GPIO_Init+0x40>
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	f003 0303 	and.w	r3, r3, #3
 8000788:	2b02      	cmp	r3, #2
 800078a:	d130      	bne.n	80007ee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000792:	697b      	ldr	r3, [r7, #20]
 8000794:	005b      	lsls	r3, r3, #1
 8000796:	2203      	movs	r2, #3
 8000798:	fa02 f303 	lsl.w	r3, r2, r3
 800079c:	43db      	mvns	r3, r3
 800079e:	693a      	ldr	r2, [r7, #16]
 80007a0:	4013      	ands	r3, r2
 80007a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	68da      	ldr	r2, [r3, #12]
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	fa02 f303 	lsl.w	r3, r2, r3
 80007b0:	693a      	ldr	r2, [r7, #16]
 80007b2:	4313      	orrs	r3, r2
 80007b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	693a      	ldr	r2, [r7, #16]
 80007ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	685b      	ldr	r3, [r3, #4]
 80007c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007c2:	2201      	movs	r2, #1
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ca:	43db      	mvns	r3, r3
 80007cc:	693a      	ldr	r2, [r7, #16]
 80007ce:	4013      	ands	r3, r2
 80007d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80007d2:	683b      	ldr	r3, [r7, #0]
 80007d4:	685b      	ldr	r3, [r3, #4]
 80007d6:	091b      	lsrs	r3, r3, #4
 80007d8:	f003 0201 	and.w	r2, r3, #1
 80007dc:	697b      	ldr	r3, [r7, #20]
 80007de:	fa02 f303 	lsl.w	r3, r2, r3
 80007e2:	693a      	ldr	r2, [r7, #16]
 80007e4:	4313      	orrs	r3, r2
 80007e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	693a      	ldr	r2, [r7, #16]
 80007ec:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80007ee:	683b      	ldr	r3, [r7, #0]
 80007f0:	685b      	ldr	r3, [r3, #4]
 80007f2:	f003 0303 	and.w	r3, r3, #3
 80007f6:	2b03      	cmp	r3, #3
 80007f8:	d017      	beq.n	800082a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	68db      	ldr	r3, [r3, #12]
 80007fe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000800:	697b      	ldr	r3, [r7, #20]
 8000802:	005b      	lsls	r3, r3, #1
 8000804:	2203      	movs	r2, #3
 8000806:	fa02 f303 	lsl.w	r3, r2, r3
 800080a:	43db      	mvns	r3, r3
 800080c:	693a      	ldr	r2, [r7, #16]
 800080e:	4013      	ands	r3, r2
 8000810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	689a      	ldr	r2, [r3, #8]
 8000816:	697b      	ldr	r3, [r7, #20]
 8000818:	005b      	lsls	r3, r3, #1
 800081a:	fa02 f303 	lsl.w	r3, r2, r3
 800081e:	693a      	ldr	r2, [r7, #16]
 8000820:	4313      	orrs	r3, r2
 8000822:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f003 0303 	and.w	r3, r3, #3
 8000832:	2b02      	cmp	r3, #2
 8000834:	d123      	bne.n	800087e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	08da      	lsrs	r2, r3, #3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3208      	adds	r2, #8
 800083e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000842:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000844:	697b      	ldr	r3, [r7, #20]
 8000846:	f003 0307 	and.w	r3, r3, #7
 800084a:	009b      	lsls	r3, r3, #2
 800084c:	220f      	movs	r2, #15
 800084e:	fa02 f303 	lsl.w	r3, r2, r3
 8000852:	43db      	mvns	r3, r3
 8000854:	693a      	ldr	r2, [r7, #16]
 8000856:	4013      	ands	r3, r2
 8000858:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	691a      	ldr	r2, [r3, #16]
 800085e:	697b      	ldr	r3, [r7, #20]
 8000860:	f003 0307 	and.w	r3, r3, #7
 8000864:	009b      	lsls	r3, r3, #2
 8000866:	fa02 f303 	lsl.w	r3, r2, r3
 800086a:	693a      	ldr	r2, [r7, #16]
 800086c:	4313      	orrs	r3, r2
 800086e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	08da      	lsrs	r2, r3, #3
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	3208      	adds	r2, #8
 8000878:	6939      	ldr	r1, [r7, #16]
 800087a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000884:	697b      	ldr	r3, [r7, #20]
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	2203      	movs	r2, #3
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	43db      	mvns	r3, r3
 8000890:	693a      	ldr	r2, [r7, #16]
 8000892:	4013      	ands	r3, r2
 8000894:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	f003 0203 	and.w	r2, r3, #3
 800089e:	697b      	ldr	r3, [r7, #20]
 80008a0:	005b      	lsls	r3, r3, #1
 80008a2:	fa02 f303 	lsl.w	r3, r2, r3
 80008a6:	693a      	ldr	r2, [r7, #16]
 80008a8:	4313      	orrs	r3, r2
 80008aa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	693a      	ldr	r2, [r7, #16]
 80008b0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	685b      	ldr	r3, [r3, #4]
 80008b6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	f000 809a 	beq.w	80009f4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c0:	4b55      	ldr	r3, [pc, #340]	; (8000a18 <HAL_GPIO_Init+0x2cc>)
 80008c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008c4:	4a54      	ldr	r2, [pc, #336]	; (8000a18 <HAL_GPIO_Init+0x2cc>)
 80008c6:	f043 0301 	orr.w	r3, r3, #1
 80008ca:	6613      	str	r3, [r2, #96]	; 0x60
 80008cc:	4b52      	ldr	r3, [pc, #328]	; (8000a18 <HAL_GPIO_Init+0x2cc>)
 80008ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80008d0:	f003 0301 	and.w	r3, r3, #1
 80008d4:	60bb      	str	r3, [r7, #8]
 80008d6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80008d8:	4a50      	ldr	r2, [pc, #320]	; (8000a1c <HAL_GPIO_Init+0x2d0>)
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	089b      	lsrs	r3, r3, #2
 80008de:	3302      	adds	r3, #2
 80008e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	f003 0303 	and.w	r3, r3, #3
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	220f      	movs	r2, #15
 80008f0:	fa02 f303 	lsl.w	r3, r2, r3
 80008f4:	43db      	mvns	r3, r3
 80008f6:	693a      	ldr	r2, [r7, #16]
 80008f8:	4013      	ands	r3, r2
 80008fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000902:	d013      	beq.n	800092c <HAL_GPIO_Init+0x1e0>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	4a46      	ldr	r2, [pc, #280]	; (8000a20 <HAL_GPIO_Init+0x2d4>)
 8000908:	4293      	cmp	r3, r2
 800090a:	d00d      	beq.n	8000928 <HAL_GPIO_Init+0x1dc>
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	4a45      	ldr	r2, [pc, #276]	; (8000a24 <HAL_GPIO_Init+0x2d8>)
 8000910:	4293      	cmp	r3, r2
 8000912:	d007      	beq.n	8000924 <HAL_GPIO_Init+0x1d8>
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	4a44      	ldr	r2, [pc, #272]	; (8000a28 <HAL_GPIO_Init+0x2dc>)
 8000918:	4293      	cmp	r3, r2
 800091a:	d101      	bne.n	8000920 <HAL_GPIO_Init+0x1d4>
 800091c:	2303      	movs	r3, #3
 800091e:	e006      	b.n	800092e <HAL_GPIO_Init+0x1e2>
 8000920:	2307      	movs	r3, #7
 8000922:	e004      	b.n	800092e <HAL_GPIO_Init+0x1e2>
 8000924:	2302      	movs	r3, #2
 8000926:	e002      	b.n	800092e <HAL_GPIO_Init+0x1e2>
 8000928:	2301      	movs	r3, #1
 800092a:	e000      	b.n	800092e <HAL_GPIO_Init+0x1e2>
 800092c:	2300      	movs	r3, #0
 800092e:	697a      	ldr	r2, [r7, #20]
 8000930:	f002 0203 	and.w	r2, r2, #3
 8000934:	0092      	lsls	r2, r2, #2
 8000936:	4093      	lsls	r3, r2
 8000938:	693a      	ldr	r2, [r7, #16]
 800093a:	4313      	orrs	r3, r2
 800093c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800093e:	4937      	ldr	r1, [pc, #220]	; (8000a1c <HAL_GPIO_Init+0x2d0>)
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	089b      	lsrs	r3, r3, #2
 8000944:	3302      	adds	r3, #2
 8000946:	693a      	ldr	r2, [r7, #16]
 8000948:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800094c:	4b37      	ldr	r3, [pc, #220]	; (8000a2c <HAL_GPIO_Init+0x2e0>)
 800094e:	689b      	ldr	r3, [r3, #8]
 8000950:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000952:	68fb      	ldr	r3, [r7, #12]
 8000954:	43db      	mvns	r3, r3
 8000956:	693a      	ldr	r2, [r7, #16]
 8000958:	4013      	ands	r3, r2
 800095a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000964:	2b00      	cmp	r3, #0
 8000966:	d003      	beq.n	8000970 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000968:	693a      	ldr	r2, [r7, #16]
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	4313      	orrs	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000970:	4a2e      	ldr	r2, [pc, #184]	; (8000a2c <HAL_GPIO_Init+0x2e0>)
 8000972:	693b      	ldr	r3, [r7, #16]
 8000974:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000976:	4b2d      	ldr	r3, [pc, #180]	; (8000a2c <HAL_GPIO_Init+0x2e0>)
 8000978:	68db      	ldr	r3, [r3, #12]
 800097a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	43db      	mvns	r3, r3
 8000980:	693a      	ldr	r2, [r7, #16]
 8000982:	4013      	ands	r3, r2
 8000984:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000986:	683b      	ldr	r3, [r7, #0]
 8000988:	685b      	ldr	r3, [r3, #4]
 800098a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800098e:	2b00      	cmp	r3, #0
 8000990:	d003      	beq.n	800099a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	4313      	orrs	r3, r2
 8000998:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800099a:	4a24      	ldr	r2, [pc, #144]	; (8000a2c <HAL_GPIO_Init+0x2e0>)
 800099c:	693b      	ldr	r3, [r7, #16]
 800099e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80009a0:	4b22      	ldr	r3, [pc, #136]	; (8000a2c <HAL_GPIO_Init+0x2e0>)
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	43db      	mvns	r3, r3
 80009aa:	693a      	ldr	r2, [r7, #16]
 80009ac:	4013      	ands	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	685b      	ldr	r3, [r3, #4]
 80009b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d003      	beq.n	80009c4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	68fb      	ldr	r3, [r7, #12]
 80009c0:	4313      	orrs	r3, r2
 80009c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009c4:	4a19      	ldr	r2, [pc, #100]	; (8000a2c <HAL_GPIO_Init+0x2e0>)
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80009ca:	4b18      	ldr	r3, [pc, #96]	; (8000a2c <HAL_GPIO_Init+0x2e0>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	43db      	mvns	r3, r3
 80009d4:	693a      	ldr	r2, [r7, #16]
 80009d6:	4013      	ands	r3, r2
 80009d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80009da:	683b      	ldr	r3, [r7, #0]
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d003      	beq.n	80009ee <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80009e6:	693a      	ldr	r2, [r7, #16]
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	4313      	orrs	r3, r2
 80009ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80009ee:	4a0f      	ldr	r2, [pc, #60]	; (8000a2c <HAL_GPIO_Init+0x2e0>)
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	3301      	adds	r3, #1
 80009f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	681a      	ldr	r2, [r3, #0]
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	fa22 f303 	lsr.w	r3, r2, r3
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	f47f aea9 	bne.w	800075c <HAL_GPIO_Init+0x10>
  }
}
 8000a0a:	bf00      	nop
 8000a0c:	bf00      	nop
 8000a0e:	371c      	adds	r7, #28
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	40021000 	.word	0x40021000
 8000a1c:	40010000 	.word	0x40010000
 8000a20:	48000400 	.word	0x48000400
 8000a24:	48000800 	.word	0x48000800
 8000a28:	48000c00 	.word	0x48000c00
 8000a2c:	40010400 	.word	0x40010400

08000a30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
 8000a38:	460b      	mov	r3, r1
 8000a3a:	807b      	strh	r3, [r7, #2]
 8000a3c:	4613      	mov	r3, r2
 8000a3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000a40:	787b      	ldrb	r3, [r7, #1]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d003      	beq.n	8000a4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a46:	887a      	ldrh	r2, [r7, #2]
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000a4c:	e002      	b.n	8000a54 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a4e:	887a      	ldrh	r2, [r7, #2]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000a54:	bf00      	nop
 8000a56:	370c      	adds	r7, #12
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5e:	4770      	bx	lr

08000a60 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
 8000a68:	460b      	mov	r3, r1
 8000a6a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	695b      	ldr	r3, [r3, #20]
 8000a70:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000a72:	887a      	ldrh	r2, [r7, #2]
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	4013      	ands	r3, r2
 8000a78:	041a      	lsls	r2, r3, #16
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	43d9      	mvns	r1, r3
 8000a7e:	887b      	ldrh	r3, [r7, #2]
 8000a80:	400b      	ands	r3, r1
 8000a82:	431a      	orrs	r2, r3
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	619a      	str	r2, [r3, #24]
}
 8000a88:	bf00      	nop
 8000a8a:	3714      	adds	r7, #20
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000a98:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a04      	ldr	r2, [pc, #16]	; (8000ab0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8000a9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aa2:	6013      	str	r3, [r2, #0]
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	40007000 	.word	0x40007000

08000ab4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ab8:	4b04      	ldr	r3, [pc, #16]	; (8000acc <HAL_PWREx_GetVoltageRange+0x18>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop
 8000acc:	40007000 	.word	0x40007000

08000ad0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	b085      	sub	sp, #20
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000ade:	d130      	bne.n	8000b42 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ae0:	4b23      	ldr	r3, [pc, #140]	; (8000b70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000ae8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000aec:	d038      	beq.n	8000b60 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aee:	4b20      	ldr	r3, [pc, #128]	; (8000b70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000af6:	4a1e      	ldr	r2, [pc, #120]	; (8000b70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000af8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000afc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000afe:	4b1d      	ldr	r3, [pc, #116]	; (8000b74 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	2232      	movs	r2, #50	; 0x32
 8000b04:	fb02 f303 	mul.w	r3, r2, r3
 8000b08:	4a1b      	ldr	r2, [pc, #108]	; (8000b78 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b0e:	0c9b      	lsrs	r3, r3, #18
 8000b10:	3301      	adds	r3, #1
 8000b12:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b14:	e002      	b.n	8000b1c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000b16:	68fb      	ldr	r3, [r7, #12]
 8000b18:	3b01      	subs	r3, #1
 8000b1a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000b1c:	4b14      	ldr	r3, [pc, #80]	; (8000b70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b1e:	695b      	ldr	r3, [r3, #20]
 8000b20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b28:	d102      	bne.n	8000b30 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d1f2      	bne.n	8000b16 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000b30:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b32:	695b      	ldr	r3, [r3, #20]
 8000b34:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b3c:	d110      	bne.n	8000b60 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000b3e:	2303      	movs	r3, #3
 8000b40:	e00f      	b.n	8000b62 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000b42:	4b0b      	ldr	r3, [pc, #44]	; (8000b70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000b4e:	d007      	beq.n	8000b60 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b50:	4b07      	ldr	r3, [pc, #28]	; (8000b70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000b58:	4a05      	ldr	r2, [pc, #20]	; (8000b70 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b5e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3714      	adds	r7, #20
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	40007000 	.word	0x40007000
 8000b74:	20000000 	.word	0x20000000
 8000b78:	431bde83 	.word	0x431bde83

08000b7c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08a      	sub	sp, #40	; 0x28
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d102      	bne.n	8000b90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	f000 bc4f 	b.w	800142e <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b90:	4b97      	ldr	r3, [pc, #604]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000b92:	689b      	ldr	r3, [r3, #8]
 8000b94:	f003 030c 	and.w	r3, r3, #12
 8000b98:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b9a:	4b95      	ldr	r3, [pc, #596]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000b9c:	68db      	ldr	r3, [r3, #12]
 8000b9e:	f003 0303 	and.w	r3, r3, #3
 8000ba2:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f003 0310 	and.w	r3, r3, #16
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	f000 80e6 	beq.w	8000d7e <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000bb2:	6a3b      	ldr	r3, [r7, #32]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d007      	beq.n	8000bc8 <HAL_RCC_OscConfig+0x4c>
 8000bb8:	6a3b      	ldr	r3, [r7, #32]
 8000bba:	2b0c      	cmp	r3, #12
 8000bbc:	f040 808d 	bne.w	8000cda <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000bc0:	69fb      	ldr	r3, [r7, #28]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	f040 8089 	bne.w	8000cda <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000bc8:	4b89      	ldr	r3, [pc, #548]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f003 0302 	and.w	r3, r3, #2
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d006      	beq.n	8000be2 <HAL_RCC_OscConfig+0x66>
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	69db      	ldr	r3, [r3, #28]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d102      	bne.n	8000be2 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8000bdc:	2301      	movs	r3, #1
 8000bde:	f000 bc26 	b.w	800142e <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000be6:	4b82      	ldr	r3, [pc, #520]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	f003 0308 	and.w	r3, r3, #8
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d004      	beq.n	8000bfc <HAL_RCC_OscConfig+0x80>
 8000bf2:	4b7f      	ldr	r3, [pc, #508]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000bfa:	e005      	b.n	8000c08 <HAL_RCC_OscConfig+0x8c>
 8000bfc:	4b7c      	ldr	r3, [pc, #496]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000bfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000c02:	091b      	lsrs	r3, r3, #4
 8000c04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000c08:	4293      	cmp	r3, r2
 8000c0a:	d224      	bcs.n	8000c56 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c10:	4618      	mov	r0, r3
 8000c12:	f000 fda1 	bl	8001758 <RCC_SetFlashLatencyFromMSIRange>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d002      	beq.n	8000c22 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	f000 bc06 	b.w	800142e <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c22:	4b73      	ldr	r3, [pc, #460]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	4a72      	ldr	r2, [pc, #456]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c28:	f043 0308 	orr.w	r3, r3, #8
 8000c2c:	6013      	str	r3, [r2, #0]
 8000c2e:	4b70      	ldr	r3, [pc, #448]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c3a:	496d      	ldr	r1, [pc, #436]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c40:	4b6b      	ldr	r3, [pc, #428]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6a1b      	ldr	r3, [r3, #32]
 8000c4c:	021b      	lsls	r3, r3, #8
 8000c4e:	4968      	ldr	r1, [pc, #416]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c50:	4313      	orrs	r3, r2
 8000c52:	604b      	str	r3, [r1, #4]
 8000c54:	e025      	b.n	8000ca2 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c56:	4b66      	ldr	r3, [pc, #408]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4a65      	ldr	r2, [pc, #404]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c5c:	f043 0308 	orr.w	r3, r3, #8
 8000c60:	6013      	str	r3, [r2, #0]
 8000c62:	4b63      	ldr	r3, [pc, #396]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c6e:	4960      	ldr	r1, [pc, #384]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c70:	4313      	orrs	r3, r2
 8000c72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c74:	4b5e      	ldr	r3, [pc, #376]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	6a1b      	ldr	r3, [r3, #32]
 8000c80:	021b      	lsls	r3, r3, #8
 8000c82:	495b      	ldr	r1, [pc, #364]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000c84:	4313      	orrs	r3, r2
 8000c86:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000c88:	6a3b      	ldr	r3, [r7, #32]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d109      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c92:	4618      	mov	r0, r3
 8000c94:	f000 fd60 	bl	8001758 <RCC_SetFlashLatencyFromMSIRange>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d001      	beq.n	8000ca2 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	e3c5      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000ca2:	f000 fccd 	bl	8001640 <HAL_RCC_GetSysClockFreq>
 8000ca6:	4602      	mov	r2, r0
 8000ca8:	4b51      	ldr	r3, [pc, #324]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	091b      	lsrs	r3, r3, #4
 8000cae:	f003 030f 	and.w	r3, r3, #15
 8000cb2:	4950      	ldr	r1, [pc, #320]	; (8000df4 <HAL_RCC_OscConfig+0x278>)
 8000cb4:	5ccb      	ldrb	r3, [r1, r3]
 8000cb6:	f003 031f 	and.w	r3, r3, #31
 8000cba:	fa22 f303 	lsr.w	r3, r2, r3
 8000cbe:	4a4e      	ldr	r2, [pc, #312]	; (8000df8 <HAL_RCC_OscConfig+0x27c>)
 8000cc0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000cc2:	4b4e      	ldr	r3, [pc, #312]	; (8000dfc <HAL_RCC_OscConfig+0x280>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fbda 	bl	8000480 <HAL_InitTick>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8000cd0:	7dfb      	ldrb	r3, [r7, #23]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d052      	beq.n	8000d7c <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8000cd6:	7dfb      	ldrb	r3, [r7, #23]
 8000cd8:	e3a9      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	69db      	ldr	r3, [r3, #28]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d032      	beq.n	8000d48 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000ce2:	4b43      	ldr	r3, [pc, #268]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4a42      	ldr	r2, [pc, #264]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000cee:	f7ff fc17 	bl	8000520 <HAL_GetTick>
 8000cf2:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000cf4:	e008      	b.n	8000d08 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000cf6:	f7ff fc13 	bl	8000520 <HAL_GetTick>
 8000cfa:	4602      	mov	r2, r0
 8000cfc:	69bb      	ldr	r3, [r7, #24]
 8000cfe:	1ad3      	subs	r3, r2, r3
 8000d00:	2b02      	cmp	r3, #2
 8000d02:	d901      	bls.n	8000d08 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8000d04:	2303      	movs	r3, #3
 8000d06:	e392      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000d08:	4b39      	ldr	r3, [pc, #228]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	f003 0302 	and.w	r3, r3, #2
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d0f0      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d14:	4b36      	ldr	r3, [pc, #216]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a35      	ldr	r2, [pc, #212]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d1a:	f043 0308 	orr.w	r3, r3, #8
 8000d1e:	6013      	str	r3, [r2, #0]
 8000d20:	4b33      	ldr	r3, [pc, #204]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d2c:	4930      	ldr	r1, [pc, #192]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d32:	4b2f      	ldr	r3, [pc, #188]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	6a1b      	ldr	r3, [r3, #32]
 8000d3e:	021b      	lsls	r3, r3, #8
 8000d40:	492b      	ldr	r1, [pc, #172]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d42:	4313      	orrs	r3, r2
 8000d44:	604b      	str	r3, [r1, #4]
 8000d46:	e01a      	b.n	8000d7e <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000d48:	4b29      	ldr	r3, [pc, #164]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a28      	ldr	r2, [pc, #160]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d4e:	f023 0301 	bic.w	r3, r3, #1
 8000d52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d54:	f7ff fbe4 	bl	8000520 <HAL_GetTick>
 8000d58:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d5a:	e008      	b.n	8000d6e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d5c:	f7ff fbe0 	bl	8000520 <HAL_GetTick>
 8000d60:	4602      	mov	r2, r0
 8000d62:	69bb      	ldr	r3, [r7, #24]
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	2b02      	cmp	r3, #2
 8000d68:	d901      	bls.n	8000d6e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000d6a:	2303      	movs	r3, #3
 8000d6c:	e35f      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d6e:	4b20      	ldr	r3, [pc, #128]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0302 	and.w	r3, r3, #2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d1f0      	bne.n	8000d5c <HAL_RCC_OscConfig+0x1e0>
 8000d7a:	e000      	b.n	8000d7e <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d7c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d073      	beq.n	8000e72 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000d8a:	6a3b      	ldr	r3, [r7, #32]
 8000d8c:	2b08      	cmp	r3, #8
 8000d8e:	d005      	beq.n	8000d9c <HAL_RCC_OscConfig+0x220>
 8000d90:	6a3b      	ldr	r3, [r7, #32]
 8000d92:	2b0c      	cmp	r3, #12
 8000d94:	d10e      	bne.n	8000db4 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000d96:	69fb      	ldr	r3, [r7, #28]
 8000d98:	2b03      	cmp	r3, #3
 8000d9a:	d10b      	bne.n	8000db4 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d9c:	4b14      	ldr	r3, [pc, #80]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d063      	beq.n	8000e70 <HAL_RCC_OscConfig+0x2f4>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d15f      	bne.n	8000e70 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e33c      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000dbc:	d106      	bne.n	8000dcc <HAL_RCC_OscConfig+0x250>
 8000dbe:	4b0c      	ldr	r3, [pc, #48]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a0b      	ldr	r2, [pc, #44]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000dc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dc8:	6013      	str	r3, [r2, #0]
 8000dca:	e025      	b.n	8000e18 <HAL_RCC_OscConfig+0x29c>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000dd4:	d114      	bne.n	8000e00 <HAL_RCC_OscConfig+0x284>
 8000dd6:	4b06      	ldr	r3, [pc, #24]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a05      	ldr	r2, [pc, #20]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000ddc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000de0:	6013      	str	r3, [r2, #0]
 8000de2:	4b03      	ldr	r3, [pc, #12]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a02      	ldr	r2, [pc, #8]	; (8000df0 <HAL_RCC_OscConfig+0x274>)
 8000de8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000dec:	6013      	str	r3, [r2, #0]
 8000dee:	e013      	b.n	8000e18 <HAL_RCC_OscConfig+0x29c>
 8000df0:	40021000 	.word	0x40021000
 8000df4:	080018a8 	.word	0x080018a8
 8000df8:	20000000 	.word	0x20000000
 8000dfc:	20000004 	.word	0x20000004
 8000e00:	4b8f      	ldr	r3, [pc, #572]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	4a8e      	ldr	r2, [pc, #568]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000e06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e0a:	6013      	str	r3, [r2, #0]
 8000e0c:	4b8c      	ldr	r3, [pc, #560]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a8b      	ldr	r2, [pc, #556]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000e12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	d013      	beq.n	8000e48 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e20:	f7ff fb7e 	bl	8000520 <HAL_GetTick>
 8000e24:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e26:	e008      	b.n	8000e3a <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e28:	f7ff fb7a 	bl	8000520 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	69bb      	ldr	r3, [r7, #24]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b64      	cmp	r3, #100	; 0x64
 8000e34:	d901      	bls.n	8000e3a <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e2f9      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000e3a:	4b81      	ldr	r3, [pc, #516]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0f0      	beq.n	8000e28 <HAL_RCC_OscConfig+0x2ac>
 8000e46:	e014      	b.n	8000e72 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e48:	f7ff fb6a 	bl	8000520 <HAL_GetTick>
 8000e4c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e4e:	e008      	b.n	8000e62 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e50:	f7ff fb66 	bl	8000520 <HAL_GetTick>
 8000e54:	4602      	mov	r2, r0
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	2b64      	cmp	r3, #100	; 0x64
 8000e5c:	d901      	bls.n	8000e62 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	e2e5      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e62:	4b77      	ldr	r3, [pc, #476]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d1f0      	bne.n	8000e50 <HAL_RCC_OscConfig+0x2d4>
 8000e6e:	e000      	b.n	8000e72 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d060      	beq.n	8000f40 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000e7e:	6a3b      	ldr	r3, [r7, #32]
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	d005      	beq.n	8000e90 <HAL_RCC_OscConfig+0x314>
 8000e84:	6a3b      	ldr	r3, [r7, #32]
 8000e86:	2b0c      	cmp	r3, #12
 8000e88:	d119      	bne.n	8000ebe <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d116      	bne.n	8000ebe <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e90:	4b6b      	ldr	r3, [pc, #428]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d005      	beq.n	8000ea8 <HAL_RCC_OscConfig+0x32c>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	68db      	ldr	r3, [r3, #12]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d101      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e2c2      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ea8:	4b65      	ldr	r3, [pc, #404]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000eaa:	685b      	ldr	r3, [r3, #4]
 8000eac:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	691b      	ldr	r3, [r3, #16]
 8000eb4:	061b      	lsls	r3, r3, #24
 8000eb6:	4962      	ldr	r1, [pc, #392]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000eb8:	4313      	orrs	r3, r2
 8000eba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ebc:	e040      	b.n	8000f40 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d023      	beq.n	8000f0e <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ec6:	4b5e      	ldr	r3, [pc, #376]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a5d      	ldr	r2, [pc, #372]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000ecc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ed2:	f7ff fb25 	bl	8000520 <HAL_GetTick>
 8000ed6:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ed8:	e008      	b.n	8000eec <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000eda:	f7ff fb21 	bl	8000520 <HAL_GetTick>
 8000ede:	4602      	mov	r2, r0
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	1ad3      	subs	r3, r2, r3
 8000ee4:	2b02      	cmp	r3, #2
 8000ee6:	d901      	bls.n	8000eec <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	e2a0      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000eec:	4b54      	ldr	r3, [pc, #336]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d0f0      	beq.n	8000eda <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ef8:	4b51      	ldr	r3, [pc, #324]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	691b      	ldr	r3, [r3, #16]
 8000f04:	061b      	lsls	r3, r3, #24
 8000f06:	494e      	ldr	r1, [pc, #312]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	604b      	str	r3, [r1, #4]
 8000f0c:	e018      	b.n	8000f40 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f0e:	4b4c      	ldr	r3, [pc, #304]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a4b      	ldr	r2, [pc, #300]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000f14:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f18:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f1a:	f7ff fb01 	bl	8000520 <HAL_GetTick>
 8000f1e:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f20:	e008      	b.n	8000f34 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f22:	f7ff fafd 	bl	8000520 <HAL_GetTick>
 8000f26:	4602      	mov	r2, r0
 8000f28:	69bb      	ldr	r3, [r7, #24]
 8000f2a:	1ad3      	subs	r3, r2, r3
 8000f2c:	2b02      	cmp	r3, #2
 8000f2e:	d901      	bls.n	8000f34 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8000f30:	2303      	movs	r3, #3
 8000f32:	e27c      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000f34:	4b42      	ldr	r3, [pc, #264]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d1f0      	bne.n	8000f22 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f003 0308 	and.w	r3, r3, #8
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	f000 8082 	beq.w	8001052 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d05f      	beq.n	8001016 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8000f56:	4b3a      	ldr	r3, [pc, #232]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000f58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f5c:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	699a      	ldr	r2, [r3, #24]
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	f003 0310 	and.w	r3, r3, #16
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d037      	beq.n	8000fdc <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8000f6c:	693b      	ldr	r3, [r7, #16]
 8000f6e:	f003 0302 	and.w	r3, r3, #2
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d006      	beq.n	8000f84 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d101      	bne.n	8000f84 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8000f80:	2301      	movs	r3, #1
 8000f82:	e254      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8000f84:	693b      	ldr	r3, [r7, #16]
 8000f86:	f003 0301 	and.w	r3, r3, #1
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d01b      	beq.n	8000fc6 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8000f8e:	4b2c      	ldr	r3, [pc, #176]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000f90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000f94:	4a2a      	ldr	r2, [pc, #168]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000f96:	f023 0301 	bic.w	r3, r3, #1
 8000f9a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8000f9e:	f7ff fabf 	bl	8000520 <HAL_GetTick>
 8000fa2:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fa4:	e008      	b.n	8000fb8 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fa6:	f7ff fabb 	bl	8000520 <HAL_GetTick>
 8000faa:	4602      	mov	r2, r0
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	1ad3      	subs	r3, r2, r3
 8000fb0:	2b11      	cmp	r3, #17
 8000fb2:	d901      	bls.n	8000fb8 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8000fb4:	2303      	movs	r3, #3
 8000fb6:	e23a      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fb8:	4b21      	ldr	r3, [pc, #132]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1ef      	bne.n	8000fa6 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8000fc6:	4b1e      	ldr	r3, [pc, #120]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fcc:	f023 0210 	bic.w	r2, r3, #16
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	491a      	ldr	r1, [pc, #104]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fdc:	4b18      	ldr	r3, [pc, #96]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000fde:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fe2:	4a17      	ldr	r2, [pc, #92]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8000fe4:	f043 0301 	orr.w	r3, r3, #1
 8000fe8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fec:	f7ff fa98 	bl	8000520 <HAL_GetTick>
 8000ff0:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000ff2:	e008      	b.n	8001006 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000ff4:	f7ff fa94 	bl	8000520 <HAL_GetTick>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	69bb      	ldr	r3, [r7, #24]
 8000ffc:	1ad3      	subs	r3, r2, r3
 8000ffe:	2b11      	cmp	r3, #17
 8001000:	d901      	bls.n	8001006 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001002:	2303      	movs	r3, #3
 8001004:	e213      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001006:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8001008:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800100c:	f003 0302 	and.w	r3, r3, #2
 8001010:	2b00      	cmp	r3, #0
 8001012:	d0ef      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x478>
 8001014:	e01d      	b.n	8001052 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001016:	4b0a      	ldr	r3, [pc, #40]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 8001018:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800101c:	4a08      	ldr	r2, [pc, #32]	; (8001040 <HAL_RCC_OscConfig+0x4c4>)
 800101e:	f023 0301 	bic.w	r3, r3, #1
 8001022:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001026:	f7ff fa7b 	bl	8000520 <HAL_GetTick>
 800102a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800102c:	e00a      	b.n	8001044 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800102e:	f7ff fa77 	bl	8000520 <HAL_GetTick>
 8001032:	4602      	mov	r2, r0
 8001034:	69bb      	ldr	r3, [r7, #24]
 8001036:	1ad3      	subs	r3, r2, r3
 8001038:	2b11      	cmp	r3, #17
 800103a:	d903      	bls.n	8001044 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 800103c:	2303      	movs	r3, #3
 800103e:	e1f6      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
 8001040:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001044:	4ba9      	ldr	r3, [pc, #676]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001046:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d1ed      	bne.n	800102e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f003 0304 	and.w	r3, r3, #4
 800105a:	2b00      	cmp	r3, #0
 800105c:	f000 80bd 	beq.w	80011da <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001060:	2300      	movs	r3, #0
 8001062:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001066:	4ba1      	ldr	r3, [pc, #644]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800106a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d10e      	bne.n	8001090 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001072:	4b9e      	ldr	r3, [pc, #632]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001074:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001076:	4a9d      	ldr	r2, [pc, #628]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001078:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800107c:	6593      	str	r3, [r2, #88]	; 0x58
 800107e:	4b9b      	ldr	r3, [pc, #620]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001086:	60fb      	str	r3, [r7, #12]
 8001088:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800108a:	2301      	movs	r3, #1
 800108c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001090:	4b97      	ldr	r3, [pc, #604]	; (80012f0 <HAL_RCC_OscConfig+0x774>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001098:	2b00      	cmp	r3, #0
 800109a:	d118      	bne.n	80010ce <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800109c:	4b94      	ldr	r3, [pc, #592]	; (80012f0 <HAL_RCC_OscConfig+0x774>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a93      	ldr	r2, [pc, #588]	; (80012f0 <HAL_RCC_OscConfig+0x774>)
 80010a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010a8:	f7ff fa3a 	bl	8000520 <HAL_GetTick>
 80010ac:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010ae:	e008      	b.n	80010c2 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010b0:	f7ff fa36 	bl	8000520 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	2b02      	cmp	r3, #2
 80010bc:	d901      	bls.n	80010c2 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 80010be:	2303      	movs	r3, #3
 80010c0:	e1b5      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010c2:	4b8b      	ldr	r3, [pc, #556]	; (80012f0 <HAL_RCC_OscConfig+0x774>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d0f0      	beq.n	80010b0 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d02c      	beq.n	8001134 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80010da:	4b84      	ldr	r3, [pc, #528]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80010dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80010e0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ec:	497f      	ldr	r1, [pc, #508]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80010ee:	4313      	orrs	r3, r2
 80010f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	689b      	ldr	r3, [r3, #8]
 80010f8:	f003 0304 	and.w	r3, r3, #4
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d010      	beq.n	8001122 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001100:	4b7a      	ldr	r3, [pc, #488]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001102:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001106:	4a79      	ldr	r2, [pc, #484]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001108:	f043 0304 	orr.w	r3, r3, #4
 800110c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001110:	4b76      	ldr	r3, [pc, #472]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001112:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001116:	4a75      	ldr	r2, [pc, #468]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001120:	e018      	b.n	8001154 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001122:	4b72      	ldr	r3, [pc, #456]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001128:	4a70      	ldr	r2, [pc, #448]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 800112a:	f043 0301 	orr.w	r3, r3, #1
 800112e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001132:	e00f      	b.n	8001154 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001134:	4b6d      	ldr	r3, [pc, #436]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800113a:	4a6c      	ldr	r2, [pc, #432]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 800113c:	f023 0301 	bic.w	r3, r3, #1
 8001140:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001144:	4b69      	ldr	r3, [pc, #420]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001146:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800114a:	4a68      	ldr	r2, [pc, #416]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 800114c:	f023 0304 	bic.w	r3, r3, #4
 8001150:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d016      	beq.n	800118a <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800115c:	f7ff f9e0 	bl	8000520 <HAL_GetTick>
 8001160:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001162:	e00a      	b.n	800117a <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001164:	f7ff f9dc 	bl	8000520 <HAL_GetTick>
 8001168:	4602      	mov	r2, r0
 800116a:	69bb      	ldr	r3, [r7, #24]
 800116c:	1ad3      	subs	r3, r2, r3
 800116e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001172:	4293      	cmp	r3, r2
 8001174:	d901      	bls.n	800117a <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8001176:	2303      	movs	r3, #3
 8001178:	e159      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800117a:	4b5c      	ldr	r3, [pc, #368]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 800117c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001180:	f003 0302 	and.w	r3, r3, #2
 8001184:	2b00      	cmp	r3, #0
 8001186:	d0ed      	beq.n	8001164 <HAL_RCC_OscConfig+0x5e8>
 8001188:	e01d      	b.n	80011c6 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800118a:	f7ff f9c9 	bl	8000520 <HAL_GetTick>
 800118e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001190:	e00a      	b.n	80011a8 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001192:	f7ff f9c5 	bl	8000520 <HAL_GetTick>
 8001196:	4602      	mov	r2, r0
 8001198:	69bb      	ldr	r3, [r7, #24]
 800119a:	1ad3      	subs	r3, r2, r3
 800119c:	f241 3288 	movw	r2, #5000	; 0x1388
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d901      	bls.n	80011a8 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 80011a4:	2303      	movs	r3, #3
 80011a6:	e142      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011a8:	4b50      	ldr	r3, [pc, #320]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80011aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011ae:	f003 0302 	and.w	r3, r3, #2
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1ed      	bne.n	8001192 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 80011b6:	4b4d      	ldr	r3, [pc, #308]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80011b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80011bc:	4a4b      	ldr	r2, [pc, #300]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80011be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011c2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011ca:	2b01      	cmp	r3, #1
 80011cc:	d105      	bne.n	80011da <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011ce:	4b47      	ldr	r3, [pc, #284]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80011d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d2:	4a46      	ldr	r2, [pc, #280]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80011d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011d8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0320 	and.w	r3, r3, #32
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d03c      	beq.n	8001260 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d01c      	beq.n	8001228 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80011ee:	4b3f      	ldr	r3, [pc, #252]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80011f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80011f4:	4a3d      	ldr	r2, [pc, #244]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80011f6:	f043 0301 	orr.w	r3, r3, #1
 80011fa:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011fe:	f7ff f98f 	bl	8000520 <HAL_GetTick>
 8001202:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001204:	e008      	b.n	8001218 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001206:	f7ff f98b 	bl	8000520 <HAL_GetTick>
 800120a:	4602      	mov	r2, r0
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	2b02      	cmp	r3, #2
 8001212:	d901      	bls.n	8001218 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 8001214:	2303      	movs	r3, #3
 8001216:	e10a      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001218:	4b34      	ldr	r3, [pc, #208]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 800121a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800121e:	f003 0302 	and.w	r3, r3, #2
 8001222:	2b00      	cmp	r3, #0
 8001224:	d0ef      	beq.n	8001206 <HAL_RCC_OscConfig+0x68a>
 8001226:	e01b      	b.n	8001260 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001228:	4b30      	ldr	r3, [pc, #192]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 800122a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800122e:	4a2f      	ldr	r2, [pc, #188]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001230:	f023 0301 	bic.w	r3, r3, #1
 8001234:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001238:	f7ff f972 	bl	8000520 <HAL_GetTick>
 800123c:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800123e:	e008      	b.n	8001252 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001240:	f7ff f96e 	bl	8000520 <HAL_GetTick>
 8001244:	4602      	mov	r2, r0
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	1ad3      	subs	r3, r2, r3
 800124a:	2b02      	cmp	r3, #2
 800124c:	d901      	bls.n	8001252 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 800124e:	2303      	movs	r3, #3
 8001250:	e0ed      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001252:	4b26      	ldr	r3, [pc, #152]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001254:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1ef      	bne.n	8001240 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001264:	2b00      	cmp	r3, #0
 8001266:	f000 80e1 	beq.w	800142c <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126e:	2b02      	cmp	r3, #2
 8001270:	f040 80b5 	bne.w	80013de <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001274:	4b1d      	ldr	r3, [pc, #116]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 8001276:	68db      	ldr	r3, [r3, #12]
 8001278:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	f003 0203 	and.w	r2, r3, #3
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001284:	429a      	cmp	r2, r3
 8001286:	d124      	bne.n	80012d2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001292:	3b01      	subs	r3, #1
 8001294:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001296:	429a      	cmp	r2, r3
 8001298:	d11b      	bne.n	80012d2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800129a:	69fb      	ldr	r3, [r7, #28]
 800129c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012a4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d113      	bne.n	80012d2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012aa:	69fb      	ldr	r3, [r7, #28]
 80012ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012b4:	085b      	lsrs	r3, r3, #1
 80012b6:	3b01      	subs	r3, #1
 80012b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012ba:	429a      	cmp	r2, r3
 80012bc:	d109      	bne.n	80012d2 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80012be:	69fb      	ldr	r3, [r7, #28]
 80012c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012c8:	085b      	lsrs	r3, r3, #1
 80012ca:	3b01      	subs	r3, #1
 80012cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d05f      	beq.n	8001392 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80012d2:	6a3b      	ldr	r3, [r7, #32]
 80012d4:	2b0c      	cmp	r3, #12
 80012d6:	d05a      	beq.n	800138e <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80012d8:	4b04      	ldr	r3, [pc, #16]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a03      	ldr	r2, [pc, #12]	; (80012ec <HAL_RCC_OscConfig+0x770>)
 80012de:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80012e2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012e4:	f7ff f91c 	bl	8000520 <HAL_GetTick>
 80012e8:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012ea:	e00c      	b.n	8001306 <HAL_RCC_OscConfig+0x78a>
 80012ec:	40021000 	.word	0x40021000
 80012f0:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012f4:	f7ff f914 	bl	8000520 <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	69bb      	ldr	r3, [r7, #24]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d901      	bls.n	8001306 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8001302:	2303      	movs	r3, #3
 8001304:	e093      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001306:	4b4c      	ldr	r3, [pc, #304]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d1f0      	bne.n	80012f4 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001312:	4b49      	ldr	r3, [pc, #292]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 8001314:	68da      	ldr	r2, [r3, #12]
 8001316:	4b49      	ldr	r3, [pc, #292]	; (800143c <HAL_RCC_OscConfig+0x8c0>)
 8001318:	4013      	ands	r3, r2
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001322:	3a01      	subs	r2, #1
 8001324:	0112      	lsls	r2, r2, #4
 8001326:	4311      	orrs	r1, r2
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800132c:	0212      	lsls	r2, r2, #8
 800132e:	4311      	orrs	r1, r2
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001334:	0852      	lsrs	r2, r2, #1
 8001336:	3a01      	subs	r2, #1
 8001338:	0552      	lsls	r2, r2, #21
 800133a:	4311      	orrs	r1, r2
 800133c:	687a      	ldr	r2, [r7, #4]
 800133e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001340:	0852      	lsrs	r2, r2, #1
 8001342:	3a01      	subs	r2, #1
 8001344:	0652      	lsls	r2, r2, #25
 8001346:	430a      	orrs	r2, r1
 8001348:	493b      	ldr	r1, [pc, #236]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 800134a:	4313      	orrs	r3, r2
 800134c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800134e:	4b3a      	ldr	r3, [pc, #232]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4a39      	ldr	r2, [pc, #228]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 8001354:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001358:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800135a:	4b37      	ldr	r3, [pc, #220]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	4a36      	ldr	r2, [pc, #216]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 8001360:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001364:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001366:	f7ff f8db 	bl	8000520 <HAL_GetTick>
 800136a:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800136c:	e008      	b.n	8001380 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800136e:	f7ff f8d7 	bl	8000520 <HAL_GetTick>
 8001372:	4602      	mov	r2, r0
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d901      	bls.n	8001380 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e056      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001380:	4b2d      	ldr	r3, [pc, #180]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d0f0      	beq.n	800136e <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800138c:	e04e      	b.n	800142c <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e04d      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001392:	4b29      	ldr	r3, [pc, #164]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800139a:	2b00      	cmp	r3, #0
 800139c:	d146      	bne.n	800142c <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800139e:	4b26      	ldr	r3, [pc, #152]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	4a25      	ldr	r2, [pc, #148]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 80013a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013a8:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013aa:	4b23      	ldr	r3, [pc, #140]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	4a22      	ldr	r2, [pc, #136]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 80013b0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80013b4:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80013b6:	f7ff f8b3 	bl	8000520 <HAL_GetTick>
 80013ba:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013bc:	e008      	b.n	80013d0 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013be:	f7ff f8af 	bl	8000520 <HAL_GetTick>
 80013c2:	4602      	mov	r2, r0
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	1ad3      	subs	r3, r2, r3
 80013c8:	2b02      	cmp	r3, #2
 80013ca:	d901      	bls.n	80013d0 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 80013cc:	2303      	movs	r3, #3
 80013ce:	e02e      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013d0:	4b19      	ldr	r3, [pc, #100]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d0f0      	beq.n	80013be <HAL_RCC_OscConfig+0x842>
 80013dc:	e026      	b.n	800142c <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013de:	6a3b      	ldr	r3, [r7, #32]
 80013e0:	2b0c      	cmp	r3, #12
 80013e2:	d021      	beq.n	8001428 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013e4:	4b14      	ldr	r3, [pc, #80]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a13      	ldr	r2, [pc, #76]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 80013ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f0:	f7ff f896 	bl	8000520 <HAL_GetTick>
 80013f4:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013f6:	e008      	b.n	800140a <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013f8:	f7ff f892 	bl	8000520 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	69bb      	ldr	r3, [r7, #24]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	2b02      	cmp	r3, #2
 8001404:	d901      	bls.n	800140a <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8001406:	2303      	movs	r3, #3
 8001408:	e011      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800140a:	4b0b      	ldr	r3, [pc, #44]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001412:	2b00      	cmp	r3, #0
 8001414:	d1f0      	bne.n	80013f8 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8001416:	4b08      	ldr	r3, [pc, #32]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 8001418:	68db      	ldr	r3, [r3, #12]
 800141a:	4a07      	ldr	r2, [pc, #28]	; (8001438 <HAL_RCC_OscConfig+0x8bc>)
 800141c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001420:	f023 0303 	bic.w	r3, r3, #3
 8001424:	60d3      	str	r3, [r2, #12]
 8001426:	e001      	b.n	800142c <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001428:	2301      	movs	r3, #1
 800142a:	e000      	b.n	800142e <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3728      	adds	r7, #40	; 0x28
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	40021000 	.word	0x40021000
 800143c:	f99f808c 	.word	0xf99f808c

08001440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e0e7      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001454:	4b75      	ldr	r3, [pc, #468]	; (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 0307 	and.w	r3, r3, #7
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	429a      	cmp	r2, r3
 8001460:	d910      	bls.n	8001484 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001462:	4b72      	ldr	r3, [pc, #456]	; (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f023 0207 	bic.w	r2, r3, #7
 800146a:	4970      	ldr	r1, [pc, #448]	; (800162c <HAL_RCC_ClockConfig+0x1ec>)
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	4313      	orrs	r3, r2
 8001470:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001472:	4b6e      	ldr	r3, [pc, #440]	; (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f003 0307 	and.w	r3, r3, #7
 800147a:	683a      	ldr	r2, [r7, #0]
 800147c:	429a      	cmp	r2, r3
 800147e:	d001      	beq.n	8001484 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001480:	2301      	movs	r3, #1
 8001482:	e0cf      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f003 0302 	and.w	r3, r3, #2
 800148c:	2b00      	cmp	r3, #0
 800148e:	d010      	beq.n	80014b2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	4b66      	ldr	r3, [pc, #408]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800149c:	429a      	cmp	r2, r3
 800149e:	d908      	bls.n	80014b2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014a0:	4b63      	ldr	r3, [pc, #396]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	689b      	ldr	r3, [r3, #8]
 80014ac:	4960      	ldr	r1, [pc, #384]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014ae:	4313      	orrs	r3, r2
 80014b0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d04c      	beq.n	8001558 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	2b03      	cmp	r3, #3
 80014c4:	d107      	bne.n	80014d6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014c6:	4b5a      	ldr	r3, [pc, #360]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d121      	bne.n	8001516 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e0a6      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b02      	cmp	r3, #2
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014de:	4b54      	ldr	r3, [pc, #336]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d115      	bne.n	8001516 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e09a      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d107      	bne.n	8001506 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014f6:	4b4e      	ldr	r3, [pc, #312]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0302 	and.w	r3, r3, #2
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d109      	bne.n	8001516 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e08e      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001506:	4b4a      	ldr	r3, [pc, #296]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800150e:	2b00      	cmp	r3, #0
 8001510:	d101      	bne.n	8001516 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e086      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001516:	4b46      	ldr	r3, [pc, #280]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	f023 0203 	bic.w	r2, r3, #3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	4943      	ldr	r1, [pc, #268]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001524:	4313      	orrs	r3, r2
 8001526:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001528:	f7fe fffa 	bl	8000520 <HAL_GetTick>
 800152c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800152e:	e00a      	b.n	8001546 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001530:	f7fe fff6 	bl	8000520 <HAL_GetTick>
 8001534:	4602      	mov	r2, r0
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	1ad3      	subs	r3, r2, r3
 800153a:	f241 3288 	movw	r2, #5000	; 0x1388
 800153e:	4293      	cmp	r3, r2
 8001540:	d901      	bls.n	8001546 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001542:	2303      	movs	r3, #3
 8001544:	e06e      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001546:	4b3a      	ldr	r3, [pc, #232]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	f003 020c 	and.w	r2, r3, #12
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	009b      	lsls	r3, r3, #2
 8001554:	429a      	cmp	r2, r3
 8001556:	d1eb      	bne.n	8001530 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0302 	and.w	r3, r3, #2
 8001560:	2b00      	cmp	r3, #0
 8001562:	d010      	beq.n	8001586 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	689a      	ldr	r2, [r3, #8]
 8001568:	4b31      	ldr	r3, [pc, #196]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001570:	429a      	cmp	r2, r3
 8001572:	d208      	bcs.n	8001586 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001574:	4b2e      	ldr	r3, [pc, #184]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	492b      	ldr	r1, [pc, #172]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 8001582:	4313      	orrs	r3, r2
 8001584:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001586:	4b29      	ldr	r3, [pc, #164]	; (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0307 	and.w	r3, r3, #7
 800158e:	683a      	ldr	r2, [r7, #0]
 8001590:	429a      	cmp	r2, r3
 8001592:	d210      	bcs.n	80015b6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001594:	4b25      	ldr	r3, [pc, #148]	; (800162c <HAL_RCC_ClockConfig+0x1ec>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f023 0207 	bic.w	r2, r3, #7
 800159c:	4923      	ldr	r1, [pc, #140]	; (800162c <HAL_RCC_ClockConfig+0x1ec>)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a4:	4b21      	ldr	r3, [pc, #132]	; (800162c <HAL_RCC_ClockConfig+0x1ec>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 0307 	and.w	r3, r3, #7
 80015ac:	683a      	ldr	r2, [r7, #0]
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d001      	beq.n	80015b6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e036      	b.n	8001624 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d008      	beq.n	80015d4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80015c2:	4b1b      	ldr	r3, [pc, #108]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	68db      	ldr	r3, [r3, #12]
 80015ce:	4918      	ldr	r1, [pc, #96]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015d0:	4313      	orrs	r3, r2
 80015d2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 0308 	and.w	r3, r3, #8
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d009      	beq.n	80015f4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015e0:	4b13      	ldr	r3, [pc, #76]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015e2:	689b      	ldr	r3, [r3, #8]
 80015e4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	00db      	lsls	r3, r3, #3
 80015ee:	4910      	ldr	r1, [pc, #64]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015f4:	f000 f824 	bl	8001640 <HAL_RCC_GetSysClockFreq>
 80015f8:	4602      	mov	r2, r0
 80015fa:	4b0d      	ldr	r3, [pc, #52]	; (8001630 <HAL_RCC_ClockConfig+0x1f0>)
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	091b      	lsrs	r3, r3, #4
 8001600:	f003 030f 	and.w	r3, r3, #15
 8001604:	490b      	ldr	r1, [pc, #44]	; (8001634 <HAL_RCC_ClockConfig+0x1f4>)
 8001606:	5ccb      	ldrb	r3, [r1, r3]
 8001608:	f003 031f 	and.w	r3, r3, #31
 800160c:	fa22 f303 	lsr.w	r3, r2, r3
 8001610:	4a09      	ldr	r2, [pc, #36]	; (8001638 <HAL_RCC_ClockConfig+0x1f8>)
 8001612:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001614:	4b09      	ldr	r3, [pc, #36]	; (800163c <HAL_RCC_ClockConfig+0x1fc>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe ff31 	bl	8000480 <HAL_InitTick>
 800161e:	4603      	mov	r3, r0
 8001620:	72fb      	strb	r3, [r7, #11]

  return status;
 8001622:	7afb      	ldrb	r3, [r7, #11]
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40022000 	.word	0x40022000
 8001630:	40021000 	.word	0x40021000
 8001634:	080018a8 	.word	0x080018a8
 8001638:	20000000 	.word	0x20000000
 800163c:	20000004 	.word	0x20000004

08001640 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001640:	b480      	push	{r7}
 8001642:	b089      	sub	sp, #36	; 0x24
 8001644:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001646:	2300      	movs	r3, #0
 8001648:	61fb      	str	r3, [r7, #28]
 800164a:	2300      	movs	r3, #0
 800164c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800164e:	4b3e      	ldr	r3, [pc, #248]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	f003 030c 	and.w	r3, r3, #12
 8001656:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001658:	4b3b      	ldr	r3, [pc, #236]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	f003 0303 	and.w	r3, r3, #3
 8001660:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d005      	beq.n	8001674 <HAL_RCC_GetSysClockFreq+0x34>
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	2b0c      	cmp	r3, #12
 800166c:	d121      	bne.n	80016b2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2b01      	cmp	r3, #1
 8001672:	d11e      	bne.n	80016b2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001674:	4b34      	ldr	r3, [pc, #208]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f003 0308 	and.w	r3, r3, #8
 800167c:	2b00      	cmp	r3, #0
 800167e:	d107      	bne.n	8001690 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001680:	4b31      	ldr	r3, [pc, #196]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001682:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001686:	0a1b      	lsrs	r3, r3, #8
 8001688:	f003 030f 	and.w	r3, r3, #15
 800168c:	61fb      	str	r3, [r7, #28]
 800168e:	e005      	b.n	800169c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001690:	4b2d      	ldr	r3, [pc, #180]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	091b      	lsrs	r3, r3, #4
 8001696:	f003 030f 	and.w	r3, r3, #15
 800169a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800169c:	4a2b      	ldr	r2, [pc, #172]	; (800174c <HAL_RCC_GetSysClockFreq+0x10c>)
 800169e:	69fb      	ldr	r3, [r7, #28]
 80016a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016a4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d10d      	bne.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80016ac:	69fb      	ldr	r3, [r7, #28]
 80016ae:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016b0:	e00a      	b.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	2b04      	cmp	r3, #4
 80016b6:	d102      	bne.n	80016be <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80016b8:	4b25      	ldr	r3, [pc, #148]	; (8001750 <HAL_RCC_GetSysClockFreq+0x110>)
 80016ba:	61bb      	str	r3, [r7, #24]
 80016bc:	e004      	b.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	2b08      	cmp	r3, #8
 80016c2:	d101      	bne.n	80016c8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016c4:	4b23      	ldr	r3, [pc, #140]	; (8001754 <HAL_RCC_GetSysClockFreq+0x114>)
 80016c6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	2b0c      	cmp	r3, #12
 80016cc:	d134      	bne.n	8001738 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80016ce:	4b1e      	ldr	r3, [pc, #120]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	f003 0303 	and.w	r3, r3, #3
 80016d6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016d8:	68bb      	ldr	r3, [r7, #8]
 80016da:	2b02      	cmp	r3, #2
 80016dc:	d003      	beq.n	80016e6 <HAL_RCC_GetSysClockFreq+0xa6>
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d003      	beq.n	80016ec <HAL_RCC_GetSysClockFreq+0xac>
 80016e4:	e005      	b.n	80016f2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80016e6:	4b1a      	ldr	r3, [pc, #104]	; (8001750 <HAL_RCC_GetSysClockFreq+0x110>)
 80016e8:	617b      	str	r3, [r7, #20]
      break;
 80016ea:	e005      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80016ec:	4b19      	ldr	r3, [pc, #100]	; (8001754 <HAL_RCC_GetSysClockFreq+0x114>)
 80016ee:	617b      	str	r3, [r7, #20]
      break;
 80016f0:	e002      	b.n	80016f8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	617b      	str	r3, [r7, #20]
      break;
 80016f6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016f8:	4b13      	ldr	r3, [pc, #76]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	091b      	lsrs	r3, r3, #4
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	3301      	adds	r3, #1
 8001704:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001706:	4b10      	ldr	r3, [pc, #64]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	0a1b      	lsrs	r3, r3, #8
 800170c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001710:	697a      	ldr	r2, [r7, #20]
 8001712:	fb03 f202 	mul.w	r2, r3, r2
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	fbb2 f3f3 	udiv	r3, r2, r3
 800171c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800171e:	4b0a      	ldr	r3, [pc, #40]	; (8001748 <HAL_RCC_GetSysClockFreq+0x108>)
 8001720:	68db      	ldr	r3, [r3, #12]
 8001722:	0e5b      	lsrs	r3, r3, #25
 8001724:	f003 0303 	and.w	r3, r3, #3
 8001728:	3301      	adds	r3, #1
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800172e:	697a      	ldr	r2, [r7, #20]
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	fbb2 f3f3 	udiv	r3, r2, r3
 8001736:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001738:	69bb      	ldr	r3, [r7, #24]
}
 800173a:	4618      	mov	r0, r3
 800173c:	3724      	adds	r7, #36	; 0x24
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr
 8001746:	bf00      	nop
 8001748:	40021000 	.word	0x40021000
 800174c:	080018b8 	.word	0x080018b8
 8001750:	00f42400 	.word	0x00f42400
 8001754:	007a1200 	.word	0x007a1200

08001758 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b086      	sub	sp, #24
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001764:	4b2a      	ldr	r3, [pc, #168]	; (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001770:	f7ff f9a0 	bl	8000ab4 <HAL_PWREx_GetVoltageRange>
 8001774:	6178      	str	r0, [r7, #20]
 8001776:	e014      	b.n	80017a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001778:	4b25      	ldr	r3, [pc, #148]	; (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800177a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800177c:	4a24      	ldr	r2, [pc, #144]	; (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800177e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001782:	6593      	str	r3, [r2, #88]	; 0x58
 8001784:	4b22      	ldr	r3, [pc, #136]	; (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001786:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001788:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001790:	f7ff f990 	bl	8000ab4 <HAL_PWREx_GetVoltageRange>
 8001794:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001796:	4b1e      	ldr	r3, [pc, #120]	; (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800179a:	4a1d      	ldr	r2, [pc, #116]	; (8001810 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800179c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80017a0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017a8:	d10b      	bne.n	80017c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b80      	cmp	r3, #128	; 0x80
 80017ae:	d919      	bls.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2ba0      	cmp	r3, #160	; 0xa0
 80017b4:	d902      	bls.n	80017bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017b6:	2302      	movs	r3, #2
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	e013      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017bc:	2301      	movs	r3, #1
 80017be:	613b      	str	r3, [r7, #16]
 80017c0:	e010      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b80      	cmp	r3, #128	; 0x80
 80017c6:	d902      	bls.n	80017ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80017c8:	2303      	movs	r3, #3
 80017ca:	613b      	str	r3, [r7, #16]
 80017cc:	e00a      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2b80      	cmp	r3, #128	; 0x80
 80017d2:	d102      	bne.n	80017da <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017d4:	2302      	movs	r3, #2
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	e004      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b70      	cmp	r3, #112	; 0x70
 80017de:	d101      	bne.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017e0:	2301      	movs	r3, #1
 80017e2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017e4:	4b0b      	ldr	r3, [pc, #44]	; (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f023 0207 	bic.w	r2, r3, #7
 80017ec:	4909      	ldr	r1, [pc, #36]	; (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	4313      	orrs	r3, r2
 80017f2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017f4:	4b07      	ldr	r3, [pc, #28]	; (8001814 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 0307 	and.w	r3, r3, #7
 80017fc:	693a      	ldr	r2, [r7, #16]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d001      	beq.n	8001806 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3718      	adds	r7, #24
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40021000 	.word	0x40021000
 8001814:	40022000 	.word	0x40022000

08001818 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800181c:	4b05      	ldr	r3, [pc, #20]	; (8001834 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a04      	ldr	r2, [pc, #16]	; (8001834 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8001822:	f043 0304 	orr.w	r3, r3, #4
 8001826:	6013      	str	r3, [r2, #0]
}
 8001828:	bf00      	nop
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	40021000 	.word	0x40021000

08001838 <memset>:
 8001838:	4402      	add	r2, r0
 800183a:	4603      	mov	r3, r0
 800183c:	4293      	cmp	r3, r2
 800183e:	d100      	bne.n	8001842 <memset+0xa>
 8001840:	4770      	bx	lr
 8001842:	f803 1b01 	strb.w	r1, [r3], #1
 8001846:	e7f9      	b.n	800183c <memset+0x4>

08001848 <__libc_init_array>:
 8001848:	b570      	push	{r4, r5, r6, lr}
 800184a:	4d0d      	ldr	r5, [pc, #52]	; (8001880 <__libc_init_array+0x38>)
 800184c:	4c0d      	ldr	r4, [pc, #52]	; (8001884 <__libc_init_array+0x3c>)
 800184e:	1b64      	subs	r4, r4, r5
 8001850:	10a4      	asrs	r4, r4, #2
 8001852:	2600      	movs	r6, #0
 8001854:	42a6      	cmp	r6, r4
 8001856:	d109      	bne.n	800186c <__libc_init_array+0x24>
 8001858:	4d0b      	ldr	r5, [pc, #44]	; (8001888 <__libc_init_array+0x40>)
 800185a:	4c0c      	ldr	r4, [pc, #48]	; (800188c <__libc_init_array+0x44>)
 800185c:	f000 f818 	bl	8001890 <_init>
 8001860:	1b64      	subs	r4, r4, r5
 8001862:	10a4      	asrs	r4, r4, #2
 8001864:	2600      	movs	r6, #0
 8001866:	42a6      	cmp	r6, r4
 8001868:	d105      	bne.n	8001876 <__libc_init_array+0x2e>
 800186a:	bd70      	pop	{r4, r5, r6, pc}
 800186c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001870:	4798      	blx	r3
 8001872:	3601      	adds	r6, #1
 8001874:	e7ee      	b.n	8001854 <__libc_init_array+0xc>
 8001876:	f855 3b04 	ldr.w	r3, [r5], #4
 800187a:	4798      	blx	r3
 800187c:	3601      	adds	r6, #1
 800187e:	e7f2      	b.n	8001866 <__libc_init_array+0x1e>
 8001880:	080018e8 	.word	0x080018e8
 8001884:	080018e8 	.word	0x080018e8
 8001888:	080018e8 	.word	0x080018e8
 800188c:	080018ec 	.word	0x080018ec

08001890 <_init>:
 8001890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001892:	bf00      	nop
 8001894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001896:	bc08      	pop	{r3}
 8001898:	469e      	mov	lr, r3
 800189a:	4770      	bx	lr

0800189c <_fini>:
 800189c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800189e:	bf00      	nop
 80018a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018a2:	bc08      	pop	{r3}
 80018a4:	469e      	mov	lr, r3
 80018a6:	4770      	bx	lr
