

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc53_Pipeline_l_bias_scale_j'
================================================================
* Date:           Thu Sep 14 04:48:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.147 us|  0.147 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       42|       42|        13|          2|          2|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1032|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2288|     1568|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      562|    -|
|Register             |        -|     -|     3288|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    48|     5576|     3194|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U22856  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22857  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22858  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22859  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22860  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22861  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22862  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22863  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22864  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22865  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22866  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22867  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22868  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22869  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22870  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22871  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |mux_42_32_1_1_U22888                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22889                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22890                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22891                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22892                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22893                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22894                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22895                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22896                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22897                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22898                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22899                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22900                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22901                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22902                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |mux_42_32_1_1_U22903                  |mux_42_32_1_1                  |        0|   0|    0|  20|    0|
    |sitofp_32s_32_5_no_dsp_1_U22872       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22873       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22874       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22875       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22876       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22877       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22878       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22879       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22880       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22881       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22882       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22883       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22884       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22885       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22886       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U22887       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                                 |                               |        0|  48| 2288|1568|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf12_V_U  |l_bias_scale_j_proc53_Pipeline_l_bias_scale_j_buf12_V_ROM_AUTO_1R  |        1|  0|   0|    0|   768|   12|     1|         9216|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                                   |        1|  0|   0|    0|   768|   12|     1|         9216|
    +-----------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln274_fu_940_p2               |         +|   0|  0|  12|           5|           1|
    |outp0_dp_V_16_fu_1014_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_17_fu_1040_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_18_fu_1066_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_19_fu_1092_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_20_fu_1118_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_21_fu_1144_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_22_fu_1170_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_23_fu_1196_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_24_fu_1222_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_25_fu_1248_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_26_fu_1274_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_27_fu_1300_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_28_fu_1326_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_29_fu_1352_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_30_fu_1378_p2          |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_fu_994_p2              |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_16_fu_1411_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_17_fu_1420_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_18_fu_1429_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_19_fu_1438_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_20_fu_1447_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_21_fu_1456_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_22_fu_1465_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_23_fu_1474_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_24_fu_1483_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_25_fu_1492_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_26_fu_1501_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_27_fu_1510_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_28_fu_1519_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_29_fu_1528_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_30_fu_1537_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_fu_1402_p2             |         +|   0|  0|  31|          24|          24|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start     |       and|   0|  0|   2|           1|           1|
    |pf_all_done                       |       and|   0|  0|   2|           1|           0|
    |icmp_ln274_fu_934_p2              |      icmp|   0|  0|  10|           5|           6|
    |empty_3523_fu_970_p2              |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1032|         792|         780|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3              |   9|          2|    5|         10|
    |buf12_V_address0                  |  14|          3|   10|         30|
    |grp_fu_750_p0                     |  14|          3|   32|         96|
    |grp_fu_754_p0                     |  14|          3|   32|         96|
    |grp_fu_758_p0                     |  14|          3|   32|         96|
    |grp_fu_762_p0                     |  14|          3|   32|         96|
    |grp_fu_766_p0                     |  14|          3|   32|         96|
    |grp_fu_770_p0                     |  14|          3|   32|         96|
    |grp_fu_774_p0                     |  14|          3|   32|         96|
    |grp_fu_778_p0                     |  14|          3|   32|         96|
    |grp_fu_782_p0                     |  14|          3|   32|         96|
    |grp_fu_786_p0                     |  14|          3|   32|         96|
    |grp_fu_790_p0                     |  14|          3|   32|         96|
    |grp_fu_794_p0                     |  14|          3|   32|         96|
    |grp_fu_798_p0                     |  14|          3|   32|         96|
    |grp_fu_802_p0                     |  14|          3|   32|         96|
    |grp_fu_806_p0                     |  14|          3|   32|         96|
    |grp_fu_810_p0                     |  14|          3|   32|         96|
    |grp_fu_814_p0                     |  14|          3|   32|         96|
    |grp_fu_817_p0                     |  14|          3|   32|         96|
    |grp_fu_820_p0                     |  14|          3|   32|         96|
    |grp_fu_823_p0                     |  14|          3|   32|         96|
    |grp_fu_826_p0                     |  14|          3|   32|         96|
    |grp_fu_829_p0                     |  14|          3|   32|         96|
    |grp_fu_832_p0                     |  14|          3|   32|         96|
    |grp_fu_835_p0                     |  14|          3|   32|         96|
    |grp_fu_838_p0                     |  14|          3|   32|         96|
    |grp_fu_841_p0                     |  14|          3|   32|         96|
    |grp_fu_844_p0                     |  14|          3|   32|         96|
    |grp_fu_847_p0                     |  14|          3|   32|         96|
    |grp_fu_850_p0                     |  14|          3|   32|         96|
    |grp_fu_853_p0                     |  14|          3|   32|         96|
    |grp_fu_856_p0                     |  14|          3|   32|         96|
    |grp_fu_859_p0                     |  14|          3|   32|         96|
    |j_fu_316                          |   9|          2|    5|         10|
    |pf_outp_ds2_U_frpsig_data_in      |  14|          3|  512|       1536|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 562|        121| 1563|       4673|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |conv_i10_10_i_i_i_reg_2818        |  32|   0|   32|          0|
    |conv_i10_11_i_i_i_reg_2828        |  32|   0|   32|          0|
    |conv_i10_12_i_i_i_reg_2838        |  32|   0|   32|          0|
    |conv_i10_13_i_i_i_reg_2848        |  32|   0|   32|          0|
    |conv_i10_14_i_i_i_reg_2858        |  32|   0|   32|          0|
    |conv_i10_15_i_i_i_reg_2868        |  32|   0|   32|          0|
    |conv_i10_1_i_i_i_reg_2728         |  32|   0|   32|          0|
    |conv_i10_2_i_i_i_reg_2738         |  32|   0|   32|          0|
    |conv_i10_3_i_i_i_reg_2748         |  32|   0|   32|          0|
    |conv_i10_4_i_i_i_reg_2758         |  32|   0|   32|          0|
    |conv_i10_5_i_i_i_reg_2768         |  32|   0|   32|          0|
    |conv_i10_6_i_i_i_reg_2778         |  32|   0|   32|          0|
    |conv_i10_7_i_i_i_reg_2788         |  32|   0|   32|          0|
    |conv_i10_8_i_i_i_reg_2798         |  32|   0|   32|          0|
    |conv_i10_9_i_i_i_reg_2808         |  32|   0|   32|          0|
    |conv_i10_i_i_i_reg_2718           |  32|   0|   32|          0|
    |conv_i_10_i_i_i_reg_2928          |  32|   0|   32|          0|
    |conv_i_11_i_i_i_reg_2933          |  32|   0|   32|          0|
    |conv_i_12_i_i_i_reg_2938          |  32|   0|   32|          0|
    |conv_i_13_i_i_i_reg_2943          |  32|   0|   32|          0|
    |conv_i_14_i_i_i_reg_2948          |  32|   0|   32|          0|
    |conv_i_15_i_i_i_reg_2953          |  32|   0|   32|          0|
    |conv_i_1_i_i_i_reg_2883           |  32|   0|   32|          0|
    |conv_i_2_i_i_i_reg_2888           |  32|   0|   32|          0|
    |conv_i_3_i_i_i_reg_2893           |  32|   0|   32|          0|
    |conv_i_4_i_i_i_reg_2898           |  32|   0|   32|          0|
    |conv_i_5_i_i_i_reg_2903           |  32|   0|   32|          0|
    |conv_i_6_i_i_i_reg_2908           |  32|   0|   32|          0|
    |conv_i_7_i_i_i_reg_2913           |  32|   0|   32|          0|
    |conv_i_8_i_i_i_reg_2918           |  32|   0|   32|          0|
    |conv_i_9_i_i_i_reg_2923           |  32|   0|   32|          0|
    |conv_i_i_i_i_reg_2878             |  32|   0|   32|          0|
    |i_op_assign_10_reg_2833           |  32|   0|   32|          0|
    |i_op_assign_11_reg_2843           |  32|   0|   32|          0|
    |i_op_assign_12_reg_2853           |  32|   0|   32|          0|
    |i_op_assign_13_reg_2863           |  32|   0|   32|          0|
    |i_op_assign_14_reg_2873           |  32|   0|   32|          0|
    |i_op_assign_1_reg_2733            |  32|   0|   32|          0|
    |i_op_assign_2_reg_2743            |  32|   0|   32|          0|
    |i_op_assign_3_reg_2753            |  32|   0|   32|          0|
    |i_op_assign_4_reg_2763            |  32|   0|   32|          0|
    |i_op_assign_5_reg_2773            |  32|   0|   32|          0|
    |i_op_assign_6_reg_2783            |  32|   0|   32|          0|
    |i_op_assign_7_reg_2793            |  32|   0|   32|          0|
    |i_op_assign_8_reg_2803            |  32|   0|   32|          0|
    |i_op_assign_9_reg_2813            |  32|   0|   32|          0|
    |i_op_assign_reg_2723              |  32|   0|   32|          0|
    |i_op_assign_s_reg_2823            |  32|   0|   32|          0|
    |icmp_ln274_reg_2299               |   1|   0|    1|          0|
    |j_fu_316                          |   5|   0|    5|          0|
    |outp0_dp_V_16_reg_2328            |  24|   0|   24|          0|
    |outp0_dp_V_17_reg_2338            |  24|   0|   24|          0|
    |outp0_dp_V_18_reg_2348            |  24|   0|   24|          0|
    |outp0_dp_V_19_reg_2358            |  24|   0|   24|          0|
    |outp0_dp_V_20_reg_2368            |  24|   0|   24|          0|
    |outp0_dp_V_21_reg_2378            |  24|   0|   24|          0|
    |outp0_dp_V_22_reg_2388            |  24|   0|   24|          0|
    |outp0_dp_V_23_reg_2398            |  24|   0|   24|          0|
    |outp0_dp_V_24_reg_2408            |  24|   0|   24|          0|
    |outp0_dp_V_25_reg_2418            |  24|   0|   24|          0|
    |outp0_dp_V_26_reg_2428            |  24|   0|   24|          0|
    |outp0_dp_V_27_reg_2438            |  24|   0|   24|          0|
    |outp0_dp_V_28_reg_2448            |  24|   0|   24|          0|
    |outp0_dp_V_29_reg_2458            |  24|   0|   24|          0|
    |outp0_dp_V_30_reg_2468            |  24|   0|   24|          0|
    |outp0_dp_V_reg_2313               |  24|   0|   24|          0|
    |outp1_dp_V_16_reg_2493            |  24|   0|   24|          0|
    |outp1_dp_V_17_reg_2503            |  24|   0|   24|          0|
    |outp1_dp_V_18_reg_2513            |  24|   0|   24|          0|
    |outp1_dp_V_19_reg_2523            |  24|   0|   24|          0|
    |outp1_dp_V_20_reg_2533            |  24|   0|   24|          0|
    |outp1_dp_V_21_reg_2543            |  24|   0|   24|          0|
    |outp1_dp_V_22_reg_2553            |  24|   0|   24|          0|
    |outp1_dp_V_23_reg_2563            |  24|   0|   24|          0|
    |outp1_dp_V_24_reg_2573            |  24|   0|   24|          0|
    |outp1_dp_V_25_reg_2583            |  24|   0|   24|          0|
    |outp1_dp_V_26_reg_2593            |  24|   0|   24|          0|
    |outp1_dp_V_27_reg_2603            |  24|   0|   24|          0|
    |outp1_dp_V_28_reg_2613            |  24|   0|   24|          0|
    |outp1_dp_V_29_reg_2623            |  24|   0|   24|          0|
    |outp1_dp_V_30_reg_2633            |  24|   0|   24|          0|
    |outp1_dp_V_reg_2483               |  24|   0|   24|          0|
    |pf_all_done                       |   1|   0|    1|          0|
    |reg_862                           |  32|   0|   32|          0|
    |reg_866                           |  32|   0|   32|          0|
    |reg_870                           |  32|   0|   32|          0|
    |reg_874                           |  32|   0|   32|          0|
    |reg_878                           |  32|   0|   32|          0|
    |reg_882                           |  32|   0|   32|          0|
    |reg_886                           |  32|   0|   32|          0|
    |reg_890                           |  32|   0|   32|          0|
    |reg_894                           |  32|   0|   32|          0|
    |reg_898                           |  32|   0|   32|          0|
    |reg_902                           |  32|   0|   32|          0|
    |reg_906                           |  32|   0|   32|          0|
    |reg_910                           |  32|   0|   32|          0|
    |reg_914                           |  32|   0|   32|          0|
    |reg_918                           |  32|   0|   32|          0|
    |reg_922                           |  32|   0|   32|          0|
    |tmp_378_i_i_reg_2333              |  24|   0|   24|          0|
    |tmp_380_i_i_reg_2343              |  24|   0|   24|          0|
    |tmp_382_i_i_reg_2353              |  24|   0|   24|          0|
    |tmp_384_i_i_reg_2363              |  24|   0|   24|          0|
    |tmp_386_i_i_reg_2373              |  24|   0|   24|          0|
    |tmp_388_i_i_reg_2383              |  24|   0|   24|          0|
    |tmp_390_i_i_reg_2393              |  24|   0|   24|          0|
    |tmp_392_i_i_reg_2403              |  24|   0|   24|          0|
    |tmp_394_i_i_reg_2413              |  24|   0|   24|          0|
    |tmp_396_i_i_reg_2423              |  24|   0|   24|          0|
    |tmp_398_i_i_reg_2433              |  24|   0|   24|          0|
    |tmp_400_i_i_reg_2443              |  24|   0|   24|          0|
    |tmp_402_i_i_reg_2453              |  24|   0|   24|          0|
    |tmp_404_i_i_reg_2463              |  24|   0|   24|          0|
    |tmp_406_i_i_reg_2473              |  24|   0|   24|          0|
    |tmp_s_reg_2303                    |   9|   0|   10|          1|
    |trunc_ln674_reg_2323              |  24|   0|   24|          0|
    |icmp_ln274_reg_2299               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |3288|  32| 3226|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc53_Pipeline_l_bias_scale_j|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc53_Pipeline_l_bias_scale_j|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc53_Pipeline_l_bias_scale_j|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc53_Pipeline_l_bias_scale_j|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc53_Pipeline_l_bias_scale_j|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc53_Pipeline_l_bias_scale_j|  return value|
|block_C_drainer3_dout            |   in|  768|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_num_data_valid  |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_fifo_cap        |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_empty_n         |   in|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_read            |  out|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|outp_ds2_din                     |  out|  512|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_num_data_valid          |   in|    3|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_fifo_cap                |   in|    3|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_full_n                  |   in|    1|     ap_fifo|                                       outp_ds2|       pointer|
|outp_ds2_write                   |  out|    1|     ap_fifo|                                       outp_ds2|       pointer|
|jj_load                          |   in|    5|     ap_none|                                        jj_load|        scalar|
|p_ZL5buf28_0_load                |   in|   32|     ap_none|                              p_ZL5buf28_0_load|        scalar|
|p_ZL5buf28_1_load                |   in|   32|     ap_none|                              p_ZL5buf28_1_load|        scalar|
|p_ZL5buf28_2_load                |   in|   32|     ap_none|                              p_ZL5buf28_2_load|        scalar|
|p_ZL5buf28_3_load                |   in|   32|     ap_none|                              p_ZL5buf28_3_load|        scalar|
|pack_seq_offset_cast             |   in|    2|     ap_none|                           pack_seq_offset_cast|        scalar|
|p_ZL5buf28_1_load_1              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_1|        scalar|
|p_ZL5buf28_2_load_1              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_1|        scalar|
|p_ZL5buf28_3_load_1              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_1|        scalar|
|p_ZL5buf28_0_load_1              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_1|        scalar|
|p_ZL5buf28_2_load_2              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_2|        scalar|
|p_ZL5buf28_3_load_2              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_2|        scalar|
|p_ZL5buf28_0_load_2              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_2|        scalar|
|p_ZL5buf28_1_load_2              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_2|        scalar|
|p_ZL5buf28_3_load_3              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_3|        scalar|
|p_ZL5buf28_0_load_3              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_3|        scalar|
|p_ZL5buf28_1_load_3              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_3|        scalar|
|p_ZL5buf28_2_load_3              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_3|        scalar|
|p_ZL5buf28_0_load_4              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_4|        scalar|
|p_ZL5buf28_1_load_4              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_4|        scalar|
|p_ZL5buf28_2_load_4              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_4|        scalar|
|p_ZL5buf28_3_load_4              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_4|        scalar|
|p_ZL5buf28_1_load_5              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_5|        scalar|
|p_ZL5buf28_2_load_5              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_5|        scalar|
|p_ZL5buf28_3_load_5              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_5|        scalar|
|p_ZL5buf28_0_load_5              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_5|        scalar|
|p_ZL5buf28_2_load_6              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_6|        scalar|
|p_ZL5buf28_3_load_6              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_6|        scalar|
|p_ZL5buf28_0_load_6              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_6|        scalar|
|p_ZL5buf28_1_load_6              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_6|        scalar|
|p_ZL5buf28_3_load_7              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_7|        scalar|
|p_ZL5buf28_0_load_7              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_7|        scalar|
|p_ZL5buf28_1_load_7              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_7|        scalar|
|p_ZL5buf28_2_load_7              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_7|        scalar|
|p_ZL5buf28_0_load_8              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_8|        scalar|
|p_ZL5buf28_1_load_8              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_8|        scalar|
|p_ZL5buf28_2_load_8              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_8|        scalar|
|p_ZL5buf28_3_load_8              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_8|        scalar|
|p_ZL5buf28_1_load_9              |   in|   32|     ap_none|                            p_ZL5buf28_1_load_9|        scalar|
|p_ZL5buf28_2_load_9              |   in|   32|     ap_none|                            p_ZL5buf28_2_load_9|        scalar|
|p_ZL5buf28_3_load_9              |   in|   32|     ap_none|                            p_ZL5buf28_3_load_9|        scalar|
|p_ZL5buf28_0_load_9              |   in|   32|     ap_none|                            p_ZL5buf28_0_load_9|        scalar|
|p_ZL5buf28_2_load_10             |   in|   32|     ap_none|                           p_ZL5buf28_2_load_10|        scalar|
|p_ZL5buf28_3_load_10             |   in|   32|     ap_none|                           p_ZL5buf28_3_load_10|        scalar|
|p_ZL5buf28_0_load_10             |   in|   32|     ap_none|                           p_ZL5buf28_0_load_10|        scalar|
|p_ZL5buf28_1_load_10             |   in|   32|     ap_none|                           p_ZL5buf28_1_load_10|        scalar|
|p_ZL5buf28_3_load_11             |   in|   32|     ap_none|                           p_ZL5buf28_3_load_11|        scalar|
|p_ZL5buf28_0_load_11             |   in|   32|     ap_none|                           p_ZL5buf28_0_load_11|        scalar|
|p_ZL5buf28_1_load_11             |   in|   32|     ap_none|                           p_ZL5buf28_1_load_11|        scalar|
|p_ZL5buf28_2_load_11             |   in|   32|     ap_none|                           p_ZL5buf28_2_load_11|        scalar|
|p_ZL5buf28_0_load_12             |   in|   32|     ap_none|                           p_ZL5buf28_0_load_12|        scalar|
|p_ZL5buf28_1_load_12             |   in|   32|     ap_none|                           p_ZL5buf28_1_load_12|        scalar|
|p_ZL5buf28_2_load_12             |   in|   32|     ap_none|                           p_ZL5buf28_2_load_12|        scalar|
|p_ZL5buf28_3_load_12             |   in|   32|     ap_none|                           p_ZL5buf28_3_load_12|        scalar|
|p_ZL5buf28_1_load_13             |   in|   32|     ap_none|                           p_ZL5buf28_1_load_13|        scalar|
|p_ZL5buf28_2_load_13             |   in|   32|     ap_none|                           p_ZL5buf28_2_load_13|        scalar|
|p_ZL5buf28_3_load_13             |   in|   32|     ap_none|                           p_ZL5buf28_3_load_13|        scalar|
|p_ZL5buf28_0_load_13             |   in|   32|     ap_none|                           p_ZL5buf28_0_load_13|        scalar|
|p_ZL5buf28_2_load_14             |   in|   32|     ap_none|                           p_ZL5buf28_2_load_14|        scalar|
|p_ZL5buf28_3_load_14             |   in|   32|     ap_none|                           p_ZL5buf28_3_load_14|        scalar|
|p_ZL5buf28_0_load_14             |   in|   32|     ap_none|                           p_ZL5buf28_0_load_14|        scalar|
|p_ZL5buf28_1_load_14             |   in|   32|     ap_none|                           p_ZL5buf28_1_load_14|        scalar|
|p_ZL5buf28_3_load_15             |   in|   32|     ap_none|                           p_ZL5buf28_3_load_15|        scalar|
|p_ZL5buf28_0_load_15             |   in|   32|     ap_none|                           p_ZL5buf28_0_load_15|        scalar|
|p_ZL5buf28_1_load_15             |   in|   32|     ap_none|                           p_ZL5buf28_1_load_15|        scalar|
|p_ZL5buf28_2_load_15             |   in|   32|     ap_none|                           p_ZL5buf28_2_load_15|        scalar|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

