
edf-vd.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000254  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004824  08000260  08000260  00001260  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08004a84  08004a84  00005a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ae4  08004ae4  00006014  2**0
                  CONTENTS
  4 .ARM          00000000  08004ae4  08004ae4  00006014  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ae4  08004ae4  00006014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ae4  08004ae4  00005ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004ae8  08004ae8  00005ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  08004aec  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002bbc  20000014  08004b00  00006014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002bd0  08004b00  00006bd0  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015fbb  00000000  00000000  0000604a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d36  00000000  00000000  0001c005  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001488  00000000  00000000  0001ed40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fc1  00000000  00000000  000201c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cc06  00000000  00000000  00021189  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015d66  00000000  00000000  0004dd8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011fd2e  00000000  00000000  00063af5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00183823  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000055a8  00000000  00000000  00183868  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00188e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000260 <__do_global_dtors_aux>:
 8000260:	b510      	push	{r4, lr}
 8000262:	4c05      	ldr	r4, [pc, #20]	@ (8000278 <__do_global_dtors_aux+0x18>)
 8000264:	7823      	ldrb	r3, [r4, #0]
 8000266:	b933      	cbnz	r3, 8000276 <__do_global_dtors_aux+0x16>
 8000268:	4b04      	ldr	r3, [pc, #16]	@ (800027c <__do_global_dtors_aux+0x1c>)
 800026a:	b113      	cbz	r3, 8000272 <__do_global_dtors_aux+0x12>
 800026c:	4804      	ldr	r0, [pc, #16]	@ (8000280 <__do_global_dtors_aux+0x20>)
 800026e:	f3af 8000 	nop.w
 8000272:	2301      	movs	r3, #1
 8000274:	7023      	strb	r3, [r4, #0]
 8000276:	bd10      	pop	{r4, pc}
 8000278:	20000014 	.word	0x20000014
 800027c:	00000000 	.word	0x00000000
 8000280:	08004a6c 	.word	0x08004a6c

08000284 <frame_dummy>:
 8000284:	b508      	push	{r3, lr}
 8000286:	4b03      	ldr	r3, [pc, #12]	@ (8000294 <frame_dummy+0x10>)
 8000288:	b11b      	cbz	r3, 8000292 <frame_dummy+0xe>
 800028a:	4903      	ldr	r1, [pc, #12]	@ (8000298 <frame_dummy+0x14>)
 800028c:	4803      	ldr	r0, [pc, #12]	@ (800029c <frame_dummy+0x18>)
 800028e:	f3af 8000 	nop.w
 8000292:	bd08      	pop	{r3, pc}
 8000294:	00000000 	.word	0x00000000
 8000298:	20000018 	.word	0x20000018
 800029c:	08004a6c 	.word	0x08004a6c

080002a0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80002a4:	4a04      	ldr	r2, [pc, #16]	@ (80002b8 <MX_FREERTOS_Init+0x18>)
 80002a6:	2100      	movs	r1, #0
 80002a8:	4804      	ldr	r0, [pc, #16]	@ (80002bc <MX_FREERTOS_Init+0x1c>)
 80002aa:	f002 f949 	bl	8002540 <osThreadNew>
 80002ae:	4603      	mov	r3, r0
 80002b0:	4a03      	ldr	r2, [pc, #12]	@ (80002c0 <MX_FREERTOS_Init+0x20>)
 80002b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80002b4:	bf00      	nop
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	08004aa8 	.word	0x08004aa8
 80002bc:	080002c5 	.word	0x080002c5
 80002c0:	20000030 	.word	0x20000030

080002c4 <StartDefaultTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b082      	sub	sp, #8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN defaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80002cc:	2001      	movs	r0, #1
 80002ce:	f002 f9c8 	bl	8002662 <osDelay>
 80002d2:	e7fb      	b.n	80002cc <StartDefaultTask+0x8>

080002d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002d8:	f000 fa50 	bl	800077c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002dc:	f000 f80a 	bl	80002f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002e0:	f000 f868 	bl	80003b4 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80002e4:	f002 f8dc 	bl	80024a0 <osKernelInitialize>

  /* Call init function for freertos objects (in app_freertos.c) */
  MX_FREERTOS_Init();
 80002e8:	f7ff ffda 	bl	80002a0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80002ec:	f002 f8fe 	bl	80024ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002f0:	bf00      	nop
 80002f2:	e7fd      	b.n	80002f0 <main+0x1c>

080002f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b09c      	sub	sp, #112	@ 0x70
 80002f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002fa:	f107 0320 	add.w	r3, r7, #32
 80002fe:	2250      	movs	r2, #80	@ 0x50
 8000300:	2100      	movs	r1, #0
 8000302:	4618      	mov	r0, r3
 8000304:	f004 fb78 	bl	80049f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000308:	f107 0308 	add.w	r3, r7, #8
 800030c:	2200      	movs	r2, #0
 800030e:	601a      	str	r2, [r3, #0]
 8000310:	605a      	str	r2, [r3, #4]
 8000312:	609a      	str	r2, [r3, #8]
 8000314:	60da      	str	r2, [r3, #12]
 8000316:	611a      	str	r2, [r3, #16]
 8000318:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800031a:	4b24      	ldr	r3, [pc, #144]	@ (80003ac <SystemClock_Config+0xb8>)
 800031c:	691b      	ldr	r3, [r3, #16]
 800031e:	4a23      	ldr	r2, [pc, #140]	@ (80003ac <SystemClock_Config+0xb8>)
 8000320:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000324:	6113      	str	r3, [r2, #16]
 8000326:	4b21      	ldr	r3, [pc, #132]	@ (80003ac <SystemClock_Config+0xb8>)
 8000328:	691b      	ldr	r3, [r3, #16]
 800032a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800032e:	607b      	str	r3, [r7, #4]
 8000330:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000332:	bf00      	nop
 8000334:	4b1d      	ldr	r3, [pc, #116]	@ (80003ac <SystemClock_Config+0xb8>)
 8000336:	695b      	ldr	r3, [r3, #20]
 8000338:	f003 0308 	and.w	r3, r3, #8
 800033c:	2b08      	cmp	r3, #8
 800033e:	d1f9      	bne.n	8000334 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000340:	2302      	movs	r3, #2
 8000342:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000344:	2301      	movs	r3, #1
 8000346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV2;
 8000348:	2308      	movs	r3, #8
 800034a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800034c:	2340      	movs	r3, #64	@ 0x40
 800034e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000350:	2300      	movs	r3, #0
 8000352:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000354:	f107 0320 	add.w	r3, r7, #32
 8000358:	4618      	mov	r0, r3
 800035a:	f000 fcf9 	bl	8000d50 <HAL_RCC_OscConfig>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000364:	f000 f8b8 	bl	80004d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000368:	231f      	movs	r3, #31
 800036a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800036c:	2300      	movs	r3, #0
 800036e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000370:	2300      	movs	r3, #0
 8000372:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000374:	2300      	movs	r3, #0
 8000376:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000378:	2300      	movs	r3, #0
 800037a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 800037c:	2300      	movs	r3, #0
 800037e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000380:	f107 0308 	add.w	r3, r7, #8
 8000384:	2101      	movs	r1, #1
 8000386:	4618      	mov	r0, r3
 8000388:	f001 f91a 	bl	80015c0 <HAL_RCC_ClockConfig>
 800038c:	4603      	mov	r3, r0
 800038e:	2b00      	cmp	r3, #0
 8000390:	d001      	beq.n	8000396 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000392:	f000 f8a1 	bl	80004d8 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_0);
 8000396:	4b06      	ldr	r3, [pc, #24]	@ (80003b0 <SystemClock_Config+0xbc>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4a05      	ldr	r2, [pc, #20]	@ (80003b0 <SystemClock_Config+0xbc>)
 800039c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80003a0:	6013      	str	r3, [r2, #0]
}
 80003a2:	bf00      	nop
 80003a4:	3770      	adds	r7, #112	@ 0x70
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	44020800 	.word	0x44020800
 80003b0:	40022000 	.word	0x40022000

080003b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b088      	sub	sp, #32
 80003b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003ba:	f107 030c 	add.w	r3, r7, #12
 80003be:	2200      	movs	r2, #0
 80003c0:	601a      	str	r2, [r3, #0]
 80003c2:	605a      	str	r2, [r3, #4]
 80003c4:	609a      	str	r2, [r3, #8]
 80003c6:	60da      	str	r2, [r3, #12]
 80003c8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003ca:	4b36      	ldr	r3, [pc, #216]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 80003cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003d0:	4a34      	ldr	r2, [pc, #208]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 80003d2:	f043 0304 	orr.w	r3, r3, #4
 80003d6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80003da:	4b32      	ldr	r3, [pc, #200]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 80003dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003e0:	f003 0304 	and.w	r3, r3, #4
 80003e4:	60bb      	str	r3, [r7, #8]
 80003e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003e8:	4b2e      	ldr	r3, [pc, #184]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 80003ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003ee:	4a2d      	ldr	r2, [pc, #180]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 80003f0:	f043 0301 	orr.w	r3, r3, #1
 80003f4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80003f8:	4b2a      	ldr	r3, [pc, #168]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 80003fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80003fe:	f003 0301 	and.w	r3, r3, #1
 8000402:	607b      	str	r3, [r7, #4]
 8000404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000406:	4b27      	ldr	r3, [pc, #156]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 8000408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800040c:	4a25      	ldr	r2, [pc, #148]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 800040e:	f043 0302 	orr.w	r3, r3, #2
 8000412:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000416:	4b23      	ldr	r3, [pc, #140]	@ (80004a4 <MX_GPIO_Init+0xf0>)
 8000418:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800041c:	f003 0302 	and.w	r3, r3, #2
 8000420:	603b      	str	r3, [r7, #0]
 8000422:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	2120      	movs	r1, #32
 8000428:	481f      	ldr	r0, [pc, #124]	@ (80004a8 <MX_GPIO_Init+0xf4>)
 800042a:	f000 fc79 	bl	8000d20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800042e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000432:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000434:	4b1d      	ldr	r3, [pc, #116]	@ (80004ac <MX_GPIO_Init+0xf8>)
 8000436:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000438:	2300      	movs	r3, #0
 800043a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800043c:	f107 030c 	add.w	r3, r7, #12
 8000440:	4619      	mov	r1, r3
 8000442:	481b      	ldr	r0, [pc, #108]	@ (80004b0 <MX_GPIO_Init+0xfc>)
 8000444:	f000 fb1a 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000448:	230c      	movs	r3, #12
 800044a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800044c:	2302      	movs	r3, #2
 800044e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000450:	2300      	movs	r3, #0
 8000452:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000454:	2300      	movs	r3, #0
 8000456:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000458:	2307      	movs	r3, #7
 800045a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800045c:	f107 030c 	add.w	r3, r7, #12
 8000460:	4619      	mov	r1, r3
 8000462:	4811      	ldr	r0, [pc, #68]	@ (80004a8 <MX_GPIO_Init+0xf4>)
 8000464:	f000 fb0a 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000468:	2320      	movs	r3, #32
 800046a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800046c:	2301      	movs	r3, #1
 800046e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000470:	2300      	movs	r3, #0
 8000472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000474:	2300      	movs	r3, #0
 8000476:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000478:	f107 030c 	add.w	r3, r7, #12
 800047c:	4619      	mov	r1, r3
 800047e:	480a      	ldr	r0, [pc, #40]	@ (80004a8 <MX_GPIO_Init+0xf4>)
 8000480:	f000 fafc 	bl	8000a7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000484:	2310      	movs	r3, #16
 8000486:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000488:	2300      	movs	r3, #0
 800048a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800048c:	2300      	movs	r3, #0
 800048e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000490:	f107 030c 	add.w	r3, r7, #12
 8000494:	4619      	mov	r1, r3
 8000496:	4806      	ldr	r0, [pc, #24]	@ (80004b0 <MX_GPIO_Init+0xfc>)
 8000498:	f000 faf0 	bl	8000a7c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800049c:	bf00      	nop
 800049e:	3720      	adds	r7, #32
 80004a0:	46bd      	mov	sp, r7
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	44020c00 	.word	0x44020c00
 80004a8:	42020000 	.word	0x42020000
 80004ac:	10110000 	.word	0x10110000
 80004b0:	42020800 	.word	0x42020800

080004b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a04      	ldr	r2, [pc, #16]	@ (80004d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d101      	bne.n	80004ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80004c6:	f000 f981 	bl	80007cc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80004ca:	bf00      	nop
 80004cc:	3708      	adds	r7, #8
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40001000 	.word	0x40001000

080004d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004d8:	b480      	push	{r7}
 80004da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004dc:	b672      	cpsid	i
}
 80004de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004e0:	bf00      	nop
 80004e2:	e7fd      	b.n	80004e0 <Error_Handler+0x8>

080004e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80004e8:	2200      	movs	r2, #0
 80004ea:	210f      	movs	r1, #15
 80004ec:	f06f 0001 	mvn.w	r0, #1
 80004f0:	f000 fa44 	bl	800097c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004f4:	bf00      	nop
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b08e      	sub	sp, #56	@ 0x38
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000500:	4b33      	ldr	r3, [pc, #204]	@ (80005d0 <HAL_InitTick+0xd8>)
 8000502:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000506:	4a32      	ldr	r2, [pc, #200]	@ (80005d0 <HAL_InitTick+0xd8>)
 8000508:	f043 0310 	orr.w	r3, r3, #16
 800050c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8000510:	4b2f      	ldr	r3, [pc, #188]	@ (80005d0 <HAL_InitTick+0xd8>)
 8000512:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8000516:	f003 0310 	and.w	r3, r3, #16
 800051a:	60bb      	str	r3, [r7, #8]
 800051c:	68bb      	ldr	r3, [r7, #8]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800051e:	f107 020c 	add.w	r2, r7, #12
 8000522:	f107 0310 	add.w	r3, r7, #16
 8000526:	4611      	mov	r1, r2
 8000528:	4618      	mov	r0, r3
 800052a:	f001 fb5f 	bl	8001bec <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800052e:	69fb      	ldr	r3, [r7, #28]
 8000530:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000534:	2b00      	cmp	r3, #0
 8000536:	d103      	bne.n	8000540 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000538:	f001 fb42 	bl	8001bc0 <HAL_RCC_GetPCLK1Freq>
 800053c:	6378      	str	r0, [r7, #52]	@ 0x34
 800053e:	e004      	b.n	800054a <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000540:	f001 fb3e 	bl	8001bc0 <HAL_RCC_GetPCLK1Freq>
 8000544:	4603      	mov	r3, r0
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 100KHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 100000U) - 1U);
 800054a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800054c:	095b      	lsrs	r3, r3, #5
 800054e:	4a21      	ldr	r2, [pc, #132]	@ (80005d4 <HAL_InitTick+0xdc>)
 8000550:	fba2 2303 	umull	r2, r3, r2, r3
 8000554:	09db      	lsrs	r3, r3, #7
 8000556:	3b01      	subs	r3, #1
 8000558:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800055a:	4b1f      	ldr	r3, [pc, #124]	@ (80005d8 <HAL_InitTick+0xe0>)
 800055c:	4a1f      	ldr	r2, [pc, #124]	@ (80005dc <HAL_InitTick+0xe4>)
 800055e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/100000 - 1) to have a 100KHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (100000U / 1000U) - 1U;
 8000560:	4b1d      	ldr	r3, [pc, #116]	@ (80005d8 <HAL_InitTick+0xe0>)
 8000562:	2263      	movs	r2, #99	@ 0x63
 8000564:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000566:	4a1c      	ldr	r2, [pc, #112]	@ (80005d8 <HAL_InitTick+0xe0>)
 8000568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800056a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800056c:	4b1a      	ldr	r3, [pc, #104]	@ (80005d8 <HAL_InitTick+0xe0>)
 800056e:	2200      	movs	r2, #0
 8000570:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000572:	4b19      	ldr	r3, [pc, #100]	@ (80005d8 <HAL_InitTick+0xe0>)
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8000578:	4817      	ldr	r0, [pc, #92]	@ (80005d8 <HAL_InitTick+0xe0>)
 800057a:	f001 fb6f 	bl	8001c5c <HAL_TIM_Base_Init>
 800057e:	4603      	mov	r3, r0
 8000580:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000584:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000588:	2b00      	cmp	r3, #0
 800058a:	d118      	bne.n	80005be <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800058c:	4812      	ldr	r0, [pc, #72]	@ (80005d8 <HAL_InitTick+0xe0>)
 800058e:	f001 fbc7 	bl	8001d20 <HAL_TIM_Base_Start_IT>
 8000592:	4603      	mov	r3, r0
 8000594:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000598:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800059c:	2b00      	cmp	r3, #0
 800059e:	d10e      	bne.n	80005be <HAL_InitTick+0xc6>
    {
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	2b0f      	cmp	r3, #15
 80005a4:	d808      	bhi.n	80005b8 <HAL_InitTick+0xc0>
      {
        /* Enable the TIM6 global Interrupt */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 80005a6:	2200      	movs	r2, #0
 80005a8:	6879      	ldr	r1, [r7, #4]
 80005aa:	2031      	movs	r0, #49	@ 0x31
 80005ac:	f000 f9e6 	bl	800097c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005b0:	4a0b      	ldr	r2, [pc, #44]	@ (80005e0 <HAL_InitTick+0xe8>)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	6013      	str	r3, [r2, #0]
 80005b6:	e002      	b.n	80005be <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80005b8:	2301      	movs	r3, #1
 80005ba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
}

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80005be:	2031      	movs	r0, #49	@ 0x31
 80005c0:	f000 f9f6 	bl	80009b0 <HAL_NVIC_EnableIRQ>

  /* Return function status */
  return status;
 80005c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	3738      	adds	r7, #56	@ 0x38
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}
 80005d0:	44020c00 	.word	0x44020c00
 80005d4:	0a7c5ac5 	.word	0x0a7c5ac5
 80005d8:	20000034 	.word	0x20000034
 80005dc:	40001000 	.word	0x40001000
 80005e0:	20000004 	.word	0x20000004

080005e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005e8:	bf00      	nop
 80005ea:	e7fd      	b.n	80005e8 <NMI_Handler+0x4>

080005ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f0:	bf00      	nop
 80005f2:	e7fd      	b.n	80005f0 <HardFault_Handler+0x4>

080005f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005f4:	b480      	push	{r7}
 80005f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005f8:	bf00      	nop
 80005fa:	e7fd      	b.n	80005f8 <MemManage_Handler+0x4>

080005fc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000600:	bf00      	nop
 8000602:	e7fd      	b.n	8000600 <BusFault_Handler+0x4>

08000604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000608:	bf00      	nop
 800060a:	e7fd      	b.n	8000608 <UsageFault_Handler+0x4>

0800060c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000610:	bf00      	nop
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr
	...

0800061c <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000620:	4802      	ldr	r0, [pc, #8]	@ (800062c <TIM6_IRQHandler+0x10>)
 8000622:	f001 fc2b 	bl	8001e7c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000626:	bf00      	nop
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	20000034 	.word	0x20000034

08000630 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000636:	4b35      	ldr	r3, [pc, #212]	@ (800070c <SystemInit+0xdc>)
 8000638:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800063c:	4a33      	ldr	r2, [pc, #204]	@ (800070c <SystemInit+0xdc>)
 800063e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000642:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8000646:	4b32      	ldr	r3, [pc, #200]	@ (8000710 <SystemInit+0xe0>)
 8000648:	2201      	movs	r2, #1
 800064a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800064c:	4b30      	ldr	r3, [pc, #192]	@ (8000710 <SystemInit+0xe0>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8000652:	4b2f      	ldr	r3, [pc, #188]	@ (8000710 <SystemInit+0xe0>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8000658:	4b2d      	ldr	r3, [pc, #180]	@ (8000710 <SystemInit+0xe0>)
 800065a:	681a      	ldr	r2, [r3, #0]
 800065c:	492c      	ldr	r1, [pc, #176]	@ (8000710 <SystemInit+0xe0>)
 800065e:	4b2d      	ldr	r3, [pc, #180]	@ (8000714 <SystemInit+0xe4>)
 8000660:	4013      	ands	r3, r2
 8000662:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8000664:	4b2a      	ldr	r3, [pc, #168]	@ (8000710 <SystemInit+0xe0>)
 8000666:	2200      	movs	r2, #0
 8000668:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 800066a:	4b29      	ldr	r3, [pc, #164]	@ (8000710 <SystemInit+0xe0>)
 800066c:	2200      	movs	r2, #0
 800066e:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8000670:	4b27      	ldr	r3, [pc, #156]	@ (8000710 <SystemInit+0xe0>)
 8000672:	2200      	movs	r2, #0
 8000674:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8000676:	4b26      	ldr	r3, [pc, #152]	@ (8000710 <SystemInit+0xe0>)
 8000678:	4a27      	ldr	r2, [pc, #156]	@ (8000718 <SystemInit+0xe8>)
 800067a:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 800067c:	4b24      	ldr	r3, [pc, #144]	@ (8000710 <SystemInit+0xe0>)
 800067e:	2200      	movs	r2, #0
 8000680:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000682:	4b23      	ldr	r3, [pc, #140]	@ (8000710 <SystemInit+0xe0>)
 8000684:	4a24      	ldr	r2, [pc, #144]	@ (8000718 <SystemInit+0xe8>)
 8000686:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000688:	4b21      	ldr	r3, [pc, #132]	@ (8000710 <SystemInit+0xe0>)
 800068a:	2200      	movs	r2, #0
 800068c:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 800068e:	4b20      	ldr	r3, [pc, #128]	@ (8000710 <SystemInit+0xe0>)
 8000690:	4a21      	ldr	r2, [pc, #132]	@ (8000718 <SystemInit+0xe8>)
 8000692:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8000694:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <SystemInit+0xe0>)
 8000696:	2200      	movs	r2, #0
 8000698:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800069a:	4b1d      	ldr	r3, [pc, #116]	@ (8000710 <SystemInit+0xe0>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a1c      	ldr	r2, [pc, #112]	@ (8000710 <SystemInit+0xe0>)
 80006a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006a4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80006a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000710 <SystemInit+0xe0>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006ac:	4b17      	ldr	r3, [pc, #92]	@ (800070c <SystemInit+0xdc>)
 80006ae:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80006b2:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 80006b4:	4b19      	ldr	r3, [pc, #100]	@ (800071c <SystemInit+0xec>)
 80006b6:	699b      	ldr	r3, [r3, #24]
 80006b8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 80006bc:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 80006c4:	d003      	beq.n	80006ce <SystemInit+0x9e>
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80006cc:	d117      	bne.n	80006fe <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 80006ce:	4b13      	ldr	r3, [pc, #76]	@ (800071c <SystemInit+0xec>)
 80006d0:	69db      	ldr	r3, [r3, #28]
 80006d2:	f003 0301 	and.w	r3, r3, #1
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d005      	beq.n	80006e6 <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 80006da:	4b10      	ldr	r3, [pc, #64]	@ (800071c <SystemInit+0xec>)
 80006dc:	4a10      	ldr	r2, [pc, #64]	@ (8000720 <SystemInit+0xf0>)
 80006de:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 80006e0:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <SystemInit+0xec>)
 80006e2:	4a10      	ldr	r2, [pc, #64]	@ (8000724 <SystemInit+0xf4>)
 80006e4:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 80006e6:	4b0d      	ldr	r3, [pc, #52]	@ (800071c <SystemInit+0xec>)
 80006e8:	69db      	ldr	r3, [r3, #28]
 80006ea:	4a0c      	ldr	r2, [pc, #48]	@ (800071c <SystemInit+0xec>)
 80006ec:	f043 0302 	orr.w	r3, r3, #2
 80006f0:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80006f2:	4b0a      	ldr	r3, [pc, #40]	@ (800071c <SystemInit+0xec>)
 80006f4:	69db      	ldr	r3, [r3, #28]
 80006f6:	4a09      	ldr	r2, [pc, #36]	@ (800071c <SystemInit+0xec>)
 80006f8:	f043 0301 	orr.w	r3, r3, #1
 80006fc:	61d3      	str	r3, [r2, #28]
  }
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	e000ed00 	.word	0xe000ed00
 8000710:	44020c00 	.word	0x44020c00
 8000714:	eae2eae3 	.word	0xeae2eae3
 8000718:	01010280 	.word	0x01010280
 800071c:	40022000 	.word	0x40022000
 8000720:	08192a3b 	.word	0x08192a3b
 8000724:	4c5d6e7f 	.word	0x4c5d6e7f

08000728 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000728:	480d      	ldr	r0, [pc, #52]	@ (8000760 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800072a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800072c:	f7ff ff80 	bl	8000630 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000730:	480c      	ldr	r0, [pc, #48]	@ (8000764 <LoopForever+0x6>)
  ldr r1, =_edata
 8000732:	490d      	ldr	r1, [pc, #52]	@ (8000768 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000734:	4a0d      	ldr	r2, [pc, #52]	@ (800076c <LoopForever+0xe>)
  movs r3, #0
 8000736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000738:	e002      	b.n	8000740 <LoopCopyDataInit>

0800073a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800073a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800073c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800073e:	3304      	adds	r3, #4

08000740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000744:	d3f9      	bcc.n	800073a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000746:	4a0a      	ldr	r2, [pc, #40]	@ (8000770 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000748:	4c0a      	ldr	r4, [pc, #40]	@ (8000774 <LoopForever+0x16>)
  movs r3, #0
 800074a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800074c:	e001      	b.n	8000752 <LoopFillZerobss>

0800074e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800074e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000750:	3204      	adds	r2, #4

08000752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000754:	d3fb      	bcc.n	800074e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000756:	f004 f957 	bl	8004a08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800075a:	f7ff fdbb 	bl	80002d4 <main>

0800075e <LoopForever>:

LoopForever:
    b LoopForever
 800075e:	e7fe      	b.n	800075e <LoopForever>
  ldr   r0, =_estack
 8000760:	20044000 	.word	0x20044000
  ldr r0, =_sdata
 8000764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000768:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 800076c:	08004aec 	.word	0x08004aec
  ldr r2, =_sbss
 8000770:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000774:	20002bd0 	.word	0x20002bd0

08000778 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000778:	e7fe      	b.n	8000778 <ADC1_IRQHandler>
	...

0800077c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000780:	2003      	movs	r0, #3
 8000782:	f000 f8f0 	bl	8000966 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000786:	f001 f8d3 	bl	8001930 <HAL_RCC_GetSysClockFreq>
 800078a:	4602      	mov	r2, r0
 800078c:	4b0c      	ldr	r3, [pc, #48]	@ (80007c0 <HAL_Init+0x44>)
 800078e:	6a1b      	ldr	r3, [r3, #32]
 8000790:	f003 030f 	and.w	r3, r3, #15
 8000794:	490b      	ldr	r1, [pc, #44]	@ (80007c4 <HAL_Init+0x48>)
 8000796:	5ccb      	ldrb	r3, [r1, r3]
 8000798:	fa22 f303 	lsr.w	r3, r2, r3
 800079c:	4a0a      	ldr	r2, [pc, #40]	@ (80007c8 <HAL_Init+0x4c>)
 800079e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80007a0:	2004      	movs	r0, #4
 80007a2:	f000 f913 	bl	80009cc <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007a6:	200f      	movs	r0, #15
 80007a8:	f7ff fea6 	bl	80004f8 <HAL_InitTick>
 80007ac:	4603      	mov	r3, r0
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d001      	beq.n	80007b6 <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 80007b2:	2301      	movs	r3, #1
 80007b4:	e002      	b.n	80007bc <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80007b6:	f7ff fe95 	bl	80004e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007ba:	2300      	movs	r3, #0
}
 80007bc:	4618      	mov	r0, r3
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	44020c00 	.word	0x44020c00
 80007c4:	08004acc 	.word	0x08004acc
 80007c8:	20000000 	.word	0x20000000

080007cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80007d0:	4b06      	ldr	r3, [pc, #24]	@ (80007ec <HAL_IncTick+0x20>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	461a      	mov	r2, r3
 80007d6:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <HAL_IncTick+0x24>)
 80007d8:	681b      	ldr	r3, [r3, #0]
 80007da:	4413      	add	r3, r2
 80007dc:	4a04      	ldr	r2, [pc, #16]	@ (80007f0 <HAL_IncTick+0x24>)
 80007de:	6013      	str	r3, [r2, #0]
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	20000008 	.word	0x20000008
 80007f0:	20000080 	.word	0x20000080

080007f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  return uwTick;
 80007f8:	4b03      	ldr	r3, [pc, #12]	@ (8000808 <HAL_GetTick+0x14>)
 80007fa:	681b      	ldr	r3, [r3, #0]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	20000080 	.word	0x20000080

0800080c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f003 0307 	and.w	r3, r3, #7
 800081a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800081c:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <__NVIC_SetPriorityGrouping+0x44>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000822:	68ba      	ldr	r2, [r7, #8]
 8000824:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000828:	4013      	ands	r3, r2
 800082a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000830:	68bb      	ldr	r3, [r7, #8]
 8000832:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000834:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800083c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800083e:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <__NVIC_SetPriorityGrouping+0x44>)
 8000840:	68bb      	ldr	r3, [r7, #8]
 8000842:	60d3      	str	r3, [r2, #12]
}
 8000844:	bf00      	nop
 8000846:	3714      	adds	r7, #20
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	e000ed00 	.word	0xe000ed00

08000854 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000858:	4b04      	ldr	r3, [pc, #16]	@ (800086c <__NVIC_GetPriorityGrouping+0x18>)
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	0a1b      	lsrs	r3, r3, #8
 800085e:	f003 0307 	and.w	r3, r3, #7
}
 8000862:	4618      	mov	r0, r3
 8000864:	46bd      	mov	sp, r7
 8000866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086a:	4770      	bx	lr
 800086c:	e000ed00 	.word	0xe000ed00

08000870 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000870:	b480      	push	{r7}
 8000872:	b083      	sub	sp, #12
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800087a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800087e:	2b00      	cmp	r3, #0
 8000880:	db0b      	blt.n	800089a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000882:	88fb      	ldrh	r3, [r7, #6]
 8000884:	f003 021f 	and.w	r2, r3, #31
 8000888:	4907      	ldr	r1, [pc, #28]	@ (80008a8 <__NVIC_EnableIRQ+0x38>)
 800088a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800088e:	095b      	lsrs	r3, r3, #5
 8000890:	2001      	movs	r0, #1
 8000892:	fa00 f202 	lsl.w	r2, r0, r2
 8000896:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800089a:	bf00      	nop
 800089c:	370c      	adds	r7, #12
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	e000e100 	.word	0xe000e100

080008ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	4603      	mov	r3, r0
 80008b4:	6039      	str	r1, [r7, #0]
 80008b6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80008b8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	db0a      	blt.n	80008d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c0:	683b      	ldr	r3, [r7, #0]
 80008c2:	b2da      	uxtb	r2, r3
 80008c4:	490c      	ldr	r1, [pc, #48]	@ (80008f8 <__NVIC_SetPriority+0x4c>)
 80008c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80008ca:	0112      	lsls	r2, r2, #4
 80008cc:	b2d2      	uxtb	r2, r2
 80008ce:	440b      	add	r3, r1
 80008d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008d4:	e00a      	b.n	80008ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4908      	ldr	r1, [pc, #32]	@ (80008fc <__NVIC_SetPriority+0x50>)
 80008dc:	88fb      	ldrh	r3, [r7, #6]
 80008de:	f003 030f 	and.w	r3, r3, #15
 80008e2:	3b04      	subs	r3, #4
 80008e4:	0112      	lsls	r2, r2, #4
 80008e6:	b2d2      	uxtb	r2, r2
 80008e8:	440b      	add	r3, r1
 80008ea:	761a      	strb	r2, [r3, #24]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr
 80008f8:	e000e100 	.word	0xe000e100
 80008fc:	e000ed00 	.word	0xe000ed00

08000900 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000900:	b480      	push	{r7}
 8000902:	b089      	sub	sp, #36	@ 0x24
 8000904:	af00      	add	r7, sp, #0
 8000906:	60f8      	str	r0, [r7, #12]
 8000908:	60b9      	str	r1, [r7, #8]
 800090a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	f003 0307 	and.w	r3, r3, #7
 8000912:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	f1c3 0307 	rsb	r3, r3, #7
 800091a:	2b04      	cmp	r3, #4
 800091c:	bf28      	it	cs
 800091e:	2304      	movcs	r3, #4
 8000920:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000922:	69fb      	ldr	r3, [r7, #28]
 8000924:	3304      	adds	r3, #4
 8000926:	2b06      	cmp	r3, #6
 8000928:	d902      	bls.n	8000930 <NVIC_EncodePriority+0x30>
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	3b03      	subs	r3, #3
 800092e:	e000      	b.n	8000932 <NVIC_EncodePriority+0x32>
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000934:	f04f 32ff 	mov.w	r2, #4294967295
 8000938:	69bb      	ldr	r3, [r7, #24]
 800093a:	fa02 f303 	lsl.w	r3, r2, r3
 800093e:	43da      	mvns	r2, r3
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	401a      	ands	r2, r3
 8000944:	697b      	ldr	r3, [r7, #20]
 8000946:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000948:	f04f 31ff 	mov.w	r1, #4294967295
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	fa01 f303 	lsl.w	r3, r1, r3
 8000952:	43d9      	mvns	r1, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000958:	4313      	orrs	r3, r2
         );
}
 800095a:	4618      	mov	r0, r3
 800095c:	3724      	adds	r7, #36	@ 0x24
 800095e:	46bd      	mov	sp, r7
 8000960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000964:	4770      	bx	lr

08000966 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800096e:	6878      	ldr	r0, [r7, #4]
 8000970:	f7ff ff4c 	bl	800080c <__NVIC_SetPriorityGrouping>
}
 8000974:	bf00      	nop
 8000976:	3708      	adds	r7, #8
 8000978:	46bd      	mov	sp, r7
 800097a:	bd80      	pop	{r7, pc}

0800097c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	4603      	mov	r3, r0
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
 8000988:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800098a:	f7ff ff63 	bl	8000854 <__NVIC_GetPriorityGrouping>
 800098e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000990:	687a      	ldr	r2, [r7, #4]
 8000992:	68b9      	ldr	r1, [r7, #8]
 8000994:	6978      	ldr	r0, [r7, #20]
 8000996:	f7ff ffb3 	bl	8000900 <NVIC_EncodePriority>
 800099a:	4602      	mov	r2, r0
 800099c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009a0:	4611      	mov	r1, r2
 80009a2:	4618      	mov	r0, r3
 80009a4:	f7ff ff82 	bl	80008ac <__NVIC_SetPriority>
}
 80009a8:	bf00      	nop
 80009aa:	3718      	adds	r7, #24
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009ba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ff56 	bl	8000870 <__NVIC_EnableIRQ>
}
 80009c4:	bf00      	nop
 80009c6:	3708      	adds	r7, #8
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bd80      	pop	{r7, pc}

080009cc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	2b04      	cmp	r3, #4
 80009d8:	d844      	bhi.n	8000a64 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80009da:	a201      	add	r2, pc, #4	@ (adr r2, 80009e0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80009dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e0:	08000a03 	.word	0x08000a03
 80009e4:	08000a21 	.word	0x08000a21
 80009e8:	08000a43 	.word	0x08000a43
 80009ec:	08000a65 	.word	0x08000a65
 80009f0:	080009f5 	.word	0x080009f5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 80009f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a74 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a1e      	ldr	r2, [pc, #120]	@ (8000a74 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80009fa:	f043 0304 	orr.w	r3, r3, #4
 80009fe:	6013      	str	r3, [r2, #0]
      break;
 8000a00:	e031      	b.n	8000a66 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000a02:	4b1c      	ldr	r3, [pc, #112]	@ (8000a74 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	4a1b      	ldr	r2, [pc, #108]	@ (8000a74 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a08:	f023 0304 	bic.w	r3, r3, #4
 8000a0c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8000a0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000a78 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a10:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000a14:	4a18      	ldr	r2, [pc, #96]	@ (8000a78 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a16:	f023 030c 	bic.w	r3, r3, #12
 8000a1a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000a1e:	e022      	b.n	8000a66 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000a20:	4b14      	ldr	r3, [pc, #80]	@ (8000a74 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a13      	ldr	r2, [pc, #76]	@ (8000a74 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a26:	f023 0304 	bic.w	r3, r3, #4
 8000a2a:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8000a2c:	4b12      	ldr	r3, [pc, #72]	@ (8000a78 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a2e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000a32:	f023 030c 	bic.w	r3, r3, #12
 8000a36:	4a10      	ldr	r2, [pc, #64]	@ (8000a78 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000a40:	e011      	b.n	8000a66 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8000a42:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4a0b      	ldr	r2, [pc, #44]	@ (8000a74 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000a48:	f023 0304 	bic.w	r3, r3, #4
 8000a4c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8000a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a78 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a50:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8000a54:	f023 030c 	bic.w	r3, r3, #12
 8000a58:	4a07      	ldr	r2, [pc, #28]	@ (8000a78 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000a5a:	f043 0308 	orr.w	r3, r3, #8
 8000a5e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8000a62:	e000      	b.n	8000a66 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000a64:	bf00      	nop
  }
}
 8000a66:	bf00      	nop
 8000a68:	370c      	adds	r7, #12
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop
 8000a74:	e000e010 	.word	0xe000e010
 8000a78:	44020c00 	.word	0x44020c00

08000a7c <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b087      	sub	sp, #28
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
 8000a84:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8000a86:	2300      	movs	r3, #0
 8000a88:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000a8a:	e136      	b.n	8000cfa <HAL_GPIO_Init+0x27e>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	2101      	movs	r1, #1
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	fa01 f303 	lsl.w	r3, r1, r3
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000a9c:	68fb      	ldr	r3, [r7, #12]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	f000 8128 	beq.w	8000cf4 <HAL_GPIO_Init+0x278>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	685b      	ldr	r3, [r3, #4]
 8000aa8:	2b02      	cmp	r3, #2
 8000aaa:	d003      	beq.n	8000ab4 <HAL_GPIO_Init+0x38>
 8000aac:	683b      	ldr	r3, [r7, #0]
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	2b12      	cmp	r3, #18
 8000ab2:	d125      	bne.n	8000b00 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8000ab4:	693b      	ldr	r3, [r7, #16]
 8000ab6:	08da      	lsrs	r2, r3, #3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	3208      	adds	r2, #8
 8000abc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ac0:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000ac2:	693b      	ldr	r3, [r7, #16]
 8000ac4:	f003 0307 	and.w	r3, r3, #7
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	220f      	movs	r2, #15
 8000acc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad0:	43db      	mvns	r3, r3
 8000ad2:	697a      	ldr	r2, [r7, #20]
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	f003 020f 	and.w	r2, r3, #15
 8000ae0:	693b      	ldr	r3, [r7, #16]
 8000ae2:	f003 0307 	and.w	r3, r3, #7
 8000ae6:	009b      	lsls	r3, r3, #2
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	697a      	ldr	r2, [r7, #20]
 8000aee:	4313      	orrs	r3, r2
 8000af0:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8000af2:	693b      	ldr	r3, [r7, #16]
 8000af4:	08da      	lsrs	r2, r3, #3
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	3208      	adds	r2, #8
 8000afa:	6979      	ldr	r1, [r7, #20]
 8000afc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8000b06:	693b      	ldr	r3, [r7, #16]
 8000b08:	005b      	lsls	r3, r3, #1
 8000b0a:	2203      	movs	r2, #3
 8000b0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b10:	43db      	mvns	r3, r3
 8000b12:	697a      	ldr	r2, [r7, #20]
 8000b14:	4013      	ands	r3, r2
 8000b16:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	f003 0203 	and.w	r2, r3, #3
 8000b20:	693b      	ldr	r3, [r7, #16]
 8000b22:	005b      	lsls	r3, r3, #1
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	697a      	ldr	r2, [r7, #20]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	697a      	ldr	r2, [r7, #20]
 8000b32:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	2b01      	cmp	r3, #1
 8000b3a:	d00b      	beq.n	8000b54 <HAL_GPIO_Init+0xd8>
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	2b02      	cmp	r3, #2
 8000b42:	d007      	beq.n	8000b54 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000b48:	2b11      	cmp	r3, #17
 8000b4a:	d003      	beq.n	8000b54 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	2b12      	cmp	r3, #18
 8000b52:	d130      	bne.n	8000bb6 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	689b      	ldr	r3, [r3, #8]
 8000b58:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	2203      	movs	r2, #3
 8000b60:	fa02 f303 	lsl.w	r3, r2, r3
 8000b64:	43db      	mvns	r3, r3
 8000b66:	697a      	ldr	r2, [r7, #20]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	68da      	ldr	r2, [r3, #12]
 8000b70:	693b      	ldr	r3, [r7, #16]
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	fa02 f303 	lsl.w	r3, r2, r3
 8000b78:	697a      	ldr	r2, [r7, #20]
 8000b7a:	4313      	orrs	r3, r2
 8000b7c:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	697a      	ldr	r2, [r7, #20]
 8000b82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	693b      	ldr	r3, [r7, #16]
 8000b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b92:	43db      	mvns	r3, r3
 8000b94:	697a      	ldr	r2, [r7, #20]
 8000b96:	4013      	ands	r3, r2
 8000b98:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	685b      	ldr	r3, [r3, #4]
 8000b9e:	091b      	lsrs	r3, r3, #4
 8000ba0:	f003 0201 	and.w	r2, r3, #1
 8000ba4:	693b      	ldr	r3, [r7, #16]
 8000ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8000baa:	697a      	ldr	r2, [r7, #20]
 8000bac:	4313      	orrs	r3, r2
 8000bae:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	697a      	ldr	r2, [r7, #20]
 8000bb4:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	2b03      	cmp	r3, #3
 8000bbc:	d017      	beq.n	8000bee <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	68db      	ldr	r3, [r3, #12]
 8000bc2:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	2203      	movs	r2, #3
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	697a      	ldr	r2, [r7, #20]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	689a      	ldr	r2, [r3, #8]
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	fa02 f303 	lsl.w	r3, r2, r3
 8000be2:	697a      	ldr	r2, [r7, #20]
 8000be4:	4313      	orrs	r3, r2
 8000be6:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	697a      	ldr	r2, [r7, #20]
 8000bec:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d07c      	beq.n	8000cf4 <HAL_GPIO_Init+0x278>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000bfa:	4a47      	ldr	r2, [pc, #284]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000bfc:	693b      	ldr	r3, [r7, #16]
 8000bfe:	089b      	lsrs	r3, r3, #2
 8000c00:	3318      	adds	r3, #24
 8000c02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c06:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	f003 0303 	and.w	r3, r3, #3
 8000c0e:	00db      	lsls	r3, r3, #3
 8000c10:	220f      	movs	r2, #15
 8000c12:	fa02 f303 	lsl.w	r3, r2, r3
 8000c16:	43db      	mvns	r3, r3
 8000c18:	697a      	ldr	r2, [r7, #20]
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	0a9a      	lsrs	r2, r3, #10
 8000c22:	4b3e      	ldr	r3, [pc, #248]	@ (8000d1c <HAL_GPIO_Init+0x2a0>)
 8000c24:	4013      	ands	r3, r2
 8000c26:	693a      	ldr	r2, [r7, #16]
 8000c28:	f002 0203 	and.w	r2, r2, #3
 8000c2c:	00d2      	lsls	r2, r2, #3
 8000c2e:	4093      	lsls	r3, r2
 8000c30:	697a      	ldr	r2, [r7, #20]
 8000c32:	4313      	orrs	r3, r2
 8000c34:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8000c36:	4938      	ldr	r1, [pc, #224]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000c38:	693b      	ldr	r3, [r7, #16]
 8000c3a:	089b      	lsrs	r3, r3, #2
 8000c3c:	3318      	adds	r3, #24
 8000c3e:	697a      	ldr	r2, [r7, #20]
 8000c40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000c44:	4b34      	ldr	r3, [pc, #208]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	43db      	mvns	r3, r3
 8000c4e:	697a      	ldr	r2, [r7, #20]
 8000c50:	4013      	ands	r3, r2
 8000c52:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d003      	beq.n	8000c68 <HAL_GPIO_Init+0x1ec>
        {
          tmp |= iocurrent;
 8000c60:	697a      	ldr	r2, [r7, #20]
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	4313      	orrs	r3, r2
 8000c66:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8000c68:	4a2b      	ldr	r2, [pc, #172]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000c6a:	697b      	ldr	r3, [r7, #20]
 8000c6c:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8000c6e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	43db      	mvns	r3, r3
 8000c78:	697a      	ldr	r2, [r7, #20]
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c7e:	683b      	ldr	r3, [r7, #0]
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d003      	beq.n	8000c92 <HAL_GPIO_Init+0x216>
        {
          tmp |= iocurrent;
 8000c8a:	697a      	ldr	r2, [r7, #20]
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	4313      	orrs	r3, r2
 8000c90:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000c92:	4a21      	ldr	r2, [pc, #132]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8000c98:	4b1f      	ldr	r3, [pc, #124]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8000c9e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	43db      	mvns	r3, r3
 8000ca4:	697a      	ldr	r2, [r7, #20]
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d003      	beq.n	8000cbe <HAL_GPIO_Init+0x242>
        {
          tmp |= iocurrent;
 8000cb6:	697a      	ldr	r2, [r7, #20]
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8000cbe:	4a16      	ldr	r2, [pc, #88]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8000cc6:	4b14      	ldr	r3, [pc, #80]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000cc8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000ccc:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	43db      	mvns	r3, r3
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cd8:	683b      	ldr	r3, [r7, #0]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d003      	beq.n	8000cec <HAL_GPIO_Init+0x270>
        {
          tmp |= iocurrent;
 8000ce4:	697a      	ldr	r2, [r7, #20]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000cec:	4a0a      	ldr	r2, [pc, #40]	@ (8000d18 <HAL_GPIO_Init+0x29c>)
 8000cee:	697b      	ldr	r3, [r7, #20]
 8000cf0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8000cf4:	693b      	ldr	r3, [r7, #16]
 8000cf6:	3301      	adds	r3, #1
 8000cf8:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000cfa:	683b      	ldr	r3, [r7, #0]
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	693b      	ldr	r3, [r7, #16]
 8000d00:	fa22 f303 	lsr.w	r3, r2, r3
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	f47f aec1 	bne.w	8000a8c <HAL_GPIO_Init+0x10>
  }
}
 8000d0a:	bf00      	nop
 8000d0c:	bf00      	nop
 8000d0e:	371c      	adds	r7, #28
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	44022000 	.word	0x44022000
 8000d1c:	002f7f7f 	.word	0x002f7f7f

08000d20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	460b      	mov	r3, r1
 8000d2a:	807b      	strh	r3, [r7, #2]
 8000d2c:	4613      	mov	r3, r2
 8000d2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d30:	787b      	ldrb	r3, [r7, #1]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d003      	beq.n	8000d3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d36:	887a      	ldrh	r2, [r7, #2]
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000d3c:	e002      	b.n	8000d44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d3e:	887a      	ldrh	r2, [r7, #2]
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000d44:	bf00      	nop
 8000d46:	370c      	adds	r7, #12
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr

08000d50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b088      	sub	sp, #32
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d102      	bne.n	8000d64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	f000 bc28 	b.w	80015b4 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000d64:	4b94      	ldr	r3, [pc, #592]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000d66:	69db      	ldr	r3, [r3, #28]
 8000d68:	f003 0318 	and.w	r3, r3, #24
 8000d6c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8000d6e:	4b92      	ldr	r3, [pc, #584]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000d70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d72:	f003 0303 	and.w	r3, r3, #3
 8000d76:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f003 0310 	and.w	r3, r3, #16
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d05b      	beq.n	8000e3c <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	2b08      	cmp	r3, #8
 8000d88:	d005      	beq.n	8000d96 <HAL_RCC_OscConfig+0x46>
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	2b18      	cmp	r3, #24
 8000d8e:	d114      	bne.n	8000dba <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8000d90:	69bb      	ldr	r3, [r7, #24]
 8000d92:	2b02      	cmp	r3, #2
 8000d94:	d111      	bne.n	8000dba <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	69db      	ldr	r3, [r3, #28]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d102      	bne.n	8000da4 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	f000 bc08 	b.w	80015b4 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8000da4:	4b84      	ldr	r3, [pc, #528]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000da6:	699b      	ldr	r3, [r3, #24]
 8000da8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	6a1b      	ldr	r3, [r3, #32]
 8000db0:	041b      	lsls	r3, r3, #16
 8000db2:	4981      	ldr	r1, [pc, #516]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000db4:	4313      	orrs	r3, r2
 8000db6:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8000db8:	e040      	b.n	8000e3c <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	69db      	ldr	r3, [r3, #28]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d023      	beq.n	8000e0a <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8000dc2:	4b7d      	ldr	r3, [pc, #500]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a7c      	ldr	r2, [pc, #496]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000dc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dce:	f7ff fd11 	bl	80007f4 <HAL_GetTick>
 8000dd2:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8000dd4:	e008      	b.n	8000de8 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8000dd6:	f7ff fd0d 	bl	80007f4 <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d901      	bls.n	8000de8 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8000de4:	2303      	movs	r3, #3
 8000de6:	e3e5      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8000de8:	4b73      	ldr	r3, [pc, #460]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d0f0      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8000df4:	4b70      	ldr	r3, [pc, #448]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000df6:	699b      	ldr	r3, [r3, #24]
 8000df8:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6a1b      	ldr	r3, [r3, #32]
 8000e00:	041b      	lsls	r3, r3, #16
 8000e02:	496d      	ldr	r1, [pc, #436]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e04:	4313      	orrs	r3, r2
 8000e06:	618b      	str	r3, [r1, #24]
 8000e08:	e018      	b.n	8000e3c <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8000e0a:	4b6b      	ldr	r3, [pc, #428]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a6a      	ldr	r2, [pc, #424]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000e14:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e16:	f7ff fced 	bl	80007f4 <HAL_GetTick>
 8000e1a:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8000e1c:	e008      	b.n	8000e30 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8000e1e:	f7ff fce9 	bl	80007f4 <HAL_GetTick>
 8000e22:	4602      	mov	r2, r0
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	2b02      	cmp	r3, #2
 8000e2a:	d901      	bls.n	8000e30 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8000e2c:	2303      	movs	r3, #3
 8000e2e:	e3c1      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8000e30:	4b61      	ldr	r3, [pc, #388]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d1f0      	bne.n	8000e1e <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f003 0301 	and.w	r3, r3, #1
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	f000 80a0 	beq.w	8000f8a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	2b10      	cmp	r3, #16
 8000e4e:	d005      	beq.n	8000e5c <HAL_RCC_OscConfig+0x10c>
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	2b18      	cmp	r3, #24
 8000e54:	d109      	bne.n	8000e6a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	2b03      	cmp	r3, #3
 8000e5a:	d106      	bne.n	8000e6a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	f040 8092 	bne.w	8000f8a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e3a4      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e72:	d106      	bne.n	8000e82 <HAL_RCC_OscConfig+0x132>
 8000e74:	4b50      	ldr	r3, [pc, #320]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	4a4f      	ldr	r2, [pc, #316]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	e058      	b.n	8000f34 <HAL_RCC_OscConfig+0x1e4>
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	685b      	ldr	r3, [r3, #4]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d112      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x160>
 8000e8a:	4b4b      	ldr	r3, [pc, #300]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4a4a      	ldr	r2, [pc, #296]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e94:	6013      	str	r3, [r2, #0]
 8000e96:	4b48      	ldr	r3, [pc, #288]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a47      	ldr	r2, [pc, #284]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000e9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000ea0:	6013      	str	r3, [r2, #0]
 8000ea2:	4b45      	ldr	r3, [pc, #276]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a44      	ldr	r2, [pc, #272]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ea8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	e041      	b.n	8000f34 <HAL_RCC_OscConfig+0x1e4>
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000eb8:	d112      	bne.n	8000ee0 <HAL_RCC_OscConfig+0x190>
 8000eba:	4b3f      	ldr	r3, [pc, #252]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a3e      	ldr	r2, [pc, #248]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ec0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ec4:	6013      	str	r3, [r2, #0]
 8000ec6:	4b3c      	ldr	r3, [pc, #240]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	4a3b      	ldr	r2, [pc, #236]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ecc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000ed0:	6013      	str	r3, [r2, #0]
 8000ed2:	4b39      	ldr	r3, [pc, #228]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a38      	ldr	r2, [pc, #224]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ed8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000edc:	6013      	str	r3, [r2, #0]
 8000ede:	e029      	b.n	8000f34 <HAL_RCC_OscConfig+0x1e4>
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8000ee8:	d112      	bne.n	8000f10 <HAL_RCC_OscConfig+0x1c0>
 8000eea:	4b33      	ldr	r3, [pc, #204]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4a32      	ldr	r2, [pc, #200]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ef0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ef4:	6013      	str	r3, [r2, #0]
 8000ef6:	4b30      	ldr	r3, [pc, #192]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	4a2f      	ldr	r2, [pc, #188]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000efc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4a2c      	ldr	r2, [pc, #176]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f0c:	6013      	str	r3, [r2, #0]
 8000f0e:	e011      	b.n	8000f34 <HAL_RCC_OscConfig+0x1e4>
 8000f10:	4b29      	ldr	r3, [pc, #164]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a28      	ldr	r2, [pc, #160]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f1a:	6013      	str	r3, [r2, #0]
 8000f1c:	4b26      	ldr	r3, [pc, #152]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a25      	ldr	r2, [pc, #148]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f26:	6013      	str	r3, [r2, #0]
 8000f28:	4b23      	ldr	r3, [pc, #140]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a22      	ldr	r2, [pc, #136]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f2e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8000f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d013      	beq.n	8000f64 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f3c:	f7ff fc5a 	bl	80007f4 <HAL_GetTick>
 8000f40:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f42:	e008      	b.n	8000f56 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8000f44:	f7ff fc56 	bl	80007f4 <HAL_GetTick>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	1ad3      	subs	r3, r2, r3
 8000f4e:	2b64      	cmp	r3, #100	@ 0x64
 8000f50:	d901      	bls.n	8000f56 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8000f52:	2303      	movs	r3, #3
 8000f54:	e32e      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f56:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0f0      	beq.n	8000f44 <HAL_RCC_OscConfig+0x1f4>
 8000f62:	e012      	b.n	8000f8a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f64:	f7ff fc46 	bl	80007f4 <HAL_GetTick>
 8000f68:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f6a:	e008      	b.n	8000f7e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8000f6c:	f7ff fc42 	bl	80007f4 <HAL_GetTick>
 8000f70:	4602      	mov	r2, r0
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	1ad3      	subs	r3, r2, r3
 8000f76:	2b64      	cmp	r3, #100	@ 0x64
 8000f78:	d901      	bls.n	8000f7e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8000f7a:	2303      	movs	r3, #3
 8000f7c:	e31a      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb8 <HAL_RCC_OscConfig+0x268>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1f0      	bne.n	8000f6c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f003 0302 	and.w	r3, r3, #2
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f000 809a 	beq.w	80010cc <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d005      	beq.n	8000faa <HAL_RCC_OscConfig+0x25a>
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	2b18      	cmp	r3, #24
 8000fa2:	d149      	bne.n	8001038 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d146      	bne.n	8001038 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	68db      	ldr	r3, [r3, #12]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d104      	bne.n	8000fbc <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	e2fe      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
 8000fb6:	bf00      	nop
 8000fb8:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d11c      	bne.n	8000ffc <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8000fc2:	4b9a      	ldr	r3, [pc, #616]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	f003 0218 	and.w	r2, r3, #24
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	691b      	ldr	r3, [r3, #16]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d014      	beq.n	8000ffc <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8000fd2:	4b96      	ldr	r3, [pc, #600]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f023 0218 	bic.w	r2, r3, #24
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	691b      	ldr	r3, [r3, #16]
 8000fde:	4993      	ldr	r1, [pc, #588]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8000fe4:	f000 fdd0 	bl	8001b88 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000fe8:	4b91      	ldr	r3, [pc, #580]	@ (8001230 <HAL_RCC_OscConfig+0x4e0>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff fa83 	bl	80004f8 <HAL_InitTick>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e2db      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ffc:	f7ff fbfa 	bl	80007f4 <HAL_GetTick>
 8001000:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001002:	e008      	b.n	8001016 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001004:	f7ff fbf6 	bl	80007f4 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b02      	cmp	r3, #2
 8001010:	d901      	bls.n	8001016 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001012:	2303      	movs	r3, #3
 8001014:	e2ce      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001016:	4b85      	ldr	r3, [pc, #532]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f003 0302 	and.w	r3, r3, #2
 800101e:	2b00      	cmp	r3, #0
 8001020:	d0f0      	beq.n	8001004 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001022:	4b82      	ldr	r3, [pc, #520]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001024:	691b      	ldr	r3, [r3, #16]
 8001026:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	041b      	lsls	r3, r3, #16
 8001030:	497e      	ldr	r1, [pc, #504]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001032:	4313      	orrs	r3, r2
 8001034:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001036:	e049      	b.n	80010cc <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d02c      	beq.n	800109a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001040:	4b7a      	ldr	r3, [pc, #488]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f023 0218 	bic.w	r2, r3, #24
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	691b      	ldr	r3, [r3, #16]
 800104c:	4977      	ldr	r1, [pc, #476]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 800104e:	4313      	orrs	r3, r2
 8001050:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001052:	4b76      	ldr	r3, [pc, #472]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	4a75      	ldr	r2, [pc, #468]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001058:	f043 0301 	orr.w	r3, r3, #1
 800105c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800105e:	f7ff fbc9 	bl	80007f4 <HAL_GetTick>
 8001062:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001064:	e008      	b.n	8001078 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001066:	f7ff fbc5 	bl	80007f4 <HAL_GetTick>
 800106a:	4602      	mov	r2, r0
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	1ad3      	subs	r3, r2, r3
 8001070:	2b02      	cmp	r3, #2
 8001072:	d901      	bls.n	8001078 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001074:	2303      	movs	r3, #3
 8001076:	e29d      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001078:	4b6c      	ldr	r3, [pc, #432]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	2b00      	cmp	r3, #0
 8001082:	d0f0      	beq.n	8001066 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001084:	4b69      	ldr	r3, [pc, #420]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001086:	691b      	ldr	r3, [r3, #16]
 8001088:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	695b      	ldr	r3, [r3, #20]
 8001090:	041b      	lsls	r3, r3, #16
 8001092:	4966      	ldr	r1, [pc, #408]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001094:	4313      	orrs	r3, r2
 8001096:	610b      	str	r3, [r1, #16]
 8001098:	e018      	b.n	80010cc <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800109a:	4b64      	ldr	r3, [pc, #400]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a63      	ldr	r2, [pc, #396]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80010a0:	f023 0301 	bic.w	r3, r3, #1
 80010a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80010a6:	f7ff fba5 	bl	80007f4 <HAL_GetTick>
 80010aa:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80010ae:	f7ff fba1 	bl	80007f4 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e279      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80010c0:	4b5a      	ldr	r3, [pc, #360]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1f0      	bne.n	80010ae <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0308 	and.w	r3, r3, #8
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d03c      	beq.n	8001152 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d01c      	beq.n	800111a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010e0:	4b52      	ldr	r3, [pc, #328]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80010e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80010e6:	4a51      	ldr	r2, [pc, #324]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80010e8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80010ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010f0:	f7ff fb80 	bl	80007f4 <HAL_GetTick>
 80010f4:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80010f6:	e008      	b.n	800110a <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80010f8:	f7ff fb7c 	bl	80007f4 <HAL_GetTick>
 80010fc:	4602      	mov	r2, r0
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	1ad3      	subs	r3, r2, r3
 8001102:	2b02      	cmp	r3, #2
 8001104:	d901      	bls.n	800110a <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001106:	2303      	movs	r3, #3
 8001108:	e254      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800110a:	4b48      	ldr	r3, [pc, #288]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 800110c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001114:	2b00      	cmp	r3, #0
 8001116:	d0ef      	beq.n	80010f8 <HAL_RCC_OscConfig+0x3a8>
 8001118:	e01b      	b.n	8001152 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800111a:	4b44      	ldr	r3, [pc, #272]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 800111c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001120:	4a42      	ldr	r2, [pc, #264]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001122:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001126:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800112a:	f7ff fb63 	bl	80007f4 <HAL_GetTick>
 800112e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001130:	e008      	b.n	8001144 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001132:	f7ff fb5f 	bl	80007f4 <HAL_GetTick>
 8001136:	4602      	mov	r2, r0
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	2b02      	cmp	r3, #2
 800113e:	d901      	bls.n	8001144 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001140:	2303      	movs	r3, #3
 8001142:	e237      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001144:	4b39      	ldr	r3, [pc, #228]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001146:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800114a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800114e:	2b00      	cmp	r3, #0
 8001150:	d1ef      	bne.n	8001132 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f003 0304 	and.w	r3, r3, #4
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 80d2 	beq.w	8001304 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001160:	4b34      	ldr	r3, [pc, #208]	@ (8001234 <HAL_RCC_OscConfig+0x4e4>)
 8001162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	2b00      	cmp	r3, #0
 800116a:	d118      	bne.n	800119e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800116c:	4b31      	ldr	r3, [pc, #196]	@ (8001234 <HAL_RCC_OscConfig+0x4e4>)
 800116e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001170:	4a30      	ldr	r2, [pc, #192]	@ (8001234 <HAL_RCC_OscConfig+0x4e4>)
 8001172:	f043 0301 	orr.w	r3, r3, #1
 8001176:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001178:	f7ff fb3c 	bl	80007f4 <HAL_GetTick>
 800117c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800117e:	e008      	b.n	8001192 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001180:	f7ff fb38 	bl	80007f4 <HAL_GetTick>
 8001184:	4602      	mov	r2, r0
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d901      	bls.n	8001192 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	e210      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001192:	4b28      	ldr	r3, [pc, #160]	@ (8001234 <HAL_RCC_OscConfig+0x4e4>)
 8001194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001196:	f003 0301 	and.w	r3, r3, #1
 800119a:	2b00      	cmp	r3, #0
 800119c:	d0f0      	beq.n	8001180 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	689b      	ldr	r3, [r3, #8]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d108      	bne.n	80011b8 <HAL_RCC_OscConfig+0x468>
 80011a6:	4b21      	ldr	r3, [pc, #132]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011ac:	4a1f      	ldr	r2, [pc, #124]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011ae:	f043 0301 	orr.w	r3, r3, #1
 80011b2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80011b6:	e074      	b.n	80012a2 <HAL_RCC_OscConfig+0x552>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d118      	bne.n	80011f2 <HAL_RCC_OscConfig+0x4a2>
 80011c0:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011c6:	4a19      	ldr	r2, [pc, #100]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011c8:	f023 0301 	bic.w	r3, r3, #1
 80011cc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80011d0:	4b16      	ldr	r3, [pc, #88]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011d6:	4a15      	ldr	r2, [pc, #84]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80011dc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80011e0:	4b12      	ldr	r3, [pc, #72]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80011e6:	4a11      	ldr	r2, [pc, #68]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011e8:	f023 0304 	bic.w	r3, r3, #4
 80011ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80011f0:	e057      	b.n	80012a2 <HAL_RCC_OscConfig+0x552>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	689b      	ldr	r3, [r3, #8]
 80011f6:	2b05      	cmp	r3, #5
 80011f8:	d11e      	bne.n	8001238 <HAL_RCC_OscConfig+0x4e8>
 80011fa:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 80011fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001200:	4a0a      	ldr	r2, [pc, #40]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001202:	f043 0304 	orr.w	r3, r3, #4
 8001206:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 800120c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001210:	4a06      	ldr	r2, [pc, #24]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001212:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001216:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800121a:	4b04      	ldr	r3, [pc, #16]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 800121c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001220:	4a02      	ldr	r2, [pc, #8]	@ (800122c <HAL_RCC_OscConfig+0x4dc>)
 8001222:	f043 0301 	orr.w	r3, r3, #1
 8001226:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800122a:	e03a      	b.n	80012a2 <HAL_RCC_OscConfig+0x552>
 800122c:	44020c00 	.word	0x44020c00
 8001230:	20000004 	.word	0x20000004
 8001234:	44020800 	.word	0x44020800
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	2b85      	cmp	r3, #133	@ 0x85
 800123e:	d118      	bne.n	8001272 <HAL_RCC_OscConfig+0x522>
 8001240:	4ba2      	ldr	r3, [pc, #648]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001242:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001246:	4aa1      	ldr	r2, [pc, #644]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001248:	f043 0304 	orr.w	r3, r3, #4
 800124c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001250:	4b9e      	ldr	r3, [pc, #632]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001252:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001256:	4a9d      	ldr	r2, [pc, #628]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001258:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800125c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001260:	4b9a      	ldr	r3, [pc, #616]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001262:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001266:	4a99      	ldr	r2, [pc, #612]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001268:	f043 0301 	orr.w	r3, r3, #1
 800126c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001270:	e017      	b.n	80012a2 <HAL_RCC_OscConfig+0x552>
 8001272:	4b96      	ldr	r3, [pc, #600]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001274:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001278:	4a94      	ldr	r2, [pc, #592]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800127a:	f023 0301 	bic.w	r3, r3, #1
 800127e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001282:	4b92      	ldr	r3, [pc, #584]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001284:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001288:	4a90      	ldr	r2, [pc, #576]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800128a:	f023 0304 	bic.w	r3, r3, #4
 800128e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001292:	4b8e      	ldr	r3, [pc, #568]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001294:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001298:	4a8c      	ldr	r2, [pc, #560]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800129a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800129e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d016      	beq.n	80012d8 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012aa:	f7ff faa3 	bl	80007f4 <HAL_GetTick>
 80012ae:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012b0:	e00a      	b.n	80012c8 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012b2:	f7ff fa9f 	bl	80007f4 <HAL_GetTick>
 80012b6:	4602      	mov	r2, r0
 80012b8:	697b      	ldr	r3, [r7, #20]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d901      	bls.n	80012c8 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80012c4:	2303      	movs	r3, #3
 80012c6:	e175      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80012c8:	4b80      	ldr	r3, [pc, #512]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 80012ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0ed      	beq.n	80012b2 <HAL_RCC_OscConfig+0x562>
 80012d6:	e015      	b.n	8001304 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012d8:	f7ff fa8c 	bl	80007f4 <HAL_GetTick>
 80012dc:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012de:	e00a      	b.n	80012f6 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012e0:	f7ff fa88 	bl	80007f4 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e15e      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80012f6:	4b75      	ldr	r3, [pc, #468]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 80012f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80012fc:	f003 0302 	and.w	r3, r3, #2
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1ed      	bne.n	80012e0 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0320 	and.w	r3, r3, #32
 800130c:	2b00      	cmp	r3, #0
 800130e:	d036      	beq.n	800137e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001314:	2b00      	cmp	r3, #0
 8001316:	d019      	beq.n	800134c <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001318:	4b6c      	ldr	r3, [pc, #432]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	4a6b      	ldr	r2, [pc, #428]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800131e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001322:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001324:	f7ff fa66 	bl	80007f4 <HAL_GetTick>
 8001328:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800132c:	f7ff fa62 	bl	80007f4 <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e13a      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800133e:	4b63      	ldr	r3, [pc, #396]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001346:	2b00      	cmp	r3, #0
 8001348:	d0f0      	beq.n	800132c <HAL_RCC_OscConfig+0x5dc>
 800134a:	e018      	b.n	800137e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800134c:	4b5f      	ldr	r3, [pc, #380]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	4a5e      	ldr	r2, [pc, #376]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001352:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001356:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001358:	f7ff fa4c 	bl	80007f4 <HAL_GetTick>
 800135c:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800135e:	e008      	b.n	8001372 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8001360:	f7ff fa48 	bl	80007f4 <HAL_GetTick>
 8001364:	4602      	mov	r2, r0
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	1ad3      	subs	r3, r2, r3
 800136a:	2b02      	cmp	r3, #2
 800136c:	d901      	bls.n	8001372 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800136e:	2303      	movs	r3, #3
 8001370:	e120      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8001372:	4b56      	ldr	r3, [pc, #344]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f0      	bne.n	8001360 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001382:	2b00      	cmp	r3, #0
 8001384:	f000 8115 	beq.w	80015b2 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001388:	69fb      	ldr	r3, [r7, #28]
 800138a:	2b18      	cmp	r3, #24
 800138c:	f000 80af 	beq.w	80014ee <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001394:	2b02      	cmp	r3, #2
 8001396:	f040 8086 	bne.w	80014a6 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800139a:	4b4c      	ldr	r3, [pc, #304]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a4b      	ldr	r2, [pc, #300]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 80013a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80013a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a6:	f7ff fa25 	bl	80007f4 <HAL_GetTick>
 80013aa:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80013ae:	f7ff fa21 	bl	80007f4 <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e0f9      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80013c0:	4b42      	ldr	r3, [pc, #264]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1f0      	bne.n	80013ae <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80013cc:	4b3f      	ldr	r3, [pc, #252]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 80013ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80013d4:	f023 0303 	bic.w	r3, r3, #3
 80013d8:	687a      	ldr	r2, [r7, #4]
 80013da:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80013dc:	687a      	ldr	r2, [r7, #4]
 80013de:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80013e0:	0212      	lsls	r2, r2, #8
 80013e2:	430a      	orrs	r2, r1
 80013e4:	4939      	ldr	r1, [pc, #228]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	628b      	str	r3, [r1, #40]	@ 0x28
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013ee:	3b01      	subs	r3, #1
 80013f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013f8:	3b01      	subs	r3, #1
 80013fa:	025b      	lsls	r3, r3, #9
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001404:	3b01      	subs	r3, #1
 8001406:	041b      	lsls	r3, r3, #16
 8001408:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800140c:	431a      	orrs	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001412:	3b01      	subs	r3, #1
 8001414:	061b      	lsls	r3, r3, #24
 8001416:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800141a:	492c      	ldr	r1, [pc, #176]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800141c:	4313      	orrs	r3, r2
 800141e:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8001420:	4b2a      	ldr	r3, [pc, #168]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001424:	4a29      	ldr	r2, [pc, #164]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001426:	f023 0310 	bic.w	r3, r3, #16
 800142a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001430:	4a26      	ldr	r2, [pc, #152]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001432:	00db      	lsls	r3, r3, #3
 8001434:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8001436:	4b25      	ldr	r3, [pc, #148]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800143a:	4a24      	ldr	r2, [pc, #144]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800143c:	f043 0310 	orr.w	r3, r3, #16
 8001440:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 8001442:	4b22      	ldr	r3, [pc, #136]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001444:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001446:	f023 020c 	bic.w	r2, r3, #12
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800144e:	491f      	ldr	r1, [pc, #124]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001450:	4313      	orrs	r3, r2
 8001452:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8001454:	4b1d      	ldr	r3, [pc, #116]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001458:	f023 0220 	bic.w	r2, r3, #32
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001460:	491a      	ldr	r1, [pc, #104]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001462:	4313      	orrs	r3, r2
 8001464:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001466:	4b19      	ldr	r3, [pc, #100]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800146a:	4a18      	ldr	r2, [pc, #96]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800146c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001470:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8001472:	4b16      	ldr	r3, [pc, #88]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a15      	ldr	r2, [pc, #84]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 8001478:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800147c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147e:	f7ff f9b9 	bl	80007f4 <HAL_GetTick>
 8001482:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001484:	e008      	b.n	8001498 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8001486:	f7ff f9b5 	bl	80007f4 <HAL_GetTick>
 800148a:	4602      	mov	r2, r0
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	2b02      	cmp	r3, #2
 8001492:	d901      	bls.n	8001498 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8001494:	2303      	movs	r3, #3
 8001496:	e08d      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8001498:	4b0c      	ldr	r3, [pc, #48]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d0f0      	beq.n	8001486 <HAL_RCC_OscConfig+0x736>
 80014a4:	e085      	b.n	80015b2 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80014a6:	4b09      	ldr	r3, [pc, #36]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4a08      	ldr	r2, [pc, #32]	@ (80014cc <HAL_RCC_OscConfig+0x77c>)
 80014ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80014b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b2:	f7ff f99f 	bl	80007f4 <HAL_GetTick>
 80014b6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80014b8:	e00a      	b.n	80014d0 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80014ba:	f7ff f99b 	bl	80007f4 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	697b      	ldr	r3, [r7, #20]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d903      	bls.n	80014d0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e073      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
 80014cc:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80014d0:	4b3a      	ldr	r3, [pc, #232]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d1ee      	bne.n	80014ba <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 80014dc:	4b37      	ldr	r3, [pc, #220]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 80014de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014e0:	4a36      	ldr	r2, [pc, #216]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 80014e2:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 80014e6:	f023 0303 	bic.w	r3, r3, #3
 80014ea:	6293      	str	r3, [r2, #40]	@ 0x28
 80014ec:	e061      	b.n	80015b2 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80014ee:	4b33      	ldr	r3, [pc, #204]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 80014f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014f2:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80014f4:	4b31      	ldr	r3, [pc, #196]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 80014f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014f8:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d031      	beq.n	8001566 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	f003 0203 	and.w	r2, r3, #3
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800150c:	429a      	cmp	r2, r3
 800150e:	d12a      	bne.n	8001566 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8001510:	693b      	ldr	r3, [r7, #16]
 8001512:	0a1b      	lsrs	r3, r3, #8
 8001514:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800151c:	429a      	cmp	r2, r3
 800151e:	d122      	bne.n	8001566 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800152a:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 800152c:	429a      	cmp	r2, r3
 800152e:	d11a      	bne.n	8001566 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	0a5b      	lsrs	r3, r3, #9
 8001534:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800153c:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800153e:	429a      	cmp	r2, r3
 8001540:	d111      	bne.n	8001566 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	0c1b      	lsrs	r3, r3, #16
 8001546:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800154e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8001550:	429a      	cmp	r2, r3
 8001552:	d108      	bne.n	8001566 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	0e1b      	lsrs	r3, r3, #24
 8001558:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001560:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8001562:	429a      	cmp	r2, r3
 8001564:	d001      	beq.n	800156a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e024      	b.n	80015b4 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800156a:	4b14      	ldr	r3, [pc, #80]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 800156c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800156e:	08db      	lsrs	r3, r3, #3
 8001570:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8001578:	429a      	cmp	r2, r3
 800157a:	d01a      	beq.n	80015b2 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800157c:	4b0f      	ldr	r3, [pc, #60]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 800157e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001580:	4a0e      	ldr	r2, [pc, #56]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 8001582:	f023 0310 	bic.w	r3, r3, #16
 8001586:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001588:	f7ff f934 	bl	80007f4 <HAL_GetTick>
 800158c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 800158e:	bf00      	nop
 8001590:	f7ff f930 	bl	80007f4 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	4293      	cmp	r3, r2
 800159a:	d0f9      	beq.n	8001590 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a0:	4a06      	ldr	r2, [pc, #24]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 80015a2:	00db      	lsls	r3, r3, #3
 80015a4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80015a6:	4b05      	ldr	r3, [pc, #20]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 80015a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015aa:	4a04      	ldr	r2, [pc, #16]	@ (80015bc <HAL_RCC_OscConfig+0x86c>)
 80015ac:	f043 0310 	orr.w	r3, r3, #16
 80015b0:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80015b2:	2300      	movs	r3, #0
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3720      	adds	r7, #32
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	44020c00 	.word	0x44020c00

080015c0 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d101      	bne.n	80015d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d0:	2301      	movs	r3, #1
 80015d2:	e19e      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015d4:	4b83      	ldr	r3, [pc, #524]	@ (80017e4 <HAL_RCC_ClockConfig+0x224>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f003 030f 	and.w	r3, r3, #15
 80015dc:	683a      	ldr	r2, [r7, #0]
 80015de:	429a      	cmp	r2, r3
 80015e0:	d910      	bls.n	8001604 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015e2:	4b80      	ldr	r3, [pc, #512]	@ (80017e4 <HAL_RCC_ClockConfig+0x224>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f023 020f 	bic.w	r2, r3, #15
 80015ea:	497e      	ldr	r1, [pc, #504]	@ (80017e4 <HAL_RCC_ClockConfig+0x224>)
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015f2:	4b7c      	ldr	r3, [pc, #496]	@ (80017e4 <HAL_RCC_ClockConfig+0x224>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 030f 	and.w	r3, r3, #15
 80015fa:	683a      	ldr	r2, [r7, #0]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d001      	beq.n	8001604 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001600:	2301      	movs	r3, #1
 8001602:	e186      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0310 	and.w	r3, r3, #16
 800160c:	2b00      	cmp	r3, #0
 800160e:	d012      	beq.n	8001636 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	695a      	ldr	r2, [r3, #20]
 8001614:	4b74      	ldr	r3, [pc, #464]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001616:	6a1b      	ldr	r3, [r3, #32]
 8001618:	0a1b      	lsrs	r3, r3, #8
 800161a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800161e:	429a      	cmp	r2, r3
 8001620:	d909      	bls.n	8001636 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8001622:	4b71      	ldr	r3, [pc, #452]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001624:	6a1b      	ldr	r3, [r3, #32]
 8001626:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	695b      	ldr	r3, [r3, #20]
 800162e:	021b      	lsls	r3, r3, #8
 8001630:	496d      	ldr	r1, [pc, #436]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001632:	4313      	orrs	r3, r2
 8001634:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0308 	and.w	r3, r3, #8
 800163e:	2b00      	cmp	r3, #0
 8001640:	d012      	beq.n	8001668 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	691a      	ldr	r2, [r3, #16]
 8001646:	4b68      	ldr	r3, [pc, #416]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001648:	6a1b      	ldr	r3, [r3, #32]
 800164a:	091b      	lsrs	r3, r3, #4
 800164c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001650:	429a      	cmp	r2, r3
 8001652:	d909      	bls.n	8001668 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8001654:	4b64      	ldr	r3, [pc, #400]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001656:	6a1b      	ldr	r3, [r3, #32]
 8001658:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	691b      	ldr	r3, [r3, #16]
 8001660:	011b      	lsls	r3, r3, #4
 8001662:	4961      	ldr	r1, [pc, #388]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001664:	4313      	orrs	r3, r2
 8001666:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0304 	and.w	r3, r3, #4
 8001670:	2b00      	cmp	r3, #0
 8001672:	d010      	beq.n	8001696 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68da      	ldr	r2, [r3, #12]
 8001678:	4b5b      	ldr	r3, [pc, #364]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 800167a:	6a1b      	ldr	r3, [r3, #32]
 800167c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001680:	429a      	cmp	r2, r3
 8001682:	d908      	bls.n	8001696 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8001684:	4b58      	ldr	r3, [pc, #352]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001686:	6a1b      	ldr	r3, [r3, #32]
 8001688:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	4955      	ldr	r1, [pc, #340]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001692:	4313      	orrs	r3, r2
 8001694:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0302 	and.w	r3, r3, #2
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d010      	beq.n	80016c4 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	689a      	ldr	r2, [r3, #8]
 80016a6:	4b50      	ldr	r3, [pc, #320]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	f003 030f 	and.w	r3, r3, #15
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d908      	bls.n	80016c4 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80016b2:	4b4d      	ldr	r3, [pc, #308]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 80016b4:	6a1b      	ldr	r3, [r3, #32]
 80016b6:	f023 020f 	bic.w	r2, r3, #15
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	494a      	ldr	r1, [pc, #296]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 80016c0:	4313      	orrs	r3, r2
 80016c2:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0301 	and.w	r3, r3, #1
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f000 8093 	beq.w	80017f8 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	d107      	bne.n	80016ea <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80016da:	4b43      	ldr	r3, [pc, #268]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d121      	bne.n	800172a <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e113      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d107      	bne.n	8001702 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016f2:	4b3d      	ldr	r3, [pc, #244]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d115      	bne.n	800172a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e107      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	685b      	ldr	r3, [r3, #4]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d107      	bne.n	800171a <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 800170a:	4b37      	ldr	r3, [pc, #220]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001712:	2b00      	cmp	r3, #0
 8001714:	d109      	bne.n	800172a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e0fb      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800171a:	4b33      	ldr	r3, [pc, #204]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0302 	and.w	r3, r3, #2
 8001722:	2b00      	cmp	r3, #0
 8001724:	d101      	bne.n	800172a <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e0f3      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 800172a:	4b2f      	ldr	r3, [pc, #188]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	f023 0203 	bic.w	r2, r3, #3
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	492c      	ldr	r1, [pc, #176]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001738:	4313      	orrs	r3, r2
 800173a:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800173c:	f7ff f85a 	bl	80007f4 <HAL_GetTick>
 8001740:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	2b03      	cmp	r3, #3
 8001748:	d112      	bne.n	8001770 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800174a:	e00a      	b.n	8001762 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800174c:	f7ff f852 	bl	80007f4 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800175a:	4293      	cmp	r3, r2
 800175c:	d901      	bls.n	8001762 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800175e:	2303      	movs	r3, #3
 8001760:	e0d7      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001762:	4b21      	ldr	r3, [pc, #132]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	f003 0318 	and.w	r3, r3, #24
 800176a:	2b18      	cmp	r3, #24
 800176c:	d1ee      	bne.n	800174c <HAL_RCC_ClockConfig+0x18c>
 800176e:	e043      	b.n	80017f8 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b02      	cmp	r3, #2
 8001776:	d112      	bne.n	800179e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001778:	e00a      	b.n	8001790 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800177a:	f7ff f83b 	bl	80007f4 <HAL_GetTick>
 800177e:	4602      	mov	r2, r0
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001788:	4293      	cmp	r3, r2
 800178a:	d901      	bls.n	8001790 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e0c0      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001790:	4b15      	ldr	r3, [pc, #84]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 8001792:	69db      	ldr	r3, [r3, #28]
 8001794:	f003 0318 	and.w	r3, r3, #24
 8001798:	2b10      	cmp	r3, #16
 800179a:	d1ee      	bne.n	800177a <HAL_RCC_ClockConfig+0x1ba>
 800179c:	e02c      	b.n	80017f8 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d122      	bne.n	80017ec <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80017a6:	e00a      	b.n	80017be <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80017a8:	f7ff f824 	bl	80007f4 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e0a9      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80017be:	4b0a      	ldr	r3, [pc, #40]	@ (80017e8 <HAL_RCC_ClockConfig+0x228>)
 80017c0:	69db      	ldr	r3, [r3, #28]
 80017c2:	f003 0318 	and.w	r3, r3, #24
 80017c6:	2b08      	cmp	r3, #8
 80017c8:	d1ee      	bne.n	80017a8 <HAL_RCC_ClockConfig+0x1e8>
 80017ca:	e015      	b.n	80017f8 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80017cc:	f7ff f812 	bl	80007f4 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017da:	4293      	cmp	r3, r2
 80017dc:	d906      	bls.n	80017ec <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e097      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
 80017e2:	bf00      	nop
 80017e4:	40022000 	.word	0x40022000
 80017e8:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80017ec:	4b4b      	ldr	r3, [pc, #300]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	f003 0318 	and.w	r3, r3, #24
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d1e9      	bne.n	80017cc <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d010      	beq.n	8001826 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	4b44      	ldr	r3, [pc, #272]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	f003 030f 	and.w	r3, r3, #15
 8001810:	429a      	cmp	r2, r3
 8001812:	d208      	bcs.n	8001826 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8001814:	4b41      	ldr	r3, [pc, #260]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 8001816:	6a1b      	ldr	r3, [r3, #32]
 8001818:	f023 020f 	bic.w	r2, r3, #15
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	493e      	ldr	r1, [pc, #248]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 8001822:	4313      	orrs	r3, r2
 8001824:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001826:	4b3e      	ldr	r3, [pc, #248]	@ (8001920 <HAL_RCC_ClockConfig+0x360>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f003 030f 	and.w	r3, r3, #15
 800182e:	683a      	ldr	r2, [r7, #0]
 8001830:	429a      	cmp	r2, r3
 8001832:	d210      	bcs.n	8001856 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001834:	4b3a      	ldr	r3, [pc, #232]	@ (8001920 <HAL_RCC_ClockConfig+0x360>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f023 020f 	bic.w	r2, r3, #15
 800183c:	4938      	ldr	r1, [pc, #224]	@ (8001920 <HAL_RCC_ClockConfig+0x360>)
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	4313      	orrs	r3, r2
 8001842:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001844:	4b36      	ldr	r3, [pc, #216]	@ (8001920 <HAL_RCC_ClockConfig+0x360>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 030f 	and.w	r3, r3, #15
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	429a      	cmp	r2, r3
 8001850:	d001      	beq.n	8001856 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e05d      	b.n	8001912 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0304 	and.w	r3, r3, #4
 800185e:	2b00      	cmp	r3, #0
 8001860:	d010      	beq.n	8001884 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	68da      	ldr	r2, [r3, #12]
 8001866:	4b2d      	ldr	r3, [pc, #180]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 8001868:	6a1b      	ldr	r3, [r3, #32]
 800186a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800186e:	429a      	cmp	r2, r3
 8001870:	d208      	bcs.n	8001884 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8001872:	4b2a      	ldr	r3, [pc, #168]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 8001874:	6a1b      	ldr	r3, [r3, #32]
 8001876:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	68db      	ldr	r3, [r3, #12]
 800187e:	4927      	ldr	r1, [pc, #156]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 8001880:	4313      	orrs	r3, r2
 8001882:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0308 	and.w	r3, r3, #8
 800188c:	2b00      	cmp	r3, #0
 800188e:	d012      	beq.n	80018b6 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	691a      	ldr	r2, [r3, #16]
 8001894:	4b21      	ldr	r3, [pc, #132]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 8001896:	6a1b      	ldr	r3, [r3, #32]
 8001898:	091b      	lsrs	r3, r3, #4
 800189a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800189e:	429a      	cmp	r2, r3
 80018a0:	d209      	bcs.n	80018b6 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80018a2:	4b1e      	ldr	r3, [pc, #120]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 80018a4:	6a1b      	ldr	r3, [r3, #32]
 80018a6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	691b      	ldr	r3, [r3, #16]
 80018ae:	011b      	lsls	r3, r3, #4
 80018b0:	491a      	ldr	r1, [pc, #104]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 80018b2:	4313      	orrs	r3, r2
 80018b4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0310 	and.w	r3, r3, #16
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d012      	beq.n	80018e8 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	695a      	ldr	r2, [r3, #20]
 80018c6:	4b15      	ldr	r3, [pc, #84]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 80018c8:	6a1b      	ldr	r3, [r3, #32]
 80018ca:	0a1b      	lsrs	r3, r3, #8
 80018cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d209      	bcs.n	80018e8 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 80018d4:	4b11      	ldr	r3, [pc, #68]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 80018d6:	6a1b      	ldr	r3, [r3, #32]
 80018d8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	695b      	ldr	r3, [r3, #20]
 80018e0:	021b      	lsls	r3, r3, #8
 80018e2:	490e      	ldr	r1, [pc, #56]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80018e8:	f000 f822 	bl	8001930 <HAL_RCC_GetSysClockFreq>
 80018ec:	4602      	mov	r2, r0
 80018ee:	4b0b      	ldr	r3, [pc, #44]	@ (800191c <HAL_RCC_ClockConfig+0x35c>)
 80018f0:	6a1b      	ldr	r3, [r3, #32]
 80018f2:	f003 030f 	and.w	r3, r3, #15
 80018f6:	490b      	ldr	r1, [pc, #44]	@ (8001924 <HAL_RCC_ClockConfig+0x364>)
 80018f8:	5ccb      	ldrb	r3, [r1, r3]
 80018fa:	fa22 f303 	lsr.w	r3, r2, r3
 80018fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001928 <HAL_RCC_ClockConfig+0x368>)
 8001900:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8001902:	4b0a      	ldr	r3, [pc, #40]	@ (800192c <HAL_RCC_ClockConfig+0x36c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4618      	mov	r0, r3
 8001908:	f7fe fdf6 	bl	80004f8 <HAL_InitTick>
 800190c:	4603      	mov	r3, r0
 800190e:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8001910:	7afb      	ldrb	r3, [r7, #11]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	44020c00 	.word	0x44020c00
 8001920:	40022000 	.word	0x40022000
 8001924:	08004acc 	.word	0x08004acc
 8001928:	20000000 	.word	0x20000000
 800192c:	20000004 	.word	0x20000004

08001930 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001930:	b480      	push	{r7}
 8001932:	b089      	sub	sp, #36	@ 0x24
 8001934:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8001936:	4b8c      	ldr	r3, [pc, #560]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	f003 0318 	and.w	r3, r3, #24
 800193e:	2b08      	cmp	r3, #8
 8001940:	d102      	bne.n	8001948 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8001942:	4b8a      	ldr	r3, [pc, #552]	@ (8001b6c <HAL_RCC_GetSysClockFreq+0x23c>)
 8001944:	61fb      	str	r3, [r7, #28]
 8001946:	e107      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001948:	4b87      	ldr	r3, [pc, #540]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 800194a:	69db      	ldr	r3, [r3, #28]
 800194c:	f003 0318 	and.w	r3, r3, #24
 8001950:	2b00      	cmp	r3, #0
 8001952:	d112      	bne.n	800197a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8001954:	4b84      	ldr	r3, [pc, #528]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	f003 0320 	and.w	r3, r3, #32
 800195c:	2b00      	cmp	r3, #0
 800195e:	d009      	beq.n	8001974 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8001960:	4b81      	ldr	r3, [pc, #516]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	08db      	lsrs	r3, r3, #3
 8001966:	f003 0303 	and.w	r3, r3, #3
 800196a:	4a81      	ldr	r2, [pc, #516]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0x240>)
 800196c:	fa22 f303 	lsr.w	r3, r2, r3
 8001970:	61fb      	str	r3, [r7, #28]
 8001972:	e0f1      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8001974:	4b7e      	ldr	r3, [pc, #504]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0x240>)
 8001976:	61fb      	str	r3, [r7, #28]
 8001978:	e0ee      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800197a:	4b7b      	ldr	r3, [pc, #492]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	f003 0318 	and.w	r3, r3, #24
 8001982:	2b10      	cmp	r3, #16
 8001984:	d102      	bne.n	800198c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001986:	4b7b      	ldr	r3, [pc, #492]	@ (8001b74 <HAL_RCC_GetSysClockFreq+0x244>)
 8001988:	61fb      	str	r3, [r7, #28]
 800198a:	e0e5      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800198c:	4b76      	ldr	r3, [pc, #472]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 800198e:	69db      	ldr	r3, [r3, #28]
 8001990:	f003 0318 	and.w	r3, r3, #24
 8001994:	2b18      	cmp	r3, #24
 8001996:	f040 80dd 	bne.w	8001b54 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800199a:	4b73      	ldr	r3, [pc, #460]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 800199c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800199e:	f003 0303 	and.w	r3, r3, #3
 80019a2:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80019a4:	4b70      	ldr	r3, [pc, #448]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 80019a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a8:	0a1b      	lsrs	r3, r3, #8
 80019aa:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80019ae:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80019b0:	4b6d      	ldr	r3, [pc, #436]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 80019b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019b4:	091b      	lsrs	r3, r3, #4
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80019bc:	4b6a      	ldr	r3, [pc, #424]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 80019be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80019c0:	08db      	lsrs	r3, r3, #3
 80019c2:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	fb02 f303 	mul.w	r3, r2, r3
 80019cc:	ee07 3a90 	vmov	s15, r3
 80019d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80019d4:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	f000 80b7 	beq.w	8001b4e <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	2b01      	cmp	r3, #1
 80019e4:	d003      	beq.n	80019ee <HAL_RCC_GetSysClockFreq+0xbe>
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	2b03      	cmp	r3, #3
 80019ea:	d056      	beq.n	8001a9a <HAL_RCC_GetSysClockFreq+0x16a>
 80019ec:	e077      	b.n	8001ade <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 80019ee:	4b5e      	ldr	r3, [pc, #376]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0320 	and.w	r3, r3, #32
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d02d      	beq.n	8001a56 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80019fa:	4b5b      	ldr	r3, [pc, #364]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	08db      	lsrs	r3, r3, #3
 8001a00:	f003 0303 	and.w	r3, r3, #3
 8001a04:	4a5a      	ldr	r2, [pc, #360]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0x240>)
 8001a06:	fa22 f303 	lsr.w	r3, r2, r3
 8001a0a:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	ee07 3a90 	vmov	s15, r3
 8001a12:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	ee07 3a90 	vmov	s15, r3
 8001a1c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a20:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a24:	4b50      	ldr	r3, [pc, #320]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 8001a26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a2c:	ee07 3a90 	vmov	s15, r3
 8001a30:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001a34:	ed97 6a02 	vldr	s12, [r7, #8]
 8001a38:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8001b78 <HAL_RCC_GetSysClockFreq+0x248>
 8001a3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001a40:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8001a44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001a48:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a50:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8001a54:	e065      	b.n	8001b22 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	ee07 3a90 	vmov	s15, r3
 8001a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a60:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001b7c <HAL_RCC_GetSysClockFreq+0x24c>
 8001a64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001a68:	4b3f      	ldr	r3, [pc, #252]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 8001a6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a70:	ee07 3a90 	vmov	s15, r3
 8001a74:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8001a78:	ed97 6a02 	vldr	s12, [r7, #8]
 8001a7c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8001b78 <HAL_RCC_GetSysClockFreq+0x248>
 8001a80:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001a84:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8001a88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001a8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a94:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8001a98:	e043      	b.n	8001b22 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aa4:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8001b80 <HAL_RCC_GetSysClockFreq+0x250>
 8001aa8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001aac:	4b2e      	ldr	r3, [pc, #184]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 8001aae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ab4:	ee07 3a90 	vmov	s15, r3
 8001ab8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001abc:	ed97 6a02 	vldr	s12, [r7, #8]
 8001ac0:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8001b78 <HAL_RCC_GetSysClockFreq+0x248>
 8001ac4:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001ac8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001acc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001ad0:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001ad4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ad8:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8001adc:	e021      	b.n	8001b22 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	ee07 3a90 	vmov	s15, r3
 8001ae4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ae8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8001b84 <HAL_RCC_GetSysClockFreq+0x254>
 8001aec:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001af0:	4b1d      	ldr	r3, [pc, #116]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 8001af2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001af4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001af8:	ee07 3a90 	vmov	s15, r3
 8001afc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b00:	ed97 6a02 	vldr	s12, [r7, #8]
 8001b04:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8001b78 <HAL_RCC_GetSysClockFreq+0x248>
 8001b08:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b0c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 8001b10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001b14:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8001b18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b1c:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8001b20:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 8001b22:	4b11      	ldr	r3, [pc, #68]	@ (8001b68 <HAL_RCC_GetSysClockFreq+0x238>)
 8001b24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b26:	0a5b      	lsrs	r3, r3, #9
 8001b28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	ee07 3a90 	vmov	s15, r3
 8001b36:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001b3a:	edd7 6a06 	vldr	s13, [r7, #24]
 8001b3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b46:	ee17 3a90 	vmov	r3, s15
 8001b4a:	61fb      	str	r3, [r7, #28]
 8001b4c:	e004      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	61fb      	str	r3, [r7, #28]
 8001b52:	e001      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8001b54:	4b06      	ldr	r3, [pc, #24]	@ (8001b70 <HAL_RCC_GetSysClockFreq+0x240>)
 8001b56:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8001b58:	69fb      	ldr	r3, [r7, #28]
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3724      	adds	r7, #36	@ 0x24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	44020c00 	.word	0x44020c00
 8001b6c:	003d0900 	.word	0x003d0900
 8001b70:	03d09000 	.word	0x03d09000
 8001b74:	017d7840 	.word	0x017d7840
 8001b78:	46000000 	.word	0x46000000
 8001b7c:	4c742400 	.word	0x4c742400
 8001b80:	4bbebc20 	.word	0x4bbebc20
 8001b84:	4a742400 	.word	0x4a742400

08001b88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8001b8c:	f7ff fed0 	bl	8001930 <HAL_RCC_GetSysClockFreq>
 8001b90:	4602      	mov	r2, r0
 8001b92:	4b08      	ldr	r3, [pc, #32]	@ (8001bb4 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8001b96:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8001b9a:	4907      	ldr	r1, [pc, #28]	@ (8001bb8 <HAL_RCC_GetHCLKFreq+0x30>)
 8001b9c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8001b9e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8001ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ba6:	4a05      	ldr	r2, [pc, #20]	@ (8001bbc <HAL_RCC_GetHCLKFreq+0x34>)
 8001ba8:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 8001baa:	4b04      	ldr	r3, [pc, #16]	@ (8001bbc <HAL_RCC_GetHCLKFreq+0x34>)
 8001bac:	681b      	ldr	r3, [r3, #0]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	44020c00 	.word	0x44020c00
 8001bb8:	08004acc 	.word	0x08004acc
 8001bbc:	20000000 	.word	0x20000000

08001bc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8001bc4:	f7ff ffe0 	bl	8001b88 <HAL_RCC_GetHCLKFreq>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	4b06      	ldr	r3, [pc, #24]	@ (8001be4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bcc:	6a1b      	ldr	r3, [r3, #32]
 8001bce:	091b      	lsrs	r3, r3, #4
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	4904      	ldr	r1, [pc, #16]	@ (8001be8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001bd6:	5ccb      	ldrb	r3, [r1, r3]
 8001bd8:	f003 031f 	and.w	r3, r3, #31
 8001bdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	44020c00 	.word	0x44020c00
 8001be8:	08004adc 	.word	0x08004adc

08001bec <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t *pFLatency)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b085      	sub	sp, #20
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
 8001bf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(pClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  pClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	221f      	movs	r2, #31
 8001bfa:	601a      	str	r2, [r3, #0]
                              RCC_CLOCKTYPE_PCLK3;

  /* Get the SYSCLK configuration --------------------------------------------*/
  pClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR1 & RCC_CFGR1_SW);
 8001bfc:	4b15      	ldr	r3, [pc, #84]	@ (8001c54 <HAL_RCC_GetClockConfig+0x68>)
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	f003 0203 	and.w	r2, r3, #3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  regval = RCC->CFGR2;
 8001c08:	4b12      	ldr	r3, [pc, #72]	@ (8001c54 <HAL_RCC_GetClockConfig+0x68>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	60fb      	str	r3, [r7, #12]
  pClkInitStruct->AHBCLKDivider = (uint32_t)(regval & RCC_CFGR2_HPRE);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	f003 020f 	and.w	r2, r3, #15
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  pClkInitStruct->APB2CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE2) >> 4);
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	091b      	lsrs	r3, r3, #4
 8001c26:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	611a      	str	r2, [r3, #16]

  /* Get the APB3 configuration ----------------------------------------------*/
  pClkInitStruct->APB3CLKDivider = (uint32_t)((regval & RCC_CFGR2_PPRE3) >> 8);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	0a1b      	lsrs	r3, r3, #8
 8001c32:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	615a      	str	r2, [r3, #20]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c3a:	4b07      	ldr	r3, [pc, #28]	@ (8001c58 <HAL_RCC_GetClockConfig+0x6c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 020f 	and.w	r2, r3, #15
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	601a      	str	r2, [r3, #0]
}
 8001c46:	bf00      	nop
 8001c48:	3714      	adds	r7, #20
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr
 8001c52:	bf00      	nop
 8001c54:	44020c00 	.word	0x44020c00
 8001c58:	40022000 	.word	0x40022000

08001c5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d101      	bne.n	8001c6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e049      	b.n	8001d02 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d106      	bne.n	8001c88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 f841 	bl	8001d0a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	3304      	adds	r3, #4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	f000 fa66 	bl	800216c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2201      	movs	r2, #1
 8001cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d001      	beq.n	8001d38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e07c      	b.n	8001e32 <HAL_TIM_Base_Start_IT+0x112>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2202      	movs	r2, #2
 8001d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	68da      	ldr	r2, [r3, #12]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f042 0201 	orr.w	r2, r2, #1
 8001d4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a3a      	ldr	r2, [pc, #232]	@ (8001e40 <HAL_TIM_Base_Start_IT+0x120>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d04a      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4a39      	ldr	r2, [pc, #228]	@ (8001e44 <HAL_TIM_Base_Start_IT+0x124>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d045      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d6c:	d040      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001d76:	d03b      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a32      	ldr	r2, [pc, #200]	@ (8001e48 <HAL_TIM_Base_Start_IT+0x128>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d036      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a31      	ldr	r2, [pc, #196]	@ (8001e4c <HAL_TIM_Base_Start_IT+0x12c>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d031      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a2f      	ldr	r2, [pc, #188]	@ (8001e50 <HAL_TIM_Base_Start_IT+0x130>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d02c      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a2e      	ldr	r2, [pc, #184]	@ (8001e54 <HAL_TIM_Base_Start_IT+0x134>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d027      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a2c      	ldr	r2, [pc, #176]	@ (8001e58 <HAL_TIM_Base_Start_IT+0x138>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	d022      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	4a2b      	ldr	r2, [pc, #172]	@ (8001e5c <HAL_TIM_Base_Start_IT+0x13c>)
 8001db0:	4293      	cmp	r3, r2
 8001db2:	d01d      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4a29      	ldr	r2, [pc, #164]	@ (8001e60 <HAL_TIM_Base_Start_IT+0x140>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d018      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4a28      	ldr	r2, [pc, #160]	@ (8001e64 <HAL_TIM_Base_Start_IT+0x144>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d013      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a26      	ldr	r2, [pc, #152]	@ (8001e68 <HAL_TIM_Base_Start_IT+0x148>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d00e      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a25      	ldr	r2, [pc, #148]	@ (8001e6c <HAL_TIM_Base_Start_IT+0x14c>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d009      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a23      	ldr	r2, [pc, #140]	@ (8001e70 <HAL_TIM_Base_Start_IT+0x150>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d004      	beq.n	8001df0 <HAL_TIM_Base_Start_IT+0xd0>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	4a22      	ldr	r2, [pc, #136]	@ (8001e74 <HAL_TIM_Base_Start_IT+0x154>)
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d115      	bne.n	8001e1c <HAL_TIM_Base_Start_IT+0xfc>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689a      	ldr	r2, [r3, #8]
 8001df6:	4b20      	ldr	r3, [pc, #128]	@ (8001e78 <HAL_TIM_Base_Start_IT+0x158>)
 8001df8:	4013      	ands	r3, r2
 8001dfa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2b06      	cmp	r3, #6
 8001e00:	d015      	beq.n	8001e2e <HAL_TIM_Base_Start_IT+0x10e>
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e08:	d011      	beq.n	8001e2e <HAL_TIM_Base_Start_IT+0x10e>
    {
      __HAL_TIM_ENABLE(htim);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f042 0201 	orr.w	r2, r2, #1
 8001e18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e1a:	e008      	b.n	8001e2e <HAL_TIM_Base_Start_IT+0x10e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0201 	orr.w	r2, r2, #1
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	e000      	b.n	8001e30 <HAL_TIM_Base_Start_IT+0x110>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e2e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3714      	adds	r7, #20
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	40012c00 	.word	0x40012c00
 8001e44:	50012c00 	.word	0x50012c00
 8001e48:	40000400 	.word	0x40000400
 8001e4c:	50000400 	.word	0x50000400
 8001e50:	40000800 	.word	0x40000800
 8001e54:	50000800 	.word	0x50000800
 8001e58:	40000c00 	.word	0x40000c00
 8001e5c:	50000c00 	.word	0x50000c00
 8001e60:	40013400 	.word	0x40013400
 8001e64:	50013400 	.word	0x50013400
 8001e68:	40001800 	.word	0x40001800
 8001e6c:	50001800 	.word	0x50001800
 8001e70:	40014000 	.word	0x40014000
 8001e74:	50014000 	.word	0x50014000
 8001e78:	00010007 	.word	0x00010007

08001e7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	f003 0302 	and.w	r3, r3, #2
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d020      	beq.n	8001ee0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d01b      	beq.n	8001ee0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0202 	mvn.w	r2, #2
 8001eb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	699b      	ldr	r3, [r3, #24]
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d003      	beq.n	8001ece <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f000 f931 	bl	800212e <HAL_TIM_IC_CaptureCallback>
 8001ecc:	e005      	b.n	8001eda <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ece:	6878      	ldr	r0, [r7, #4]
 8001ed0:	f000 f923 	bl	800211a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f934 	bl	8002142 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ee0:	68bb      	ldr	r3, [r7, #8]
 8001ee2:	f003 0304 	and.w	r3, r3, #4
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d020      	beq.n	8001f2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	f003 0304 	and.w	r3, r3, #4
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d01b      	beq.n	8001f2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f06f 0204 	mvn.w	r2, #4
 8001efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2202      	movs	r2, #2
 8001f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	699b      	ldr	r3, [r3, #24]
 8001f0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f90b 	bl	800212e <HAL_TIM_IC_CaptureCallback>
 8001f18:	e005      	b.n	8001f26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f000 f8fd 	bl	800211a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f000 f90e 	bl	8002142 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	f003 0308 	and.w	r3, r3, #8
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d020      	beq.n	8001f78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f003 0308 	and.w	r3, r3, #8
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d01b      	beq.n	8001f78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f06f 0208 	mvn.w	r2, #8
 8001f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2204      	movs	r2, #4
 8001f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	69db      	ldr	r3, [r3, #28]
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	f000 f8e5 	bl	800212e <HAL_TIM_IC_CaptureCallback>
 8001f64:	e005      	b.n	8001f72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 f8d7 	bl	800211a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f000 f8e8 	bl	8002142 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001f78:	68bb      	ldr	r3, [r7, #8]
 8001f7a:	f003 0310 	and.w	r3, r3, #16
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d020      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f003 0310 	and.w	r3, r3, #16
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d01b      	beq.n	8001fc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f06f 0210 	mvn.w	r2, #16
 8001f94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2208      	movs	r2, #8
 8001f9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	69db      	ldr	r3, [r3, #28]
 8001fa2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d003      	beq.n	8001fb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f000 f8bf 	bl	800212e <HAL_TIM_IC_CaptureCallback>
 8001fb0:	e005      	b.n	8001fbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 f8b1 	bl	800211a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f000 f8c2 	bl	8002142 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	f003 0301 	and.w	r3, r3, #1
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d00c      	beq.n	8001fe8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d007      	beq.n	8001fe8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f06f 0201 	mvn.w	r2, #1
 8001fe0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f7fe fa66 	bl	80004b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d104      	bne.n	8001ffc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d00c      	beq.n	8002016 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002002:	2b00      	cmp	r3, #0
 8002004:	d007      	beq.n	8002016 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800200e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f000 f99f 	bl	8002354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8002016:	68bb      	ldr	r3, [r7, #8]
 8002018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800201c:	2b00      	cmp	r3, #0
 800201e:	d00c      	beq.n	800203a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002026:	2b00      	cmp	r3, #0
 8002028:	d007      	beq.n	800203a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8002032:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f997 	bl	8002368 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002040:	2b00      	cmp	r3, #0
 8002042:	d00c      	beq.n	800205e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800204a:	2b00      	cmp	r3, #0
 800204c:	d007      	beq.n	800205e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002056:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f87c 	bl	8002156 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	f003 0320 	and.w	r3, r3, #32
 8002064:	2b00      	cmp	r3, #0
 8002066:	d00c      	beq.n	8002082 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f003 0320 	and.w	r3, r3, #32
 800206e:	2b00      	cmp	r3, #0
 8002070:	d007      	beq.n	8002082 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f06f 0220 	mvn.w	r2, #32
 800207a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800207c:	6878      	ldr	r0, [r7, #4]
 800207e:	f000 f95f 	bl	8002340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002088:	2b00      	cmp	r3, #0
 800208a:	d00c      	beq.n	80020a6 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002092:	2b00      	cmp	r3, #0
 8002094:	d007      	beq.n	80020a6 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800209e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f000 f96b 	bl	800237c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00c      	beq.n	80020ca <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d007      	beq.n	80020ca <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80020c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 f963 	bl	8002390 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d00c      	beq.n	80020ee <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d007      	beq.n	80020ee <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80020e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f000 f95b 	bl	80023a4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d00c      	beq.n	8002112 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d007      	beq.n	8002112 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800210a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f000 f953 	bl	80023b8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002112:	bf00      	nop
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800211a:	b480      	push	{r7}
 800211c:	b083      	sub	sp, #12
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002122:	bf00      	nop
 8002124:	370c      	adds	r7, #12
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr

0800212e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002136:	bf00      	nop
 8002138:	370c      	adds	r7, #12
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr

08002142 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002142:	b480      	push	{r7}
 8002144:	b083      	sub	sp, #12
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800216c:	b480      	push	{r7}
 800216e:	b085      	sub	sp, #20
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4a62      	ldr	r2, [pc, #392]	@ (8002308 <TIM_Base_SetConfig+0x19c>)
 8002180:	4293      	cmp	r3, r2
 8002182:	d02b      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	4a61      	ldr	r2, [pc, #388]	@ (800230c <TIM_Base_SetConfig+0x1a0>)
 8002188:	4293      	cmp	r3, r2
 800218a:	d027      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002192:	d023      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800219a:	d01f      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a5c      	ldr	r2, [pc, #368]	@ (8002310 <TIM_Base_SetConfig+0x1a4>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d01b      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a5b      	ldr	r2, [pc, #364]	@ (8002314 <TIM_Base_SetConfig+0x1a8>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d017      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a5a      	ldr	r2, [pc, #360]	@ (8002318 <TIM_Base_SetConfig+0x1ac>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d013      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a59      	ldr	r2, [pc, #356]	@ (800231c <TIM_Base_SetConfig+0x1b0>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d00f      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a58      	ldr	r2, [pc, #352]	@ (8002320 <TIM_Base_SetConfig+0x1b4>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d00b      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4a57      	ldr	r2, [pc, #348]	@ (8002324 <TIM_Base_SetConfig+0x1b8>)
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d007      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a56      	ldr	r2, [pc, #344]	@ (8002328 <TIM_Base_SetConfig+0x1bc>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d003      	beq.n	80021dc <TIM_Base_SetConfig+0x70>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a55      	ldr	r2, [pc, #340]	@ (800232c <TIM_Base_SetConfig+0x1c0>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d108      	bne.n	80021ee <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a45      	ldr	r2, [pc, #276]	@ (8002308 <TIM_Base_SetConfig+0x19c>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d03b      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a44      	ldr	r2, [pc, #272]	@ (800230c <TIM_Base_SetConfig+0x1a0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d037      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002204:	d033      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800220c:	d02f      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a3f      	ldr	r2, [pc, #252]	@ (8002310 <TIM_Base_SetConfig+0x1a4>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d02b      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a3e      	ldr	r2, [pc, #248]	@ (8002314 <TIM_Base_SetConfig+0x1a8>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d027      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a3d      	ldr	r2, [pc, #244]	@ (8002318 <TIM_Base_SetConfig+0x1ac>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d023      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a3c      	ldr	r2, [pc, #240]	@ (800231c <TIM_Base_SetConfig+0x1b0>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d01f      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a3b      	ldr	r2, [pc, #236]	@ (8002320 <TIM_Base_SetConfig+0x1b4>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d01b      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	4a3a      	ldr	r2, [pc, #232]	@ (8002324 <TIM_Base_SetConfig+0x1b8>)
 800223a:	4293      	cmp	r3, r2
 800223c:	d017      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	4a39      	ldr	r2, [pc, #228]	@ (8002328 <TIM_Base_SetConfig+0x1bc>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d013      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	4a38      	ldr	r2, [pc, #224]	@ (800232c <TIM_Base_SetConfig+0x1c0>)
 800224a:	4293      	cmp	r3, r2
 800224c:	d00f      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	4a37      	ldr	r2, [pc, #220]	@ (8002330 <TIM_Base_SetConfig+0x1c4>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d00b      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	4a36      	ldr	r2, [pc, #216]	@ (8002334 <TIM_Base_SetConfig+0x1c8>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d007      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a35      	ldr	r2, [pc, #212]	@ (8002338 <TIM_Base_SetConfig+0x1cc>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d003      	beq.n	800226e <TIM_Base_SetConfig+0x102>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	4a34      	ldr	r2, [pc, #208]	@ (800233c <TIM_Base_SetConfig+0x1d0>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d108      	bne.n	8002280 <TIM_Base_SetConfig+0x114>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002274:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	68fa      	ldr	r2, [r7, #12]
 800227c:	4313      	orrs	r3, r2
 800227e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	4313      	orrs	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	68fa      	ldr	r2, [r7, #12]
 8002292:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a18      	ldr	r2, [pc, #96]	@ (8002308 <TIM_Base_SetConfig+0x19c>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d013      	beq.n	80022d4 <TIM_Base_SetConfig+0x168>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a17      	ldr	r2, [pc, #92]	@ (800230c <TIM_Base_SetConfig+0x1a0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d00f      	beq.n	80022d4 <TIM_Base_SetConfig+0x168>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002328 <TIM_Base_SetConfig+0x1bc>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d00b      	beq.n	80022d4 <TIM_Base_SetConfig+0x168>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a1b      	ldr	r2, [pc, #108]	@ (800232c <TIM_Base_SetConfig+0x1c0>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d007      	beq.n	80022d4 <TIM_Base_SetConfig+0x168>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002338 <TIM_Base_SetConfig+0x1cc>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d003      	beq.n	80022d4 <TIM_Base_SetConfig+0x168>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a1b      	ldr	r2, [pc, #108]	@ (800233c <TIM_Base_SetConfig+0x1d0>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d103      	bne.n	80022dc <TIM_Base_SetConfig+0x170>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	691a      	ldr	r2, [r3, #16]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d105      	bne.n	80022fa <TIM_Base_SetConfig+0x18e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	691b      	ldr	r3, [r3, #16]
 80022f2:	f023 0201 	bic.w	r2, r3, #1
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	611a      	str	r2, [r3, #16]
  }
}
 80022fa:	bf00      	nop
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	40012c00 	.word	0x40012c00
 800230c:	50012c00 	.word	0x50012c00
 8002310:	40000400 	.word	0x40000400
 8002314:	50000400 	.word	0x50000400
 8002318:	40000800 	.word	0x40000800
 800231c:	50000800 	.word	0x50000800
 8002320:	40000c00 	.word	0x40000c00
 8002324:	50000c00 	.word	0x50000c00
 8002328:	40013400 	.word	0x40013400
 800232c:	50013400 	.word	0x50013400
 8002330:	40001800 	.word	0x40001800
 8002334:	50001800 	.word	0x50001800
 8002338:	40014000 	.word	0x40014000
 800233c:	50014000 	.word	0x50014000

08002340 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002352:	4770      	bx	lr

08002354 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr

0800237c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8002384:	bf00      	nop
 8002386:	370c      	adds	r7, #12
 8002388:	46bd      	mov	sp, r7
 800238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238e:	4770      	bx	lr

08002390 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8002390:	b480      	push	{r7}
 8002392:	b083      	sub	sp, #12
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8002398:	bf00      	nop
 800239a:	370c      	adds	r7, #12
 800239c:	46bd      	mov	sp, r7
 800239e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a2:	4770      	bx	lr

080023a4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b083      	sub	sp, #12
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80023c0:	bf00      	nop
 80023c2:	370c      	adds	r7, #12
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr

080023cc <__NVIC_SetPriority>:
{
 80023cc:	b480      	push	{r7}
 80023ce:	b083      	sub	sp, #12
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	6039      	str	r1, [r7, #0]
 80023d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80023d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	db0a      	blt.n	80023f6 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	490c      	ldr	r1, [pc, #48]	@ (8002418 <__NVIC_SetPriority+0x4c>)
 80023e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80023ea:	0112      	lsls	r2, r2, #4
 80023ec:	b2d2      	uxtb	r2, r2
 80023ee:	440b      	add	r3, r1
 80023f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80023f4:	e00a      	b.n	800240c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	4908      	ldr	r1, [pc, #32]	@ (800241c <__NVIC_SetPriority+0x50>)
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	f003 030f 	and.w	r3, r3, #15
 8002402:	3b04      	subs	r3, #4
 8002404:	0112      	lsls	r2, r2, #4
 8002406:	b2d2      	uxtb	r2, r2
 8002408:	440b      	add	r3, r1
 800240a:	761a      	strb	r2, [r3, #24]
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	e000e100 	.word	0xe000e100
 800241c:	e000ed00 	.word	0xe000ed00

08002420 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
#if (configUSE_TICKLESS_IDLE == 0)
  /* Clear overflow flag */
  SysTick->CTRL;
 8002424:	4b05      	ldr	r3, [pc, #20]	@ (800243c <SysTick_Handler+0x1c>)
 8002426:	681b      	ldr	r3, [r3, #0]
#endif

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8002428:	f001 fba6 	bl	8003b78 <xTaskGetSchedulerState>
 800242c:	4603      	mov	r3, r0
 800242e:	2b01      	cmp	r3, #1
 8002430:	d001      	beq.n	8002436 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002432:	f001 ff51 	bl	80042d8 <xPortSysTickHandler>
  }
}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	e000e010 	.word	0xe000e010

08002440 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002440:	b580      	push	{r7, lr}
 8002442:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start      */
  /* and when its priority is lower or equal to BASEPRI, svc instruction */
  /* causes a Hard Fault.                                                */
  NVIC_SetPriority (SVCall_IRQn, 0U);
 8002444:	2100      	movs	r1, #0
 8002446:	f06f 0004 	mvn.w	r0, #4
 800244a:	f7ff ffbf 	bl	80023cc <__NVIC_SetPriority>
#endif
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}

08002452 <IRQ_Context>:
#endif

/*
  Determine if CPU executes from interrupt context or if interrupts are masked.
*/
__STATIC_INLINE uint32_t IRQ_Context (void) {
 8002452:	b580      	push	{r7, lr}
 8002454:	b086      	sub	sp, #24
 8002456:	af00      	add	r7, sp, #0
  uint32_t irq;
  BaseType_t state;

  irq = 0U;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800245c:	f3ef 8305 	mrs	r3, IPSR
 8002460:	60fb      	str	r3, [r7, #12]
  return(result);
 8002462:	68fb      	ldr	r3, [r7, #12]

  if (IS_IRQ_MODE()) {
 8002464:	2b00      	cmp	r3, #0
 8002466:	d002      	beq.n	800246e <IRQ_Context+0x1c>
    /* Called from interrupt context */
    irq = 1U;
 8002468:	2301      	movs	r3, #1
 800246a:	617b      	str	r3, [r7, #20]
 800246c:	e013      	b.n	8002496 <IRQ_Context+0x44>
  }
  else {
    /* Get FreeRTOS scheduler state */
    state = xTaskGetSchedulerState();
 800246e:	f001 fb83 	bl	8003b78 <xTaskGetSchedulerState>
 8002472:	6138      	str	r0, [r7, #16]

    if (state != taskSCHEDULER_NOT_STARTED) {
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d00d      	beq.n	8002496 <IRQ_Context+0x44>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800247a:	f3ef 8310 	mrs	r3, PRIMASK
 800247e:	60bb      	str	r3, [r7, #8]
  return(result);
 8002480:	68bb      	ldr	r3, [r7, #8]
      /* Scheduler was started */
      if (IS_IRQ_MASKED()) {
 8002482:	2b00      	cmp	r3, #0
 8002484:	d105      	bne.n	8002492 <IRQ_Context+0x40>
 */
__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8002486:	f3ef 8311 	mrs	r3, BASEPRI
 800248a:	607b      	str	r3, [r7, #4]
  return(result);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d001      	beq.n	8002496 <IRQ_Context+0x44>
        /* Interrupts are masked */
        irq = 1U;
 8002492:	2301      	movs	r3, #1
 8002494:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return context, 0: thread context, 1: IRQ context */
  return (irq);
 8002496:	697b      	ldr	r3, [r7, #20]
}
 8002498:	4618      	mov	r0, r3
 800249a:	3718      	adds	r7, #24
 800249c:	46bd      	mov	sp, r7
 800249e:	bd80      	pop	{r7, pc}

080024a0 <osKernelInitialize>:
/* ==== Kernel Management Functions ==== */

/*
  Initialize the RTOS Kernel.
*/
osStatus_t osKernelInitialize (void) {
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 80024a6:	f7ff ffd4 	bl	8002452 <IRQ_Context>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d003      	beq.n	80024b8 <osKernelInitialize+0x18>
    stat = osErrorISR;
 80024b0:	f06f 0305 	mvn.w	r3, #5
 80024b4:	607b      	str	r3, [r7, #4]
 80024b6:	e012      	b.n	80024de <osKernelInitialize+0x3e>
  }
  else {
    state = xTaskGetSchedulerState();
 80024b8:	f001 fb5e 	bl	8003b78 <xTaskGetSchedulerState>
 80024bc:	6038      	str	r0, [r7, #0]

    /* Initialize if scheduler not started and not initialized before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelInactive)) {
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d109      	bne.n	80024d8 <osKernelInitialize+0x38>
 80024c4:	4b08      	ldr	r3, [pc, #32]	@ (80024e8 <osKernelInitialize+0x48>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d105      	bne.n	80024d8 <osKernelInitialize+0x38>
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        /* Initialize the memory regions when using heap_5 variant */
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80024cc:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <osKernelInitialize+0x48>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80024d2:	2300      	movs	r3, #0
 80024d4:	607b      	str	r3, [r7, #4]
 80024d6:	e002      	b.n	80024de <osKernelInitialize+0x3e>
    } else {
      stat = osError;
 80024d8:	f04f 33ff 	mov.w	r3, #4294967295
 80024dc:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 80024de:	687b      	ldr	r3, [r7, #4]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3708      	adds	r7, #8
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	20000084 	.word	0x20000084

080024ec <osKernelStart>:
}

/*
  Start the RTOS Kernel scheduler.
*/
osStatus_t osKernelStart (void) {
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
  osStatus_t stat;
  BaseType_t state;

  if (IRQ_Context() != 0U) {
 80024f2:	f7ff ffae 	bl	8002452 <IRQ_Context>
 80024f6:	4603      	mov	r3, r0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d003      	beq.n	8002504 <osKernelStart+0x18>
    stat = osErrorISR;
 80024fc:	f06f 0305 	mvn.w	r3, #5
 8002500:	607b      	str	r3, [r7, #4]
 8002502:	e016      	b.n	8002532 <osKernelStart+0x46>
  }
  else {
    state = xTaskGetSchedulerState();
 8002504:	f001 fb38 	bl	8003b78 <xTaskGetSchedulerState>
 8002508:	6038      	str	r0, [r7, #0]

    /* Start scheduler if initialized and not started before */
    if ((state == taskSCHEDULER_NOT_STARTED) && (KernelState == osKernelReady)) {
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	2b01      	cmp	r3, #1
 800250e:	d10d      	bne.n	800252c <osKernelStart+0x40>
 8002510:	4b0a      	ldr	r3, [pc, #40]	@ (800253c <osKernelStart+0x50>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d109      	bne.n	800252c <osKernelStart+0x40>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002518:	f7ff ff92 	bl	8002440 <SVC_Setup>
      /* Change state to ensure correct API flow */
      KernelState = osKernelRunning;
 800251c:	4b07      	ldr	r3, [pc, #28]	@ (800253c <osKernelStart+0x50>)
 800251e:	2202      	movs	r2, #2
 8002520:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002522:	f000 fdf7 	bl	8003114 <vTaskStartScheduler>
      stat = osOK;
 8002526:	2300      	movs	r3, #0
 8002528:	607b      	str	r3, [r7, #4]
 800252a:	e002      	b.n	8002532 <osKernelStart+0x46>
    } else {
      stat = osError;
 800252c:	f04f 33ff 	mov.w	r3, #4294967295
 8002530:	607b      	str	r3, [r7, #4]
    }
  }

  /* Return execution status */
  return (stat);
 8002532:	687b      	ldr	r3, [r7, #4]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3708      	adds	r7, #8
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	20000084 	.word	0x20000084

08002540 <osThreadNew>:
  Limitations:
  - The memory for control block and stack must be provided in the osThreadAttr_t
    structure in order to allocate object statically.
  - Attribute osThreadJoinable is not supported, NULL is returned if used.
*/
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002540:	b580      	push	{r7, lr}
 8002542:	b08e      	sub	sp, #56	@ 0x38
 8002544:	af04      	add	r7, sp, #16
 8002546:	60f8      	str	r0, [r7, #12]
 8002548:	60b9      	str	r1, [r7, #8]
 800254a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800254c:	2300      	movs	r3, #0
 800254e:	617b      	str	r3, [r7, #20]

  if ((IRQ_Context() == 0U) && (func != NULL)) {
 8002550:	f7ff ff7f 	bl	8002452 <IRQ_Context>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d17e      	bne.n	8002658 <osThreadNew+0x118>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d07b      	beq.n	8002658 <osThreadNew+0x118>
    stack = configMINIMAL_STACK_SIZE;
 8002560:	2380      	movs	r3, #128	@ 0x80
 8002562:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002564:	2318      	movs	r3, #24
 8002566:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002568:	2300      	movs	r3, #0
 800256a:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800256c:	f04f 33ff 	mov.w	r3, #4294967295
 8002570:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d045      	beq.n	8002604 <osThreadNew+0xc4>
      if (attr->name != NULL) {
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d002      	beq.n	8002586 <osThreadNew+0x46>
        name = attr->name;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	699b      	ldr	r3, [r3, #24]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d002      	beq.n	8002594 <osThreadNew+0x54>
        prio = (UBaseType_t)attr->priority;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d008      	beq.n	80025ac <osThreadNew+0x6c>
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	2b38      	cmp	r3, #56	@ 0x38
 800259e:	d805      	bhi.n	80025ac <osThreadNew+0x6c>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <osThreadNew+0x70>
        /* Invalid priority or unsupported osThreadJoinable attribute used */
        return (NULL);
 80025ac:	2300      	movs	r3, #0
 80025ae:	e054      	b.n	800265a <osThreadNew+0x11a>
      }

      if (attr->stack_size > 0U) {
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	695b      	ldr	r3, [r3, #20]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d003      	beq.n	80025c0 <osThreadNew+0x80>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	695b      	ldr	r3, [r3, #20]
 80025bc:	089b      	lsrs	r3, r3, #2
 80025be:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00e      	beq.n	80025e6 <osThreadNew+0xa6>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	2b5b      	cmp	r3, #91	@ 0x5b
 80025ce:	d90a      	bls.n	80025e6 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d006      	beq.n	80025e6 <osThreadNew+0xa6>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	695b      	ldr	r3, [r3, #20]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d002      	beq.n	80025e6 <osThreadNew+0xa6>
        /* The memory for control block and stack is provided, use static object */
        mem = 1;
 80025e0:	2301      	movs	r3, #1
 80025e2:	61bb      	str	r3, [r7, #24]
 80025e4:	e010      	b.n	8002608 <osThreadNew+0xc8>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d10c      	bne.n	8002608 <osThreadNew+0xc8>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d108      	bne.n	8002608 <osThreadNew+0xc8>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	691b      	ldr	r3, [r3, #16]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d104      	bne.n	8002608 <osThreadNew+0xc8>
          /* Control block and stack memory will be allocated from the dynamic pool */
          mem = 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	61bb      	str	r3, [r7, #24]
 8002602:	e001      	b.n	8002608 <osThreadNew+0xc8>
        }
      }
    }
    else {
      mem = 0;
 8002604:	2300      	movs	r3, #0
 8002606:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d110      	bne.n	8002630 <osThreadNew+0xf0>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002616:	9202      	str	r2, [sp, #8]
 8002618:	9301      	str	r3, [sp, #4]
 800261a:	69fb      	ldr	r3, [r7, #28]
 800261c:	9300      	str	r3, [sp, #0]
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	6a3a      	ldr	r2, [r7, #32]
 8002622:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002624:	68f8      	ldr	r0, [r7, #12]
 8002626:	f000 fba5 	bl	8002d74 <xTaskCreateStatic>
 800262a:	4603      	mov	r3, r0
 800262c:	617b      	str	r3, [r7, #20]
 800262e:	e013      	b.n	8002658 <osThreadNew+0x118>
      #endif
    }
    else {
      if (mem == 0) {
 8002630:	69bb      	ldr	r3, [r7, #24]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d110      	bne.n	8002658 <osThreadNew+0x118>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (configSTACK_DEPTH_TYPE)stack, argument, prio, &hTask) != pdPASS) {
 8002636:	6a3b      	ldr	r3, [r7, #32]
 8002638:	b29a      	uxth	r2, r3
 800263a:	f107 0314 	add.w	r3, r7, #20
 800263e:	9301      	str	r3, [sp, #4]
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	9300      	str	r3, [sp, #0]
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002648:	68f8      	ldr	r0, [r7, #12]
 800264a:	f000 fbe0 	bl	8002e0e <xTaskCreate>
 800264e:	4603      	mov	r3, r0
 8002650:	2b01      	cmp	r3, #1
 8002652:	d001      	beq.n	8002658 <osThreadNew+0x118>
            hTask = NULL;
 8002654:	2300      	movs	r3, #0
 8002656:	617b      	str	r3, [r7, #20]
      }
    }
  }

  /* Return thread ID */
  return ((osThreadId_t)hTask);
 8002658:	697b      	ldr	r3, [r7, #20]
}
 800265a:	4618      	mov	r0, r3
 800265c:	3728      	adds	r7, #40	@ 0x28
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}

08002662 <osDelay>:
/* ==== Generic Wait Functions ==== */

/*
  Wait for Timeout (Time Delay).
*/
osStatus_t osDelay (uint32_t ticks) {
 8002662:	b580      	push	{r7, lr}
 8002664:	b084      	sub	sp, #16
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  osStatus_t stat;

  if (IRQ_Context() != 0U) {
 800266a:	f7ff fef2 	bl	8002452 <IRQ_Context>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d003      	beq.n	800267c <osDelay+0x1a>
    stat = osErrorISR;
 8002674:	f06f 0305 	mvn.w	r3, #5
 8002678:	60fb      	str	r3, [r7, #12]
 800267a:	e007      	b.n	800268c <osDelay+0x2a>
  }
  else {
    stat = osOK;
 800267c:	2300      	movs	r3, #0
 800267e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d002      	beq.n	800268c <osDelay+0x2a>
      vTaskDelay(ticks);
 8002686:	6878      	ldr	r0, [r7, #4]
 8002688:	f000 fd1e 	bl	80030c8 <vTaskDelay>
    }
  }

  /* Return execution status */
  return (stat);
 800268c:	68fb      	ldr	r3, [r7, #12]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
	...

08002698 <vApplicationGetIdleTaskMemory>:
#if (configSUPPORT_STATIC_ALLOCATION == 1)
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	4a07      	ldr	r2, [pc, #28]	@ (80026c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80026a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	4a06      	ldr	r2, [pc, #24]	@ (80026c8 <vApplicationGetIdleTaskMemory+0x30>)
 80026ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2280      	movs	r2, #128	@ 0x80
 80026b4:	601a      	str	r2, [r3, #0]
}
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr
 80026c2:	bf00      	nop
 80026c4:	20000088 	.word	0x20000088
 80026c8:	200000e4 	.word	0x200000e4

080026cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	4a07      	ldr	r2, [pc, #28]	@ (80026f8 <vApplicationGetTimerTaskMemory+0x2c>)
 80026dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	4a06      	ldr	r2, [pc, #24]	@ (80026fc <vApplicationGetTimerTaskMemory+0x30>)
 80026e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2280      	movs	r2, #128	@ 0x80
 80026e8:	601a      	str	r2, [r3, #0]
}
 80026ea:	bf00      	nop
 80026ec:	3714      	adds	r7, #20
 80026ee:	46bd      	mov	sp, r7
 80026f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f4:	4770      	bx	lr
 80026f6:	bf00      	nop
 80026f8:	200002e4 	.word	0x200002e4
 80026fc:	20000340 	.word	0x20000340

08002700 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002700:	b480      	push	{r7}
 8002702:	b083      	sub	sp, #12
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	f103 0208 	add.w	r2, r3, #8
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	f04f 32ff 	mov.w	r2, #4294967295
 8002718:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	f103 0208 	add.w	r2, r3, #8
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f103 0208 	add.w	r2, r3, #8
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002734:	bf00      	nop
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2200      	movs	r2, #0
 800274c:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800275a:	b480      	push	{r7}
 800275c:	b085      	sub	sp, #20
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002770:	d103      	bne.n	800277a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	60fb      	str	r3, [r7, #12]
 8002778:	e00c      	b.n	8002794 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	3308      	adds	r3, #8
 800277e:	60fb      	str	r3, [r7, #12]
 8002780:	e002      	b.n	8002788 <vListInsert+0x2e>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	60fb      	str	r3, [r7, #12]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	429a      	cmp	r2, r3
 8002792:	d2f6      	bcs.n	8002782 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80027a4:	683b      	ldr	r3, [r7, #0]
 80027a6:	68fa      	ldr	r2, [r7, #12]
 80027a8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	1c5a      	adds	r2, r3, #1
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	601a      	str	r2, [r3, #0]
}
 80027c0:	bf00      	nop
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	691b      	ldr	r3, [r3, #16]
 80027d8:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	6892      	ldr	r2, [r2, #8]
 80027e2:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6852      	ldr	r2, [r2, #4]
 80027ec:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d103      	bne.n	8002800 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2200      	movs	r2, #0
 8002804:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	1e5a      	subs	r2, r3, #1
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
}
 8002814:	4618      	mov	r0, r3
 8002816:	3714      	adds	r7, #20
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr

08002820 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800282a:	2301      	movs	r3, #1
 800282c:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d103      	bne.n	8002840 <xQueueGenericReset+0x20>
 8002838:	f001 febe 	bl	80045b8 <ulSetInterruptMask>
 800283c:	bf00      	nop
 800283e:	e7fd      	b.n	800283c <xQueueGenericReset+0x1c>

    if( ( pxQueue != NULL ) &&
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	2b00      	cmp	r3, #0
 8002844:	d057      	beq.n	80028f6 <xQueueGenericReset+0xd6>
        ( pxQueue->uxLength >= 1U ) &&
 8002846:	68bb      	ldr	r3, [r7, #8]
 8002848:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800284a:	2b00      	cmp	r3, #0
 800284c:	d053      	beq.n	80028f6 <xQueueGenericReset+0xd6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002856:	2100      	movs	r1, #0
 8002858:	fba3 2302 	umull	r2, r3, r3, r2
 800285c:	2b00      	cmp	r3, #0
 800285e:	d000      	beq.n	8002862 <xQueueGenericReset+0x42>
 8002860:	2101      	movs	r1, #1
 8002862:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002864:	2b00      	cmp	r3, #0
 8002866:	d146      	bne.n	80028f6 <xQueueGenericReset+0xd6>
    {
        taskENTER_CRITICAL();
 8002868:	f001 fd0a 	bl	8004280 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002874:	68b9      	ldr	r1, [r7, #8]
 8002876:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002878:	fb01 f303 	mul.w	r3, r1, r3
 800287c:	441a      	add	r2, r3
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	2200      	movs	r2, #0
 8002886:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002898:	3b01      	subs	r3, #1
 800289a:	68b9      	ldr	r1, [r7, #8]
 800289c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800289e:	fb01 f303 	mul.w	r3, r1, r3
 80028a2:	441a      	add	r2, r3
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	22ff      	movs	r2, #255	@ 0xff
 80028ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	22ff      	movs	r2, #255	@ 0xff
 80028b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d10e      	bne.n	80028dc <xQueueGenericReset+0xbc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d014      	beq.n	80028f0 <xQueueGenericReset+0xd0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	3310      	adds	r3, #16
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 ff4a 	bl	8003764 <xTaskRemoveFromEventList>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00c      	beq.n	80028f0 <xQueueGenericReset+0xd0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80028d6:	f001 fcc1 	bl	800425c <vPortYield>
 80028da:	e009      	b.n	80028f0 <xQueueGenericReset+0xd0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	3310      	adds	r3, #16
 80028e0:	4618      	mov	r0, r3
 80028e2:	f7ff ff0d 	bl	8002700 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	3324      	adds	r3, #36	@ 0x24
 80028ea:	4618      	mov	r0, r3
 80028ec:	f7ff ff08 	bl	8002700 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80028f0:	f001 fcd8 	bl	80042a4 <vPortExitCritical>
 80028f4:	e001      	b.n	80028fa <xQueueGenericReset+0xda>
    }
    else
    {
        xReturn = pdFAIL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d103      	bne.n	8002908 <xQueueGenericReset+0xe8>
 8002900:	f001 fe5a 	bl	80045b8 <ulSetInterruptMask>
 8002904:	bf00      	nop
 8002906:	e7fd      	b.n	8002904 <xQueueGenericReset+0xe4>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002908:	68fb      	ldr	r3, [r7, #12]
}
 800290a:	4618      	mov	r0, r3
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8002912:	b580      	push	{r7, lr}
 8002914:	b088      	sub	sp, #32
 8002916:	af02      	add	r7, sp, #8
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	607a      	str	r2, [r7, #4]
 800291e:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d103      	bne.n	8002932 <xQueueGenericCreateStatic+0x20>
 800292a:	f001 fe45 	bl	80045b8 <ulSetInterruptMask>
 800292e:	bf00      	nop
 8002930:	e7fd      	b.n	800292e <xQueueGenericCreateStatic+0x1c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d029      	beq.n	800298c <xQueueGenericCreateStatic+0x7a>
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d026      	beq.n	800298c <xQueueGenericCreateStatic+0x7a>
            ( pxStaticQueue != NULL ) &&
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <xQueueGenericCreateStatic+0x38>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) ) &&
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d020      	beq.n	800298c <xQueueGenericCreateStatic+0x7a>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d102      	bne.n	8002956 <xQueueGenericCreateStatic+0x44>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) ) )
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d11a      	bne.n	800298c <xQueueGenericCreateStatic+0x7a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8002956:	2350      	movs	r3, #80	@ 0x50
 8002958:	613b      	str	r3, [r7, #16]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	2b50      	cmp	r3, #80	@ 0x50
 800295e:	d003      	beq.n	8002968 <xQueueGenericCreateStatic+0x56>
 8002960:	f001 fe2a 	bl	80045b8 <ulSetInterruptMask>
 8002964:	bf00      	nop
 8002966:	e7fd      	b.n	8002964 <xQueueGenericCreateStatic+0x52>
                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
 8002968:	693b      	ldr	r3, [r7, #16]
            #endif /* configASSERT_DEFINED */

            /* The address of a statically allocated queue was passed in, use it.
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	617b      	str	r3, [r7, #20]
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002976:	f897 2020 	ldrb.w	r2, [r7, #32]
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	9300      	str	r3, [sp, #0]
 800297e:	4613      	mov	r3, r2
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	68b9      	ldr	r1, [r7, #8]
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 f80d 	bl	80029a4 <prvInitialiseNewQueue>
 800298a:	e006      	b.n	800299a <xQueueGenericCreateStatic+0x88>
        }
        else
        {
            configASSERT( pxNewQueue );
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d103      	bne.n	800299a <xQueueGenericCreateStatic+0x88>
 8002992:	f001 fe11 	bl	80045b8 <ulSetInterruptMask>
 8002996:	bf00      	nop
 8002998:	e7fd      	b.n	8002996 <xQueueGenericCreateStatic+0x84>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800299a:	697b      	ldr	r3, [r7, #20]
    }
 800299c:	4618      	mov	r0, r3
 800299e:	3718      	adds	r7, #24
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}

080029a4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	60f8      	str	r0, [r7, #12]
 80029ac:	60b9      	str	r1, [r7, #8]
 80029ae:	607a      	str	r2, [r7, #4]
 80029b0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d103      	bne.n	80029c0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	e002      	b.n	80029c6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	68fa      	ldr	r2, [r7, #12]
 80029ca:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80029d2:	2101      	movs	r1, #1
 80029d4:	69b8      	ldr	r0, [r7, #24]
 80029d6:	f7ff ff23 	bl	8002820 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	78fa      	ldrb	r2, [r7, #3]
 80029de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80029e2:	bf00      	nop
 80029e4:	3710      	adds	r7, #16
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b08a      	sub	sp, #40	@ 0x28
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80029f6:	2300      	movs	r3, #0
 80029f8:	627b      	str	r3, [r7, #36]	@ 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80029fe:	6a3b      	ldr	r3, [r7, #32]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d103      	bne.n	8002a0c <xQueueReceive+0x22>
 8002a04:	f001 fdd8 	bl	80045b8 <ulSetInterruptMask>
 8002a08:	bf00      	nop
 8002a0a:	e7fd      	b.n	8002a08 <xQueueReceive+0x1e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d103      	bne.n	8002a1a <xQueueReceive+0x30>
 8002a12:	6a3b      	ldr	r3, [r7, #32]
 8002a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d101      	bne.n	8002a1e <xQueueReceive+0x34>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <xQueueReceive+0x36>
 8002a1e:	2300      	movs	r3, #0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d103      	bne.n	8002a2c <xQueueReceive+0x42>
 8002a24:	f001 fdc8 	bl	80045b8 <ulSetInterruptMask>
 8002a28:	bf00      	nop
 8002a2a:	e7fd      	b.n	8002a28 <xQueueReceive+0x3e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a2c:	f001 f8a4 	bl	8003b78 <xTaskGetSchedulerState>
 8002a30:	4603      	mov	r3, r0
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d102      	bne.n	8002a3c <xQueueReceive+0x52>
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d101      	bne.n	8002a40 <xQueueReceive+0x56>
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e000      	b.n	8002a42 <xQueueReceive+0x58>
 8002a40:	2300      	movs	r3, #0
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d103      	bne.n	8002a4e <xQueueReceive+0x64>
 8002a46:	f001 fdb7 	bl	80045b8 <ulSetInterruptMask>
 8002a4a:	bf00      	nop
 8002a4c:	e7fd      	b.n	8002a4a <xQueueReceive+0x60>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8002a4e:	f001 fc17 	bl	8004280 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002a52:	6a3b      	ldr	r3, [r7, #32]
 8002a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a56:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d019      	beq.n	8002a92 <xQueueReceive+0xa8>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002a5e:	68b9      	ldr	r1, [r7, #8]
 8002a60:	6a38      	ldr	r0, [r7, #32]
 8002a62:	f000 f87e 	bl	8002b62 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	1e5a      	subs	r2, r3, #1
 8002a6a:	6a3b      	ldr	r3, [r7, #32]
 8002a6c:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a6e:	6a3b      	ldr	r3, [r7, #32]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d009      	beq.n	8002a8a <xQueueReceive+0xa0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a76:	6a3b      	ldr	r3, [r7, #32]
 8002a78:	3310      	adds	r3, #16
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 fe72 	bl	8003764 <xTaskRemoveFromEventList>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <xQueueReceive+0xa0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002a86:	f001 fbe9 	bl	800425c <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8002a8a:	f001 fc0b 	bl	80042a4 <vPortExitCritical>
                return pdPASS;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e063      	b.n	8002b5a <xQueueReceive+0x170>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d103      	bne.n	8002aa0 <xQueueReceive+0xb6>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8002a98:	f001 fc04 	bl	80042a4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	e05c      	b.n	8002b5a <xQueueReceive+0x170>
                }
                else if( xEntryTimeSet == pdFALSE )
 8002aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d106      	bne.n	8002ab4 <xQueueReceive+0xca>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8002aa6:	f107 0314 	add.w	r3, r7, #20
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f000 ff28 	bl	8003900 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	627b      	str	r3, [r7, #36]	@ 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8002ab4:	f001 fbf6 	bl	80042a4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8002ab8:	f000 fb88 	bl	80031cc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8002abc:	f001 fbe0 	bl	8004280 <vPortEnterCritical>
 8002ac0:	6a3b      	ldr	r3, [r7, #32]
 8002ac2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002ac6:	b25b      	sxtb	r3, r3
 8002ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002acc:	d103      	bne.n	8002ad6 <xQueueReceive+0xec>
 8002ace:	6a3b      	ldr	r3, [r7, #32]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ad6:	6a3b      	ldr	r3, [r7, #32]
 8002ad8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002adc:	b25b      	sxtb	r3, r3
 8002ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae2:	d103      	bne.n	8002aec <xQueueReceive+0x102>
 8002ae4:	6a3b      	ldr	r3, [r7, #32]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002aec:	f001 fbda 	bl	80042a4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002af0:	1d3a      	adds	r2, r7, #4
 8002af2:	f107 0314 	add.w	r3, r7, #20
 8002af6:	4611      	mov	r1, r2
 8002af8:	4618      	mov	r0, r3
 8002afa:	f000 ff17 	bl	800392c <xTaskCheckForTimeOut>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d11d      	bne.n	8002b40 <xQueueReceive+0x156>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b04:	6a38      	ldr	r0, [r7, #32]
 8002b06:	f000 f8a4 	bl	8002c52 <prvIsQueueEmpty>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d011      	beq.n	8002b34 <xQueueReceive+0x14a>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002b10:	6a3b      	ldr	r3, [r7, #32]
 8002b12:	3324      	adds	r3, #36	@ 0x24
 8002b14:	687a      	ldr	r2, [r7, #4]
 8002b16:	4611      	mov	r1, r2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f000 fdc7 	bl	80036ac <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8002b1e:	6a38      	ldr	r0, [r7, #32]
 8002b20:	f000 f845 	bl	8002bae <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8002b24:	f000 fb60 	bl	80031e8 <xTaskResumeAll>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d18f      	bne.n	8002a4e <xQueueReceive+0x64>
                {
                    portYIELD_WITHIN_API();
 8002b2e:	f001 fb95 	bl	800425c <vPortYield>
 8002b32:	e78c      	b.n	8002a4e <xQueueReceive+0x64>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8002b34:	6a38      	ldr	r0, [r7, #32]
 8002b36:	f000 f83a 	bl	8002bae <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8002b3a:	f000 fb55 	bl	80031e8 <xTaskResumeAll>
 8002b3e:	e786      	b.n	8002a4e <xQueueReceive+0x64>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8002b40:	6a38      	ldr	r0, [r7, #32]
 8002b42:	f000 f834 	bl	8002bae <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8002b46:	f000 fb4f 	bl	80031e8 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002b4a:	6a38      	ldr	r0, [r7, #32]
 8002b4c:	f000 f881 	bl	8002c52 <prvIsQueueEmpty>
 8002b50:	4603      	mov	r3, r0
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	f43f af7b 	beq.w	8002a4e <xQueueReceive+0x64>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8002b58:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3728      	adds	r7, #40	@ 0x28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8002b62:	b580      	push	{r7, lr}
 8002b64:	b082      	sub	sp, #8
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
 8002b6a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d018      	beq.n	8002ba6 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68da      	ldr	r2, [r3, #12]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b7c:	441a      	add	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	68da      	ldr	r2, [r3, #12]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d303      	bcc.n	8002b96 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68d9      	ldr	r1, [r3, #12]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	6838      	ldr	r0, [r7, #0]
 8002ba2:	f001 ff55 	bl	8004a50 <memcpy>
    }
}
 8002ba6:	bf00      	nop
 8002ba8:	3708      	adds	r7, #8
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bd80      	pop	{r7, pc}

08002bae <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002bae:	b580      	push	{r7, lr}
 8002bb0:	b084      	sub	sp, #16
 8002bb2:	af00      	add	r7, sp, #0
 8002bb4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8002bb6:	f001 fb63 	bl	8004280 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002bc0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002bc2:	e011      	b.n	8002be8 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d012      	beq.n	8002bf2 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	3324      	adds	r3, #36	@ 0x24
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 fdc7 	bl	8003764 <xTaskRemoveFromEventList>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d001      	beq.n	8002be0 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8002bdc:	f000 fefe 	bl	80039dc <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8002be8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	dce9      	bgt.n	8002bc4 <prvUnlockQueue+0x16>
 8002bf0:	e000      	b.n	8002bf4 <prvUnlockQueue+0x46>
                    break;
 8002bf2:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	22ff      	movs	r2, #255	@ 0xff
 8002bf8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8002bfc:	f001 fb52 	bl	80042a4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8002c00:	f001 fb3e 	bl	8004280 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002c0a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c0c:	e011      	b.n	8002c32 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d012      	beq.n	8002c3c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	3310      	adds	r3, #16
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	f000 fda2 	bl	8003764 <xTaskRemoveFromEventList>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8002c26:	f000 fed9 	bl	80039dc <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8002c2a:	7bbb      	ldrb	r3, [r7, #14]
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8002c32:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	dce9      	bgt.n	8002c0e <prvUnlockQueue+0x60>
 8002c3a:	e000      	b.n	8002c3e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8002c3c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	22ff      	movs	r2, #255	@ 0xff
 8002c42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8002c46:	f001 fb2d 	bl	80042a4 <vPortExitCritical>
}
 8002c4a:	bf00      	nop
 8002c4c:	3710      	adds	r7, #16
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b084      	sub	sp, #16
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8002c5a:	f001 fb11 	bl	8004280 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d102      	bne.n	8002c6c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8002c66:	2301      	movs	r3, #1
 8002c68:	60fb      	str	r3, [r7, #12]
 8002c6a:	e001      	b.n	8002c70 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8002c70:	f001 fb18 	bl	80042a4 <vPortExitCritical>

    return xReturn;
 8002c74:	68fb      	ldr	r3, [r7, #12]
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3710      	adds	r7, #16
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
	...

08002c80 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b084      	sub	sp, #16
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d103      	bne.n	8002c9c <vQueueAddToRegistry+0x1c>
 8002c94:	f001 fc90 	bl	80045b8 <ulSetInterruptMask>
 8002c98:	bf00      	nop
 8002c9a:	e7fd      	b.n	8002c98 <vQueueAddToRegistry+0x18>

        if( pcQueueName != NULL )
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d024      	beq.n	8002cec <vQueueAddToRegistry+0x6c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	e01e      	b.n	8002ce6 <vQueueAddToRegistry+0x66>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8002ca8:	4a17      	ldr	r2, [pc, #92]	@ (8002d08 <vQueueAddToRegistry+0x88>)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	00db      	lsls	r3, r3, #3
 8002cae:	4413      	add	r3, r2
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	687a      	ldr	r2, [r7, #4]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	d105      	bne.n	8002cc4 <vQueueAddToRegistry+0x44>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	00db      	lsls	r3, r3, #3
 8002cbc:	4a12      	ldr	r2, [pc, #72]	@ (8002d08 <vQueueAddToRegistry+0x88>)
 8002cbe:	4413      	add	r3, r2
 8002cc0:	60bb      	str	r3, [r7, #8]
                    break;
 8002cc2:	e013      	b.n	8002cec <vQueueAddToRegistry+0x6c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d10a      	bne.n	8002ce0 <vQueueAddToRegistry+0x60>
 8002cca:	4a0f      	ldr	r2, [pc, #60]	@ (8002d08 <vQueueAddToRegistry+0x88>)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d104      	bne.n	8002ce0 <vQueueAddToRegistry+0x60>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	4a0b      	ldr	r2, [pc, #44]	@ (8002d08 <vQueueAddToRegistry+0x88>)
 8002cdc:	4413      	add	r3, r2
 8002cde:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	3301      	adds	r3, #1
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2b07      	cmp	r3, #7
 8002cea:	d9dd      	bls.n	8002ca8 <vQueueAddToRegistry+0x28>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d005      	beq.n	8002cfe <vQueueAddToRegistry+0x7e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8002cfe:	bf00      	nop
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	20000540 	.word	0x20000540

08002d0c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8002d1c:	f001 fab0 	bl	8004280 <vPortEnterCritical>
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002d26:	b25b      	sxtb	r3, r3
 8002d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d2c:	d103      	bne.n	8002d36 <vQueueWaitForMessageRestricted+0x2a>
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	2200      	movs	r2, #0
 8002d32:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d36:	697b      	ldr	r3, [r7, #20]
 8002d38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002d3c:	b25b      	sxtb	r3, r3
 8002d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d42:	d103      	bne.n	8002d4c <vQueueWaitForMessageRestricted+0x40>
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	2200      	movs	r2, #0
 8002d48:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002d4c:	f001 faaa 	bl	80042a4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d106      	bne.n	8002d66 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	3324      	adds	r3, #36	@ 0x24
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	68b9      	ldr	r1, [r7, #8]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f000 fcc1 	bl	80036e8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8002d66:	6978      	ldr	r0, [r7, #20]
 8002d68:	f7ff ff21 	bl	8002bae <prvUnlockQueue>
    }
 8002d6c:	bf00      	nop
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <xTaskCreateStatic>:
                                    const uint32_t ulStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b08c      	sub	sp, #48	@ 0x30
 8002d78:	af04      	add	r7, sp, #16
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
 8002d80:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        TaskHandle_t xReturn;

        configASSERT( puxStackBuffer != NULL );
 8002d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d103      	bne.n	8002d90 <xTaskCreateStatic+0x1c>
 8002d88:	f001 fc16 	bl	80045b8 <ulSetInterruptMask>
 8002d8c:	bf00      	nop
 8002d8e:	e7fd      	b.n	8002d8c <xTaskCreateStatic+0x18>
        configASSERT( pxTaskBuffer != NULL );
 8002d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d103      	bne.n	8002d9e <xTaskCreateStatic+0x2a>
 8002d96:	f001 fc0f 	bl	80045b8 <ulSetInterruptMask>
 8002d9a:	bf00      	nop
 8002d9c:	e7fd      	b.n	8002d9a <xTaskCreateStatic+0x26>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8002d9e:	235c      	movs	r3, #92	@ 0x5c
 8002da0:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2b5c      	cmp	r3, #92	@ 0x5c
 8002da6:	d003      	beq.n	8002db0 <xTaskCreateStatic+0x3c>
 8002da8:	f001 fc06 	bl	80045b8 <ulSetInterruptMask>
 8002dac:	bf00      	nop
 8002dae:	e7fd      	b.n	8002dac <xTaskCreateStatic+0x38>
            ( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002db0:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d023      	beq.n	8002e00 <xTaskCreateStatic+0x8c>
 8002db8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d020      	beq.n	8002e00 <xTaskCreateStatic+0x8c>
        {
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc0:	61fb      	str	r3, [r7, #28]
            memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002dc2:	225c      	movs	r2, #92	@ 0x5c
 8002dc4:	2100      	movs	r1, #0
 8002dc6:	69f8      	ldr	r0, [r7, #28]
 8002dc8:	f001 fe16 	bl	80049f8 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dd0:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002dda:	2300      	movs	r3, #0
 8002ddc:	9303      	str	r3, [sp, #12]
 8002dde:	69fb      	ldr	r3, [r7, #28]
 8002de0:	9302      	str	r3, [sp, #8]
 8002de2:	f107 0318 	add.w	r3, r7, #24
 8002de6:	9301      	str	r3, [sp, #4]
 8002de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dea:	9300      	str	r3, [sp, #0]
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	68b9      	ldr	r1, [r7, #8]
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f000 f855 	bl	8002ea2 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002df8:	69f8      	ldr	r0, [r7, #28]
 8002dfa:	f000 f8d5 	bl	8002fa8 <prvAddNewTaskToReadyList>
 8002dfe:	e001      	b.n	8002e04 <xTaskCreateStatic+0x90>
        }
        else
        {
            xReturn = NULL;
 8002e00:	2300      	movs	r3, #0
 8002e02:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002e04:	69bb      	ldr	r3, [r7, #24]
    }
 8002e06:	4618      	mov	r0, r3
 8002e08:	3720      	adds	r7, #32
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}

08002e0e <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b08c      	sub	sp, #48	@ 0x30
 8002e12:	af04      	add	r7, sp, #16
 8002e14:	60f8      	str	r0, [r7, #12]
 8002e16:	60b9      	str	r1, [r7, #8]
 8002e18:	603b      	str	r3, [r7, #0]
 8002e1a:	4613      	mov	r3, r2
 8002e1c:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002e1e:	88fb      	ldrh	r3, [r7, #6]
 8002e20:	009b      	lsls	r3, r3, #2
 8002e22:	4618      	mov	r0, r3
 8002e24:	f001 fc28 	bl	8004678 <pvPortMalloc>
 8002e28:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d013      	beq.n	8002e58 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002e30:	205c      	movs	r0, #92	@ 0x5c
 8002e32:	f001 fc21 	bl	8004678 <pvPortMalloc>
 8002e36:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d008      	beq.n	8002e50 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8002e3e:	225c      	movs	r2, #92	@ 0x5c
 8002e40:	2100      	movs	r1, #0
 8002e42:	69f8      	ldr	r0, [r7, #28]
 8002e44:	f001 fdd8 	bl	80049f8 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	697a      	ldr	r2, [r7, #20]
 8002e4c:	631a      	str	r2, [r3, #48]	@ 0x30
 8002e4e:	e005      	b.n	8002e5c <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8002e50:	6978      	ldr	r0, [r7, #20]
 8002e52:	f001 fccd 	bl	80047f0 <vPortFree>
 8002e56:	e001      	b.n	8002e5c <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8002e5c:	69fb      	ldr	r3, [r7, #28]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d017      	beq.n	8002e92 <xTaskCreate+0x84>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002e6a:	88fa      	ldrh	r2, [r7, #6]
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	9303      	str	r3, [sp, #12]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	9302      	str	r3, [sp, #8]
 8002e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e76:	9301      	str	r3, [sp, #4]
 8002e78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e7a:	9300      	str	r3, [sp, #0]
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	68b9      	ldr	r1, [r7, #8]
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f000 f80e 	bl	8002ea2 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8002e86:	69f8      	ldr	r0, [r7, #28]
 8002e88:	f000 f88e 	bl	8002fa8 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	61bb      	str	r3, [r7, #24]
 8002e90:	e002      	b.n	8002e98 <xTaskCreate+0x8a>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002e92:	f04f 33ff 	mov.w	r3, #4294967295
 8002e96:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8002e98:	69bb      	ldr	r3, [r7, #24]
    }
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3720      	adds	r7, #32
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002ea2:	b580      	push	{r7, lr}
 8002ea4:	b086      	sub	sp, #24
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	60f8      	str	r0, [r7, #12]
 8002eaa:	60b9      	str	r1, [r7, #8]
 8002eac:	607a      	str	r2, [r7, #4]
 8002eae:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	461a      	mov	r2, r3
 8002eba:	21a5      	movs	r1, #165	@ 0xa5
 8002ebc:	f001 fd9c 	bl	80049f8 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002eca:	3b01      	subs	r3, #1
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	4413      	add	r3, r2
 8002ed0:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	f023 0307 	bic.w	r3, r3, #7
 8002ed8:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	f003 0307 	and.w	r3, r3, #7
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d003      	beq.n	8002eec <prvInitialiseNewTask+0x4a>
 8002ee4:	f001 fb68 	bl	80045b8 <ulSetInterruptMask>
 8002ee8:	bf00      	nop
 8002eea:	e7fd      	b.n	8002ee8 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002eec:	68bb      	ldr	r3, [r7, #8]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d01e      	beq.n	8002f30 <prvInitialiseNewTask+0x8e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	617b      	str	r3, [r7, #20]
 8002ef6:	e012      	b.n	8002f1e <prvInitialiseNewTask+0x7c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002ef8:	68ba      	ldr	r2, [r7, #8]
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	4413      	add	r3, r2
 8002efe:	7819      	ldrb	r1, [r3, #0]
 8002f00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	4413      	add	r3, r2
 8002f06:	3334      	adds	r3, #52	@ 0x34
 8002f08:	460a      	mov	r2, r1
 8002f0a:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8002f0c:	68ba      	ldr	r2, [r7, #8]
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	4413      	add	r3, r2
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d006      	beq.n	8002f26 <prvInitialiseNewTask+0x84>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002f18:	697b      	ldr	r3, [r7, #20]
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	617b      	str	r3, [r7, #20]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	2b0f      	cmp	r3, #15
 8002f22:	d9e9      	bls.n	8002ef8 <prvInitialiseNewTask+0x56>
 8002f24:	e000      	b.n	8002f28 <prvInitialiseNewTask+0x86>
            {
                break;
 8002f26:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002f28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8002f30:	6a3b      	ldr	r3, [r7, #32]
 8002f32:	2b37      	cmp	r3, #55	@ 0x37
 8002f34:	d903      	bls.n	8002f3e <prvInitialiseNewTask+0x9c>
 8002f36:	f001 fb3f 	bl	80045b8 <ulSetInterruptMask>
 8002f3a:	bf00      	nop
 8002f3c:	e7fd      	b.n	8002f3a <prvInitialiseNewTask+0x98>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002f3e:	6a3b      	ldr	r3, [r7, #32]
 8002f40:	2b37      	cmp	r3, #55	@ 0x37
 8002f42:	d901      	bls.n	8002f48 <prvInitialiseNewTask+0xa6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002f44:	2337      	movs	r3, #55	@ 0x37
 8002f46:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8002f48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f4a:	6a3a      	ldr	r2, [r7, #32]
 8002f4c:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8002f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f50:	6a3a      	ldr	r2, [r7, #32]
 8002f52:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002f54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f56:	3304      	adds	r3, #4
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff fbf1 	bl	8002740 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f60:	3318      	adds	r3, #24
 8002f62:	4618      	mov	r0, r3
 8002f64:	f7ff fbec 	bl	8002740 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f6c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f6e:	6a3b      	ldr	r3, [r7, #32]
 8002f70:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8002f74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f76:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f7c:	625a      	str	r2, [r3, #36]	@ 0x24
         * function as well. */
        #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
        {
            #if ( portSTACK_GROWTH < 0 )
            {
                pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8002f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f80:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	68fa      	ldr	r2, [r7, #12]
 8002f86:	6938      	ldr	r0, [r7, #16]
 8002f88:	f001 f9d8 	bl	800433c <pxPortInitialiseStack>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f90:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8002f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <prvInitialiseNewTask+0xfc>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f9c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002f9e:	bf00      	nop
 8002fa0:	3718      	adds	r7, #24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
	...

08002fa8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8002fb0:	f001 f966 	bl	8004280 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002fb4:	4b3e      	ldr	r3, [pc, #248]	@ (80030b0 <prvAddNewTaskToReadyList+0x108>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	3301      	adds	r3, #1
 8002fba:	4a3d      	ldr	r2, [pc, #244]	@ (80030b0 <prvAddNewTaskToReadyList+0x108>)
 8002fbc:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8002fbe:	4b3d      	ldr	r3, [pc, #244]	@ (80030b4 <prvAddNewTaskToReadyList+0x10c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d109      	bne.n	8002fda <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002fc6:	4a3b      	ldr	r2, [pc, #236]	@ (80030b4 <prvAddNewTaskToReadyList+0x10c>)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002fcc:	4b38      	ldr	r3, [pc, #224]	@ (80030b0 <prvAddNewTaskToReadyList+0x108>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d110      	bne.n	8002ff6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002fd4:	f000 fd1e 	bl	8003a14 <prvInitialiseTaskLists>
 8002fd8:	e00d      	b.n	8002ff6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002fda:	4b37      	ldr	r3, [pc, #220]	@ (80030b8 <prvAddNewTaskToReadyList+0x110>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d109      	bne.n	8002ff6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002fe2:	4b34      	ldr	r3, [pc, #208]	@ (80030b4 <prvAddNewTaskToReadyList+0x10c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d802      	bhi.n	8002ff6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8002ff0:	4a30      	ldr	r2, [pc, #192]	@ (80030b4 <prvAddNewTaskToReadyList+0x10c>)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002ff6:	4b31      	ldr	r3, [pc, #196]	@ (80030bc <prvAddNewTaskToReadyList+0x114>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	4a2f      	ldr	r2, [pc, #188]	@ (80030bc <prvAddNewTaskToReadyList+0x114>)
 8002ffe:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003000:	4b2e      	ldr	r3, [pc, #184]	@ (80030bc <prvAddNewTaskToReadyList+0x114>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800300c:	4b2c      	ldr	r3, [pc, #176]	@ (80030c0 <prvAddNewTaskToReadyList+0x118>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	429a      	cmp	r2, r3
 8003012:	d903      	bls.n	800301c <prvAddNewTaskToReadyList+0x74>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003018:	4a29      	ldr	r2, [pc, #164]	@ (80030c0 <prvAddNewTaskToReadyList+0x118>)
 800301a:	6013      	str	r3, [r2, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003020:	4928      	ldr	r1, [pc, #160]	@ (80030c4 <prvAddNewTaskToReadyList+0x11c>)
 8003022:	4613      	mov	r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	4413      	add	r3, r2
 8003028:	009b      	lsls	r3, r3, #2
 800302a:	440b      	add	r3, r1
 800302c:	3304      	adds	r3, #4
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	60fb      	str	r3, [r7, #12]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	609a      	str	r2, [r3, #8]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	689a      	ldr	r2, [r3, #8]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	60da      	str	r2, [r3, #12]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	3204      	adds	r2, #4
 8003048:	605a      	str	r2, [r3, #4]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	1d1a      	adds	r2, r3, #4
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	609a      	str	r2, [r3, #8]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003056:	4613      	mov	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4413      	add	r3, r2
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4a19      	ldr	r2, [pc, #100]	@ (80030c4 <prvAddNewTaskToReadyList+0x11c>)
 8003060:	441a      	add	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	615a      	str	r2, [r3, #20]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800306a:	4916      	ldr	r1, [pc, #88]	@ (80030c4 <prvAddNewTaskToReadyList+0x11c>)
 800306c:	4613      	mov	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	4413      	add	r3, r2
 8003072:	009b      	lsls	r3, r3, #2
 8003074:	440b      	add	r3, r1
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	1c59      	adds	r1, r3, #1
 800307a:	4812      	ldr	r0, [pc, #72]	@ (80030c4 <prvAddNewTaskToReadyList+0x11c>)
 800307c:	4613      	mov	r3, r2
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	4413      	add	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4403      	add	r3, r0
 8003086:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003088:	f001 f90c 	bl	80042a4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 800308c:	4b0a      	ldr	r3, [pc, #40]	@ (80030b8 <prvAddNewTaskToReadyList+0x110>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d008      	beq.n	80030a6 <prvAddNewTaskToReadyList+0xfe>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003094:	4b07      	ldr	r3, [pc, #28]	@ (80030b4 <prvAddNewTaskToReadyList+0x10c>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800309e:	429a      	cmp	r2, r3
 80030a0:	d201      	bcs.n	80030a6 <prvAddNewTaskToReadyList+0xfe>
        {
            taskYIELD_IF_USING_PREEMPTION();
 80030a2:	f001 f8db 	bl	800425c <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20000a54 	.word	0x20000a54
 80030b4:	20000580 	.word	0x20000580
 80030b8:	20000a60 	.word	0x20000a60
 80030bc:	20000a70 	.word	0x20000a70
 80030c0:	20000a5c 	.word	0x20000a5c
 80030c4:	20000584 	.word	0x20000584

080030c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d010      	beq.n	80030fc <vTaskDelay+0x34>
        {
            configASSERT( uxSchedulerSuspended == ( UBaseType_t ) 0U );
 80030da:	4b0d      	ldr	r3, [pc, #52]	@ (8003110 <vTaskDelay+0x48>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <vTaskDelay+0x22>
 80030e2:	f001 fa69 	bl	80045b8 <ulSetInterruptMask>
 80030e6:	bf00      	nop
 80030e8:	e7fd      	b.n	80030e6 <vTaskDelay+0x1e>
            vTaskSuspendAll();
 80030ea:	f000 f86f 	bl	80031cc <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80030ee:	2100      	movs	r1, #0
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f000 fd5f 	bl	8003bb4 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80030f6:	f000 f877 	bl	80031e8 <xTaskResumeAll>
 80030fa:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d101      	bne.n	8003106 <vTaskDelay+0x3e>
        {
            portYIELD_WITHIN_API();
 8003102:	f001 f8ab 	bl	800425c <vPortYield>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003106:	bf00      	nop
 8003108:	3710      	adds	r7, #16
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}
 800310e:	bf00      	nop
 8003110:	20000a7c 	.word	0x20000a7c

08003114 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b088      	sub	sp, #32
 8003118:	af04      	add	r7, sp, #16
    BaseType_t xReturn;

    /* Add the idle task at the lowest priority. */
    #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
    {
        StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 800311a:	2300      	movs	r3, #0
 800311c:	60bb      	str	r3, [r7, #8]
        StackType_t * pxIdleTaskStackBuffer = NULL;
 800311e:	2300      	movs	r3, #0
 8003120:	607b      	str	r3, [r7, #4]
        uint32_t ulIdleTaskStackSize;

        /* The Idle task is created using user provided RAM - obtain the
         * address of the RAM then create the idle task. */
        vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003122:	463a      	mov	r2, r7
 8003124:	1d39      	adds	r1, r7, #4
 8003126:	f107 0308 	add.w	r3, r7, #8
 800312a:	4618      	mov	r0, r3
 800312c:	f7ff fab4 	bl	8002698 <vApplicationGetIdleTaskMemory>
        xIdleTaskHandle = xTaskCreateStatic( prvIdleTask,
 8003130:	6839      	ldr	r1, [r7, #0]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68ba      	ldr	r2, [r7, #8]
 8003136:	9202      	str	r2, [sp, #8]
 8003138:	9301      	str	r3, [sp, #4]
 800313a:	2300      	movs	r3, #0
 800313c:	9300      	str	r3, [sp, #0]
 800313e:	2300      	movs	r3, #0
 8003140:	460a      	mov	r2, r1
 8003142:	491b      	ldr	r1, [pc, #108]	@ (80031b0 <vTaskStartScheduler+0x9c>)
 8003144:	481b      	ldr	r0, [pc, #108]	@ (80031b4 <vTaskStartScheduler+0xa0>)
 8003146:	f7ff fe15 	bl	8002d74 <xTaskCreateStatic>
 800314a:	4603      	mov	r3, r0
 800314c:	4a1a      	ldr	r2, [pc, #104]	@ (80031b8 <vTaskStartScheduler+0xa4>)
 800314e:	6013      	str	r3, [r2, #0]
                                             ( void * ) NULL,       /*lint !e961.  The cast is not redundant for all compilers. */
                                             portPRIVILEGE_BIT,     /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                             pxIdleTaskStackBuffer,
                                             pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

        if( xIdleTaskHandle != NULL )
 8003150:	4b19      	ldr	r3, [pc, #100]	@ (80031b8 <vTaskStartScheduler+0xa4>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d002      	beq.n	800315e <vTaskStartScheduler+0x4a>
        {
            xReturn = pdPASS;
 8003158:	2301      	movs	r3, #1
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	e001      	b.n	8003162 <vTaskStartScheduler+0x4e>
        }
        else
        {
            xReturn = pdFAIL;
 800315e:	2300      	movs	r3, #0
 8003160:	60fb      	str	r3, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2b01      	cmp	r3, #1
 8003166:	d102      	bne.n	800316e <vTaskStartScheduler+0x5a>
        {
            xReturn = xTimerCreateTimerTask();
 8003168:	f000 fd92 	bl	8003c90 <xTimerCreateTimerTask>
 800316c:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	2b01      	cmp	r3, #1
 8003172:	d10e      	bne.n	8003192 <vTaskStartScheduler+0x7e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8003174:	f001 fa20 	bl	80045b8 <ulSetInterruptMask>
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8003178:	4b10      	ldr	r3, [pc, #64]	@ (80031bc <vTaskStartScheduler+0xa8>)
 800317a:	f04f 32ff 	mov.w	r2, #4294967295
 800317e:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003180:	4b0f      	ldr	r3, [pc, #60]	@ (80031c0 <vTaskStartScheduler+0xac>)
 8003182:	2201      	movs	r2, #1
 8003184:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003186:	4b0f      	ldr	r3, [pc, #60]	@ (80031c4 <vTaskStartScheduler+0xb0>)
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800318c:	f001 f960 	bl	8004450 <xPortStartScheduler>
 8003190:	e007      	b.n	80031a2 <vTaskStartScheduler+0x8e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003198:	d103      	bne.n	80031a2 <vTaskStartScheduler+0x8e>
 800319a:	f001 fa0d 	bl	80045b8 <ulSetInterruptMask>
 800319e:	bf00      	nop
 80031a0:	e7fd      	b.n	800319e <vTaskStartScheduler+0x8a>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 80031a2:	4b09      	ldr	r3, [pc, #36]	@ (80031c8 <vTaskStartScheduler+0xb4>)
 80031a4:	681b      	ldr	r3, [r3, #0]
}
 80031a6:	bf00      	nop
 80031a8:	3710      	adds	r7, #16
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	08004a90 	.word	0x08004a90
 80031b4:	080039f5 	.word	0x080039f5
 80031b8:	20000a78 	.word	0x20000a78
 80031bc:	20000a74 	.word	0x20000a74
 80031c0:	20000a60 	.word	0x20000a60
 80031c4:	20000a58 	.word	0x20000a58
 80031c8:	2000000c 	.word	0x2000000c

080031cc <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80031cc:	b480      	push	{r7}
 80031ce:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80031d0:	4b04      	ldr	r3, [pc, #16]	@ (80031e4 <vTaskSuspendAll+0x18>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	3301      	adds	r3, #1
 80031d6:	4a03      	ldr	r2, [pc, #12]	@ (80031e4 <vTaskSuspendAll+0x18>)
 80031d8:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80031da:	bf00      	nop
 80031dc:	46bd      	mov	sp, r7
 80031de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e2:	4770      	bx	lr
 80031e4:	20000a7c 	.word	0x20000a7c

080031e8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b086      	sub	sp, #24
 80031ec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80031ee:	2300      	movs	r3, #0
 80031f0:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 80031f2:	2300      	movs	r3, #0
 80031f4:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended != ( UBaseType_t ) 0U );
 80031f6:	4b6b      	ldr	r3, [pc, #428]	@ (80033a4 <xTaskResumeAll+0x1bc>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d103      	bne.n	8003206 <xTaskResumeAll+0x1e>
 80031fe:	f001 f9db 	bl	80045b8 <ulSetInterruptMask>
 8003202:	bf00      	nop
 8003204:	e7fd      	b.n	8003202 <xTaskResumeAll+0x1a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003206:	f001 f83b 	bl	8004280 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800320a:	4b66      	ldr	r3, [pc, #408]	@ (80033a4 <xTaskResumeAll+0x1bc>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	3b01      	subs	r3, #1
 8003210:	4a64      	ldr	r2, [pc, #400]	@ (80033a4 <xTaskResumeAll+0x1bc>)
 8003212:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003214:	4b63      	ldr	r3, [pc, #396]	@ (80033a4 <xTaskResumeAll+0x1bc>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2b00      	cmp	r3, #0
 800321a:	f040 80bb 	bne.w	8003394 <xTaskResumeAll+0x1ac>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800321e:	4b62      	ldr	r3, [pc, #392]	@ (80033a8 <xTaskResumeAll+0x1c0>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	f000 80b6 	beq.w	8003394 <xTaskResumeAll+0x1ac>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003228:	e08b      	b.n	8003342 <xTaskResumeAll+0x15a>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800322a:	4b60      	ldr	r3, [pc, #384]	@ (80033ac <xTaskResumeAll+0x1c4>)
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003236:	60bb      	str	r3, [r7, #8]
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	69db      	ldr	r3, [r3, #28]
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	6a12      	ldr	r2, [r2, #32]
 8003240:	609a      	str	r2, [r3, #8]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	6a1b      	ldr	r3, [r3, #32]
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	69d2      	ldr	r2, [r2, #28]
 800324a:	605a      	str	r2, [r3, #4]
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	685a      	ldr	r2, [r3, #4]
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	3318      	adds	r3, #24
 8003254:	429a      	cmp	r2, r3
 8003256:	d103      	bne.n	8003260 <xTaskResumeAll+0x78>
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	6a1a      	ldr	r2, [r3, #32]
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	605a      	str	r2, [r3, #4]
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	2200      	movs	r2, #0
 8003264:	629a      	str	r2, [r3, #40]	@ 0x28
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	1e5a      	subs	r2, r3, #1
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	607b      	str	r3, [r7, #4]
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	697a      	ldr	r2, [r7, #20]
 800327c:	68d2      	ldr	r2, [r2, #12]
 800327e:	609a      	str	r2, [r3, #8]
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	68db      	ldr	r3, [r3, #12]
 8003284:	697a      	ldr	r2, [r7, #20]
 8003286:	6892      	ldr	r2, [r2, #8]
 8003288:	605a      	str	r2, [r3, #4]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	3304      	adds	r3, #4
 8003292:	429a      	cmp	r2, r3
 8003294:	d103      	bne.n	800329e <xTaskResumeAll+0xb6>
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	605a      	str	r2, [r3, #4]
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	2200      	movs	r2, #0
 80032a2:	615a      	str	r2, [r3, #20]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	1e5a      	subs	r2, r3, #1
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032b2:	4b3f      	ldr	r3, [pc, #252]	@ (80033b0 <xTaskResumeAll+0x1c8>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	429a      	cmp	r2, r3
 80032b8:	d903      	bls.n	80032c2 <xTaskResumeAll+0xda>
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	4a3c      	ldr	r2, [pc, #240]	@ (80033b0 <xTaskResumeAll+0x1c8>)
 80032c0:	6013      	str	r3, [r2, #0]
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032c6:	493b      	ldr	r1, [pc, #236]	@ (80033b4 <xTaskResumeAll+0x1cc>)
 80032c8:	4613      	mov	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	4413      	add	r3, r2
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	440b      	add	r3, r1
 80032d2:	3304      	adds	r3, #4
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	603b      	str	r3, [r7, #0]
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	683a      	ldr	r2, [r7, #0]
 80032dc:	609a      	str	r2, [r3, #8]
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	689a      	ldr	r2, [r3, #8]
 80032e2:	697b      	ldr	r3, [r7, #20]
 80032e4:	60da      	str	r2, [r3, #12]
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	689b      	ldr	r3, [r3, #8]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	3204      	adds	r2, #4
 80032ee:	605a      	str	r2, [r3, #4]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	1d1a      	adds	r2, r3, #4
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	609a      	str	r2, [r3, #8]
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032fc:	4613      	mov	r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	4413      	add	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4a2b      	ldr	r2, [pc, #172]	@ (80033b4 <xTaskResumeAll+0x1cc>)
 8003306:	441a      	add	r2, r3
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	615a      	str	r2, [r3, #20]
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003310:	4928      	ldr	r1, [pc, #160]	@ (80033b4 <xTaskResumeAll+0x1cc>)
 8003312:	4613      	mov	r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	4413      	add	r3, r2
 8003318:	009b      	lsls	r3, r3, #2
 800331a:	440b      	add	r3, r1
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	1c59      	adds	r1, r3, #1
 8003320:	4824      	ldr	r0, [pc, #144]	@ (80033b4 <xTaskResumeAll+0x1cc>)
 8003322:	4613      	mov	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4413      	add	r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	4403      	add	r3, r0
 800332c:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800332e:	697b      	ldr	r3, [r7, #20]
 8003330:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003332:	4b21      	ldr	r3, [pc, #132]	@ (80033b8 <xTaskResumeAll+0x1d0>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003338:	429a      	cmp	r2, r3
 800333a:	d902      	bls.n	8003342 <xTaskResumeAll+0x15a>
                    {
                        xYieldPending = pdTRUE;
 800333c:	4b1f      	ldr	r3, [pc, #124]	@ (80033bc <xTaskResumeAll+0x1d4>)
 800333e:	2201      	movs	r2, #1
 8003340:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003342:	4b1a      	ldr	r3, [pc, #104]	@ (80033ac <xTaskResumeAll+0x1c4>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	2b00      	cmp	r3, #0
 8003348:	f47f af6f 	bne.w	800322a <xTaskResumeAll+0x42>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d001      	beq.n	8003356 <xTaskResumeAll+0x16e>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003352:	f000 fbf5 	bl	8003b40 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003356:	4b1a      	ldr	r3, [pc, #104]	@ (80033c0 <xTaskResumeAll+0x1d8>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d010      	beq.n	8003384 <xTaskResumeAll+0x19c>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003362:	f000 f83f 	bl	80033e4 <xTaskIncrementTick>
 8003366:	4603      	mov	r3, r0
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <xTaskResumeAll+0x18a>
                            {
                                xYieldPending = pdTRUE;
 800336c:	4b13      	ldr	r3, [pc, #76]	@ (80033bc <xTaskResumeAll+0x1d4>)
 800336e:	2201      	movs	r2, #1
 8003370:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	3b01      	subs	r3, #1
 8003376:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d1f1      	bne.n	8003362 <xTaskResumeAll+0x17a>

                        xPendedTicks = 0;
 800337e:	4b10      	ldr	r3, [pc, #64]	@ (80033c0 <xTaskResumeAll+0x1d8>)
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003384:	4b0d      	ldr	r3, [pc, #52]	@ (80033bc <xTaskResumeAll+0x1d4>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <xTaskResumeAll+0x1ac>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800338c:	2301      	movs	r3, #1
 800338e:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003390:	f000 ff64 	bl	800425c <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003394:	f000 ff86 	bl	80042a4 <vPortExitCritical>

    return xAlreadyYielded;
 8003398:	693b      	ldr	r3, [r7, #16]
}
 800339a:	4618      	mov	r0, r3
 800339c:	3718      	adds	r7, #24
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20000a7c 	.word	0x20000a7c
 80033a8:	20000a54 	.word	0x20000a54
 80033ac:	20000a14 	.word	0x20000a14
 80033b0:	20000a5c 	.word	0x20000a5c
 80033b4:	20000584 	.word	0x20000584
 80033b8:	20000580 	.word	0x20000580
 80033bc:	20000a68 	.word	0x20000a68
 80033c0:	20000a64 	.word	0x20000a64

080033c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80033ca:	4b05      	ldr	r3, [pc, #20]	@ (80033e0 <xTaskGetTickCount+0x1c>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80033d0:	687b      	ldr	r3, [r7, #4]
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	20000a58 	.word	0x20000a58

080033e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b088      	sub	sp, #32
 80033e8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80033ea:	2300      	movs	r3, #0
 80033ec:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80033ee:	4b7a      	ldr	r3, [pc, #488]	@ (80035d8 <xTaskIncrementTick+0x1f4>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	f040 80e6 	bne.w	80035c4 <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80033f8:	4b78      	ldr	r3, [pc, #480]	@ (80035dc <xTaskIncrementTick+0x1f8>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	3301      	adds	r3, #1
 80033fe:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003400:	4a76      	ldr	r2, [pc, #472]	@ (80035dc <xTaskIncrementTick+0x1f8>)
 8003402:	69bb      	ldr	r3, [r7, #24]
 8003404:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d119      	bne.n	8003440 <xTaskIncrementTick+0x5c>
        {
            taskSWITCH_DELAYED_LISTS();
 800340c:	4b74      	ldr	r3, [pc, #464]	@ (80035e0 <xTaskIncrementTick+0x1fc>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d003      	beq.n	800341e <xTaskIncrementTick+0x3a>
 8003416:	f001 f8cf 	bl	80045b8 <ulSetInterruptMask>
 800341a:	bf00      	nop
 800341c:	e7fd      	b.n	800341a <xTaskIncrementTick+0x36>
 800341e:	4b70      	ldr	r3, [pc, #448]	@ (80035e0 <xTaskIncrementTick+0x1fc>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	617b      	str	r3, [r7, #20]
 8003424:	4b6f      	ldr	r3, [pc, #444]	@ (80035e4 <xTaskIncrementTick+0x200>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	4a6d      	ldr	r2, [pc, #436]	@ (80035e0 <xTaskIncrementTick+0x1fc>)
 800342a:	6013      	str	r3, [r2, #0]
 800342c:	4a6d      	ldr	r2, [pc, #436]	@ (80035e4 <xTaskIncrementTick+0x200>)
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	4b6d      	ldr	r3, [pc, #436]	@ (80035e8 <xTaskIncrementTick+0x204>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	3301      	adds	r3, #1
 8003438:	4a6b      	ldr	r2, [pc, #428]	@ (80035e8 <xTaskIncrementTick+0x204>)
 800343a:	6013      	str	r3, [r2, #0]
 800343c:	f000 fb80 	bl	8003b40 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003440:	4b6a      	ldr	r3, [pc, #424]	@ (80035ec <xTaskIncrementTick+0x208>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	429a      	cmp	r2, r3
 8003448:	f0c0 80a7 	bcc.w	800359a <xTaskIncrementTick+0x1b6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800344c:	4b64      	ldr	r3, [pc, #400]	@ (80035e0 <xTaskIncrementTick+0x1fc>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d104      	bne.n	8003460 <xTaskIncrementTick+0x7c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003456:	4b65      	ldr	r3, [pc, #404]	@ (80035ec <xTaskIncrementTick+0x208>)
 8003458:	f04f 32ff 	mov.w	r2, #4294967295
 800345c:	601a      	str	r2, [r3, #0]
                    break;
 800345e:	e09c      	b.n	800359a <xTaskIncrementTick+0x1b6>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003460:	4b5f      	ldr	r3, [pc, #380]	@ (80035e0 <xTaskIncrementTick+0x1fc>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8003470:	69ba      	ldr	r2, [r7, #24]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	429a      	cmp	r2, r3
 8003476:	d203      	bcs.n	8003480 <xTaskIncrementTick+0x9c>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003478:	4a5c      	ldr	r2, [pc, #368]	@ (80035ec <xTaskIncrementTick+0x208>)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800347e:	e08c      	b.n	800359a <xTaskIncrementTick+0x1b6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	695b      	ldr	r3, [r3, #20]
 8003484:	60bb      	str	r3, [r7, #8]
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	68d2      	ldr	r2, [r2, #12]
 800348e:	609a      	str	r2, [r3, #8]
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	693a      	ldr	r2, [r7, #16]
 8003496:	6892      	ldr	r2, [r2, #8]
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	685a      	ldr	r2, [r3, #4]
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	3304      	adds	r3, #4
 80034a2:	429a      	cmp	r2, r3
 80034a4:	d103      	bne.n	80034ae <xTaskIncrementTick+0xca>
 80034a6:	693b      	ldr	r3, [r7, #16]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	68bb      	ldr	r3, [r7, #8]
 80034ac:	605a      	str	r2, [r3, #4]
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	2200      	movs	r2, #0
 80034b2:	615a      	str	r2, [r3, #20]
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	1e5a      	subs	r2, r3, #1
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d01e      	beq.n	8003504 <xTaskIncrementTick+0x120>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ca:	607b      	str	r3, [r7, #4]
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	69db      	ldr	r3, [r3, #28]
 80034d0:	693a      	ldr	r2, [r7, #16]
 80034d2:	6a12      	ldr	r2, [r2, #32]
 80034d4:	609a      	str	r2, [r3, #8]
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	6a1b      	ldr	r3, [r3, #32]
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	69d2      	ldr	r2, [r2, #28]
 80034de:	605a      	str	r2, [r3, #4]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685a      	ldr	r2, [r3, #4]
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	3318      	adds	r3, #24
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d103      	bne.n	80034f4 <xTaskIncrementTick+0x110>
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	6a1a      	ldr	r2, [r3, #32]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	605a      	str	r2, [r3, #4]
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	2200      	movs	r2, #0
 80034f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	1e5a      	subs	r2, r3, #1
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003504:	693b      	ldr	r3, [r7, #16]
 8003506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003508:	4b39      	ldr	r3, [pc, #228]	@ (80035f0 <xTaskIncrementTick+0x20c>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d903      	bls.n	8003518 <xTaskIncrementTick+0x134>
 8003510:	693b      	ldr	r3, [r7, #16]
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	4a36      	ldr	r2, [pc, #216]	@ (80035f0 <xTaskIncrementTick+0x20c>)
 8003516:	6013      	str	r3, [r2, #0]
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800351c:	4935      	ldr	r1, [pc, #212]	@ (80035f4 <xTaskIncrementTick+0x210>)
 800351e:	4613      	mov	r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	4413      	add	r3, r2
 8003524:	009b      	lsls	r3, r3, #2
 8003526:	440b      	add	r3, r1
 8003528:	3304      	adds	r3, #4
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	603b      	str	r3, [r7, #0]
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	609a      	str	r2, [r3, #8]
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	689a      	ldr	r2, [r3, #8]
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	60da      	str	r2, [r3, #12]
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	689b      	ldr	r3, [r3, #8]
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	3204      	adds	r2, #4
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1d1a      	adds	r2, r3, #4
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	609a      	str	r2, [r3, #8]
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003552:	4613      	mov	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	4413      	add	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4a26      	ldr	r2, [pc, #152]	@ (80035f4 <xTaskIncrementTick+0x210>)
 800355c:	441a      	add	r2, r3
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	615a      	str	r2, [r3, #20]
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003566:	4923      	ldr	r1, [pc, #140]	@ (80035f4 <xTaskIncrementTick+0x210>)
 8003568:	4613      	mov	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	1c59      	adds	r1, r3, #1
 8003576:	481f      	ldr	r0, [pc, #124]	@ (80035f4 <xTaskIncrementTick+0x210>)
 8003578:	4613      	mov	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	4413      	add	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	4403      	add	r3, r0
 8003582:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003588:	4b1b      	ldr	r3, [pc, #108]	@ (80035f8 <xTaskIncrementTick+0x214>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358e:	429a      	cmp	r2, r3
 8003590:	f67f af5c 	bls.w	800344c <xTaskIncrementTick+0x68>
                        {
                            xSwitchRequired = pdTRUE;
 8003594:	2301      	movs	r3, #1
 8003596:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003598:	e758      	b.n	800344c <xTaskIncrementTick+0x68>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800359a:	4b17      	ldr	r3, [pc, #92]	@ (80035f8 <xTaskIncrementTick+0x214>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035a0:	4914      	ldr	r1, [pc, #80]	@ (80035f4 <xTaskIncrementTick+0x210>)
 80035a2:	4613      	mov	r3, r2
 80035a4:	009b      	lsls	r3, r3, #2
 80035a6:	4413      	add	r3, r2
 80035a8:	009b      	lsls	r3, r3, #2
 80035aa:	440b      	add	r3, r1
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d901      	bls.n	80035b6 <xTaskIncrementTick+0x1d2>
            {
                xSwitchRequired = pdTRUE;
 80035b2:	2301      	movs	r3, #1
 80035b4:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80035b6:	4b11      	ldr	r3, [pc, #68]	@ (80035fc <xTaskIncrementTick+0x218>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d007      	beq.n	80035ce <xTaskIncrementTick+0x1ea>
            {
                xSwitchRequired = pdTRUE;
 80035be:	2301      	movs	r3, #1
 80035c0:	61fb      	str	r3, [r7, #28]
 80035c2:	e004      	b.n	80035ce <xTaskIncrementTick+0x1ea>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80035c4:	4b0e      	ldr	r3, [pc, #56]	@ (8003600 <xTaskIncrementTick+0x21c>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	3301      	adds	r3, #1
 80035ca:	4a0d      	ldr	r2, [pc, #52]	@ (8003600 <xTaskIncrementTick+0x21c>)
 80035cc:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80035ce:	69fb      	ldr	r3, [r7, #28]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	3720      	adds	r7, #32
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}
 80035d8:	20000a7c 	.word	0x20000a7c
 80035dc:	20000a58 	.word	0x20000a58
 80035e0:	20000a0c 	.word	0x20000a0c
 80035e4:	20000a10 	.word	0x20000a10
 80035e8:	20000a6c 	.word	0x20000a6c
 80035ec:	20000a74 	.word	0x20000a74
 80035f0:	20000a5c 	.word	0x20000a5c
 80035f4:	20000584 	.word	0x20000584
 80035f8:	20000580 	.word	0x20000580
 80035fc:	20000a68 	.word	0x20000a68
 8003600:	20000a64 	.word	0x20000a64

08003604 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800360a:	4b23      	ldr	r3, [pc, #140]	@ (8003698 <vTaskSwitchContext+0x94>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d003      	beq.n	800361a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003612:	4b22      	ldr	r3, [pc, #136]	@ (800369c <vTaskSwitchContext+0x98>)
 8003614:	2201      	movs	r2, #1
 8003616:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003618:	e039      	b.n	800368e <vTaskSwitchContext+0x8a>
        xYieldPending = pdFALSE;
 800361a:	4b20      	ldr	r3, [pc, #128]	@ (800369c <vTaskSwitchContext+0x98>)
 800361c:	2200      	movs	r2, #0
 800361e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003620:	4b1f      	ldr	r3, [pc, #124]	@ (80036a0 <vTaskSwitchContext+0x9c>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	607b      	str	r3, [r7, #4]
 8003626:	e009      	b.n	800363c <vTaskSwitchContext+0x38>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d103      	bne.n	8003636 <vTaskSwitchContext+0x32>
 800362e:	f000 ffc3 	bl	80045b8 <ulSetInterruptMask>
 8003632:	bf00      	nop
 8003634:	e7fd      	b.n	8003632 <vTaskSwitchContext+0x2e>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	3b01      	subs	r3, #1
 800363a:	607b      	str	r3, [r7, #4]
 800363c:	4919      	ldr	r1, [pc, #100]	@ (80036a4 <vTaskSwitchContext+0xa0>)
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	4613      	mov	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4413      	add	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	440b      	add	r3, r1
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d0eb      	beq.n	8003628 <vTaskSwitchContext+0x24>
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	4613      	mov	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4413      	add	r3, r2
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	4a12      	ldr	r2, [pc, #72]	@ (80036a4 <vTaskSwitchContext+0xa0>)
 800365c:	4413      	add	r3, r2
 800365e:	603b      	str	r3, [r7, #0]
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	685a      	ldr	r2, [r3, #4]
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	605a      	str	r2, [r3, #4]
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685a      	ldr	r2, [r3, #4]
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	3308      	adds	r3, #8
 8003672:	429a      	cmp	r2, r3
 8003674:	d103      	bne.n	800367e <vTaskSwitchContext+0x7a>
 8003676:	683b      	ldr	r3, [r7, #0]
 8003678:	68da      	ldr	r2, [r3, #12]
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	605a      	str	r2, [r3, #4]
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	4a08      	ldr	r2, [pc, #32]	@ (80036a8 <vTaskSwitchContext+0xa4>)
 8003686:	6013      	str	r3, [r2, #0]
 8003688:	4a05      	ldr	r2, [pc, #20]	@ (80036a0 <vTaskSwitchContext+0x9c>)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6013      	str	r3, [r2, #0]
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	20000a7c 	.word	0x20000a7c
 800369c:	20000a68 	.word	0x20000a68
 80036a0:	20000a5c 	.word	0x20000a5c
 80036a4:	20000584 	.word	0x20000584
 80036a8:	20000580 	.word	0x20000580

080036ac <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d103      	bne.n	80036c4 <vTaskPlaceOnEventList+0x18>
 80036bc:	f000 ff7c 	bl	80045b8 <ulSetInterruptMask>
 80036c0:	bf00      	nop
 80036c2:	e7fd      	b.n	80036c0 <vTaskPlaceOnEventList+0x14>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80036c4:	4b07      	ldr	r3, [pc, #28]	@ (80036e4 <vTaskPlaceOnEventList+0x38>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	3318      	adds	r3, #24
 80036ca:	4619      	mov	r1, r3
 80036cc:	6878      	ldr	r0, [r7, #4]
 80036ce:	f7ff f844 	bl	800275a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80036d2:	2101      	movs	r1, #1
 80036d4:	6838      	ldr	r0, [r7, #0]
 80036d6:	f000 fa6d 	bl	8003bb4 <prvAddCurrentTaskToDelayedList>
}
 80036da:	bf00      	nop
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}
 80036e2:	bf00      	nop
 80036e4:	20000580 	.word	0x20000580

080036e8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	60f8      	str	r0, [r7, #12]
 80036f0:	60b9      	str	r1, [r7, #8]
 80036f2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d103      	bne.n	8003702 <vTaskPlaceOnEventListRestricted+0x1a>
 80036fa:	f000 ff5d 	bl	80045b8 <ulSetInterruptMask>
 80036fe:	bf00      	nop
 8003700:	e7fd      	b.n	80036fe <vTaskPlaceOnEventListRestricted+0x16>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	4b15      	ldr	r3, [pc, #84]	@ (8003760 <vTaskPlaceOnEventListRestricted+0x78>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	697a      	ldr	r2, [r7, #20]
 800370e:	61da      	str	r2, [r3, #28]
 8003710:	4b13      	ldr	r3, [pc, #76]	@ (8003760 <vTaskPlaceOnEventListRestricted+0x78>)
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	6892      	ldr	r2, [r2, #8]
 8003718:	621a      	str	r2, [r3, #32]
 800371a:	4b11      	ldr	r3, [pc, #68]	@ (8003760 <vTaskPlaceOnEventListRestricted+0x78>)
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	689b      	ldr	r3, [r3, #8]
 8003722:	3218      	adds	r2, #24
 8003724:	605a      	str	r2, [r3, #4]
 8003726:	4b0e      	ldr	r3, [pc, #56]	@ (8003760 <vTaskPlaceOnEventListRestricted+0x78>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f103 0218 	add.w	r2, r3, #24
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	609a      	str	r2, [r3, #8]
 8003732:	4b0b      	ldr	r3, [pc, #44]	@ (8003760 <vTaskPlaceOnEventListRestricted+0x78>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68fa      	ldr	r2, [r7, #12]
 8003738:	629a      	str	r2, [r3, #40]	@ 0x28
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	1c5a      	adds	r2, r3, #1
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d002      	beq.n	8003750 <vTaskPlaceOnEventListRestricted+0x68>
        {
            xTicksToWait = portMAX_DELAY;
 800374a:	f04f 33ff 	mov.w	r3, #4294967295
 800374e:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003750:	6879      	ldr	r1, [r7, #4]
 8003752:	68b8      	ldr	r0, [r7, #8]
 8003754:	f000 fa2e 	bl	8003bb4 <prvAddCurrentTaskToDelayedList>
    }
 8003758:	bf00      	nop
 800375a:	3718      	adds	r7, #24
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	20000580 	.word	0x20000580

08003764 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b088      	sub	sp, #32
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	68db      	ldr	r3, [r3, #12]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d103      	bne.n	8003782 <xTaskRemoveFromEventList+0x1e>
 800377a:	f000 ff1d 	bl	80045b8 <ulSetInterruptMask>
 800377e:	bf00      	nop
 8003780:	e7fd      	b.n	800377e <xTaskRemoveFromEventList+0x1a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003782:	69bb      	ldr	r3, [r7, #24]
 8003784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003786:	617b      	str	r3, [r7, #20]
 8003788:	69bb      	ldr	r3, [r7, #24]
 800378a:	69db      	ldr	r3, [r3, #28]
 800378c:	69ba      	ldr	r2, [r7, #24]
 800378e:	6a12      	ldr	r2, [r2, #32]
 8003790:	609a      	str	r2, [r3, #8]
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	69ba      	ldr	r2, [r7, #24]
 8003798:	69d2      	ldr	r2, [r2, #28]
 800379a:	605a      	str	r2, [r3, #4]
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	685a      	ldr	r2, [r3, #4]
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	3318      	adds	r3, #24
 80037a4:	429a      	cmp	r2, r3
 80037a6:	d103      	bne.n	80037b0 <xTaskRemoveFromEventList+0x4c>
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	6a1a      	ldr	r2, [r3, #32]
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	605a      	str	r2, [r3, #4]
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	2200      	movs	r2, #0
 80037b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	1e5a      	subs	r2, r3, #1
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80037c0:	4b49      	ldr	r3, [pc, #292]	@ (80038e8 <xTaskRemoveFromEventList+0x184>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d15f      	bne.n	8003888 <xTaskRemoveFromEventList+0x124>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80037c8:	69bb      	ldr	r3, [r7, #24]
 80037ca:	695b      	ldr	r3, [r3, #20]
 80037cc:	60fb      	str	r3, [r7, #12]
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	689b      	ldr	r3, [r3, #8]
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	68d2      	ldr	r2, [r2, #12]
 80037d6:	609a      	str	r2, [r3, #8]
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	69ba      	ldr	r2, [r7, #24]
 80037de:	6892      	ldr	r2, [r2, #8]
 80037e0:	605a      	str	r2, [r3, #4]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	685a      	ldr	r2, [r3, #4]
 80037e6:	69bb      	ldr	r3, [r7, #24]
 80037e8:	3304      	adds	r3, #4
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d103      	bne.n	80037f6 <xTaskRemoveFromEventList+0x92>
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	68da      	ldr	r2, [r3, #12]
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	605a      	str	r2, [r3, #4]
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	2200      	movs	r2, #0
 80037fa:	615a      	str	r2, [r3, #20]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	1e5a      	subs	r2, r3, #1
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8003806:	69bb      	ldr	r3, [r7, #24]
 8003808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800380a:	4b38      	ldr	r3, [pc, #224]	@ (80038ec <xTaskRemoveFromEventList+0x188>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	429a      	cmp	r2, r3
 8003810:	d903      	bls.n	800381a <xTaskRemoveFromEventList+0xb6>
 8003812:	69bb      	ldr	r3, [r7, #24]
 8003814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003816:	4a35      	ldr	r2, [pc, #212]	@ (80038ec <xTaskRemoveFromEventList+0x188>)
 8003818:	6013      	str	r3, [r2, #0]
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800381e:	4934      	ldr	r1, [pc, #208]	@ (80038f0 <xTaskRemoveFromEventList+0x18c>)
 8003820:	4613      	mov	r3, r2
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	4413      	add	r3, r2
 8003826:	009b      	lsls	r3, r3, #2
 8003828:	440b      	add	r3, r1
 800382a:	3304      	adds	r3, #4
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	60bb      	str	r3, [r7, #8]
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	68ba      	ldr	r2, [r7, #8]
 8003834:	609a      	str	r2, [r3, #8]
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	689a      	ldr	r2, [r3, #8]
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	60da      	str	r2, [r3, #12]
 800383e:	68bb      	ldr	r3, [r7, #8]
 8003840:	689b      	ldr	r3, [r3, #8]
 8003842:	69ba      	ldr	r2, [r7, #24]
 8003844:	3204      	adds	r2, #4
 8003846:	605a      	str	r2, [r3, #4]
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	1d1a      	adds	r2, r3, #4
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	609a      	str	r2, [r3, #8]
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003854:	4613      	mov	r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	4413      	add	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	4a24      	ldr	r2, [pc, #144]	@ (80038f0 <xTaskRemoveFromEventList+0x18c>)
 800385e:	441a      	add	r2, r3
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	615a      	str	r2, [r3, #20]
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003868:	4921      	ldr	r1, [pc, #132]	@ (80038f0 <xTaskRemoveFromEventList+0x18c>)
 800386a:	4613      	mov	r3, r2
 800386c:	009b      	lsls	r3, r3, #2
 800386e:	4413      	add	r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	440b      	add	r3, r1
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	1c59      	adds	r1, r3, #1
 8003878:	481d      	ldr	r0, [pc, #116]	@ (80038f0 <xTaskRemoveFromEventList+0x18c>)
 800387a:	4613      	mov	r3, r2
 800387c:	009b      	lsls	r3, r3, #2
 800387e:	4413      	add	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	4403      	add	r3, r0
 8003884:	6019      	str	r1, [r3, #0]
 8003886:	e01b      	b.n	80038c0 <xTaskRemoveFromEventList+0x15c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003888:	4b1a      	ldr	r3, [pc, #104]	@ (80038f4 <xTaskRemoveFromEventList+0x190>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	613b      	str	r3, [r7, #16]
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	61da      	str	r2, [r3, #28]
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	689a      	ldr	r2, [r3, #8]
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	621a      	str	r2, [r3, #32]
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	3218      	adds	r2, #24
 80038a4:	605a      	str	r2, [r3, #4]
 80038a6:	69bb      	ldr	r3, [r7, #24]
 80038a8:	f103 0218 	add.w	r2, r3, #24
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	609a      	str	r2, [r3, #8]
 80038b0:	69bb      	ldr	r3, [r7, #24]
 80038b2:	4a10      	ldr	r2, [pc, #64]	@ (80038f4 <xTaskRemoveFromEventList+0x190>)
 80038b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80038b6:	4b0f      	ldr	r3, [pc, #60]	@ (80038f4 <xTaskRemoveFromEventList+0x190>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	3301      	adds	r3, #1
 80038bc:	4a0d      	ldr	r2, [pc, #52]	@ (80038f4 <xTaskRemoveFromEventList+0x190>)
 80038be:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80038c0:	69bb      	ldr	r3, [r7, #24]
 80038c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038c4:	4b0c      	ldr	r3, [pc, #48]	@ (80038f8 <xTaskRemoveFromEventList+0x194>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ca:	429a      	cmp	r2, r3
 80038cc:	d905      	bls.n	80038da <xTaskRemoveFromEventList+0x176>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80038ce:	2301      	movs	r3, #1
 80038d0:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80038d2:	4b0a      	ldr	r3, [pc, #40]	@ (80038fc <xTaskRemoveFromEventList+0x198>)
 80038d4:	2201      	movs	r2, #1
 80038d6:	601a      	str	r2, [r3, #0]
 80038d8:	e001      	b.n	80038de <xTaskRemoveFromEventList+0x17a>
    }
    else
    {
        xReturn = pdFALSE;
 80038da:	2300      	movs	r3, #0
 80038dc:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 80038de:	69fb      	ldr	r3, [r7, #28]
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3720      	adds	r7, #32
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	20000a7c 	.word	0x20000a7c
 80038ec:	20000a5c 	.word	0x20000a5c
 80038f0:	20000584 	.word	0x20000584
 80038f4:	20000a14 	.word	0x20000a14
 80038f8:	20000580 	.word	0x20000580
 80038fc:	20000a68 	.word	0x20000a68

08003900 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003900:	b480      	push	{r7}
 8003902:	b083      	sub	sp, #12
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003908:	4b06      	ldr	r3, [pc, #24]	@ (8003924 <vTaskInternalSetTimeOutState+0x24>)
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8003910:	4b05      	ldr	r3, [pc, #20]	@ (8003928 <vTaskInternalSetTimeOutState+0x28>)
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	605a      	str	r2, [r3, #4]
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003922:	4770      	bx	lr
 8003924:	20000a6c 	.word	0x20000a6c
 8003928:	20000a58 	.word	0x20000a58

0800392c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b086      	sub	sp, #24
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d103      	bne.n	8003944 <xTaskCheckForTimeOut+0x18>
 800393c:	f000 fe3c 	bl	80045b8 <ulSetInterruptMask>
 8003940:	bf00      	nop
 8003942:	e7fd      	b.n	8003940 <xTaskCheckForTimeOut+0x14>
    configASSERT( pxTicksToWait );
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d103      	bne.n	8003952 <xTaskCheckForTimeOut+0x26>
 800394a:	f000 fe35 	bl	80045b8 <ulSetInterruptMask>
 800394e:	bf00      	nop
 8003950:	e7fd      	b.n	800394e <xTaskCheckForTimeOut+0x22>

    taskENTER_CRITICAL();
 8003952:	f000 fc95 	bl	8004280 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8003956:	4b1f      	ldr	r3, [pc, #124]	@ (80039d4 <xTaskCheckForTimeOut+0xa8>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	693a      	ldr	r2, [r7, #16]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800396e:	d102      	bne.n	8003976 <xTaskCheckForTimeOut+0x4a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8003970:	2300      	movs	r3, #0
 8003972:	617b      	str	r3, [r7, #20]
 8003974:	e026      	b.n	80039c4 <xTaskCheckForTimeOut+0x98>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	4b17      	ldr	r3, [pc, #92]	@ (80039d8 <xTaskCheckForTimeOut+0xac>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	429a      	cmp	r2, r3
 8003980:	d00a      	beq.n	8003998 <xTaskCheckForTimeOut+0x6c>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	429a      	cmp	r2, r3
 800398a:	d305      	bcc.n	8003998 <xTaskCheckForTimeOut+0x6c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800398c:	2301      	movs	r3, #1
 800398e:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	2200      	movs	r2, #0
 8003994:	601a      	str	r2, [r3, #0]
 8003996:	e015      	b.n	80039c4 <xTaskCheckForTimeOut+0x98>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68fa      	ldr	r2, [r7, #12]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d20b      	bcs.n	80039ba <xTaskCheckForTimeOut+0x8e>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	1ad2      	subs	r2, r2, r3
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7ff ffa6 	bl	8003900 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80039b4:	2300      	movs	r3, #0
 80039b6:	617b      	str	r3, [r7, #20]
 80039b8:	e004      	b.n	80039c4 <xTaskCheckForTimeOut+0x98>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	2200      	movs	r2, #0
 80039be:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80039c0:	2301      	movs	r3, #1
 80039c2:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 80039c4:	f000 fc6e 	bl	80042a4 <vPortExitCritical>

    return xReturn;
 80039c8:	697b      	ldr	r3, [r7, #20]
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	20000a58 	.word	0x20000a58
 80039d8:	20000a6c 	.word	0x20000a6c

080039dc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80039e0:	4b03      	ldr	r3, [pc, #12]	@ (80039f0 <vTaskMissedYield+0x14>)
 80039e2:	2201      	movs	r2, #1
 80039e4:	601a      	str	r2, [r3, #0]
}
 80039e6:	bf00      	nop
 80039e8:	46bd      	mov	sp, r7
 80039ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ee:	4770      	bx	lr
 80039f0:	20000a68 	.word	0x20000a68

080039f4 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80039fc:	f000 f84a 	bl	8003a94 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003a00:	4b03      	ldr	r3, [pc, #12]	@ (8003a10 <prvIdleTask+0x1c>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d9f9      	bls.n	80039fc <prvIdleTask+0x8>
            {
                taskYIELD();
 8003a08:	f000 fc28 	bl	800425c <vPortYield>
        prvCheckTasksWaitingTermination();
 8003a0c:	e7f6      	b.n	80039fc <prvIdleTask+0x8>
 8003a0e:	bf00      	nop
 8003a10:	20000584 	.word	0x20000584

08003a14 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	607b      	str	r3, [r7, #4]
 8003a1e:	e00c      	b.n	8003a3a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	4613      	mov	r3, r2
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	4413      	add	r3, r2
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	4a12      	ldr	r2, [pc, #72]	@ (8003a74 <prvInitialiseTaskLists+0x60>)
 8003a2c:	4413      	add	r3, r2
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7fe fe66 	bl	8002700 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3301      	adds	r3, #1
 8003a38:	607b      	str	r3, [r7, #4]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b37      	cmp	r3, #55	@ 0x37
 8003a3e:	d9ef      	bls.n	8003a20 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8003a40:	480d      	ldr	r0, [pc, #52]	@ (8003a78 <prvInitialiseTaskLists+0x64>)
 8003a42:	f7fe fe5d 	bl	8002700 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8003a46:	480d      	ldr	r0, [pc, #52]	@ (8003a7c <prvInitialiseTaskLists+0x68>)
 8003a48:	f7fe fe5a 	bl	8002700 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8003a4c:	480c      	ldr	r0, [pc, #48]	@ (8003a80 <prvInitialiseTaskLists+0x6c>)
 8003a4e:	f7fe fe57 	bl	8002700 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8003a52:	480c      	ldr	r0, [pc, #48]	@ (8003a84 <prvInitialiseTaskLists+0x70>)
 8003a54:	f7fe fe54 	bl	8002700 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8003a58:	480b      	ldr	r0, [pc, #44]	@ (8003a88 <prvInitialiseTaskLists+0x74>)
 8003a5a:	f7fe fe51 	bl	8002700 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8003a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a8c <prvInitialiseTaskLists+0x78>)
 8003a60:	4a05      	ldr	r2, [pc, #20]	@ (8003a78 <prvInitialiseTaskLists+0x64>)
 8003a62:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003a64:	4b0a      	ldr	r3, [pc, #40]	@ (8003a90 <prvInitialiseTaskLists+0x7c>)
 8003a66:	4a05      	ldr	r2, [pc, #20]	@ (8003a7c <prvInitialiseTaskLists+0x68>)
 8003a68:	601a      	str	r2, [r3, #0]
}
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	20000584 	.word	0x20000584
 8003a78:	200009e4 	.word	0x200009e4
 8003a7c:	200009f8 	.word	0x200009f8
 8003a80:	20000a14 	.word	0x20000a14
 8003a84:	20000a28 	.word	0x20000a28
 8003a88:	20000a40 	.word	0x20000a40
 8003a8c:	20000a0c 	.word	0x20000a0c
 8003a90:	20000a10 	.word	0x20000a10

08003a94 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003a9a:	e019      	b.n	8003ad0 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8003a9c:	f000 fbf0 	bl	8004280 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003aa0:	4b10      	ldr	r3, [pc, #64]	@ (8003ae4 <prvCheckTasksWaitingTermination+0x50>)
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3304      	adds	r3, #4
 8003aac:	4618      	mov	r0, r3
 8003aae:	f7fe fe8d 	bl	80027cc <uxListRemove>
                --uxCurrentNumberOfTasks;
 8003ab2:	4b0d      	ldr	r3, [pc, #52]	@ (8003ae8 <prvCheckTasksWaitingTermination+0x54>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	4a0b      	ldr	r2, [pc, #44]	@ (8003ae8 <prvCheckTasksWaitingTermination+0x54>)
 8003aba:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8003abc:	4b0b      	ldr	r3, [pc, #44]	@ (8003aec <prvCheckTasksWaitingTermination+0x58>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8003aec <prvCheckTasksWaitingTermination+0x58>)
 8003ac4:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8003ac6:	f000 fbed 	bl	80042a4 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f810 	bl	8003af0 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ad0:	4b06      	ldr	r3, [pc, #24]	@ (8003aec <prvCheckTasksWaitingTermination+0x58>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d1e1      	bne.n	8003a9c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8003ad8:	bf00      	nop
 8003ada:	bf00      	nop
 8003adc:	3708      	adds	r7, #8
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}
 8003ae2:	bf00      	nop
 8003ae4:	20000a28 	.word	0x20000a28
 8003ae8:	20000a54 	.word	0x20000a54
 8003aec:	20000a3c 	.word	0x20000a3c

08003af0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d108      	bne.n	8003b14 <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 fe72 	bl	80047f0 <vPortFree>
                vPortFree( pxTCB );
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 fe6f 	bl	80047f0 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8003b12:	e011      	b.n	8003b38 <prvDeleteTCB+0x48>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d103      	bne.n	8003b26 <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 fe66 	bl	80047f0 <vPortFree>
    }
 8003b24:	e008      	b.n	8003b38 <prvDeleteTCB+0x48>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8003b2c:	2b02      	cmp	r3, #2
 8003b2e:	d003      	beq.n	8003b38 <prvDeleteTCB+0x48>
 8003b30:	f000 fd42 	bl	80045b8 <ulSetInterruptMask>
 8003b34:	bf00      	nop
 8003b36:	e7fd      	b.n	8003b34 <prvDeleteTCB+0x44>
    }
 8003b38:	bf00      	nop
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b44:	4b0a      	ldr	r3, [pc, #40]	@ (8003b70 <prvResetNextTaskUnblockTime+0x30>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d104      	bne.n	8003b58 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8003b4e:	4b09      	ldr	r3, [pc, #36]	@ (8003b74 <prvResetNextTaskUnblockTime+0x34>)
 8003b50:	f04f 32ff 	mov.w	r2, #4294967295
 8003b54:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8003b56:	e005      	b.n	8003b64 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b58:	4b05      	ldr	r3, [pc, #20]	@ (8003b70 <prvResetNextTaskUnblockTime+0x30>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	68db      	ldr	r3, [r3, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a04      	ldr	r2, [pc, #16]	@ (8003b74 <prvResetNextTaskUnblockTime+0x34>)
 8003b62:	6013      	str	r3, [r2, #0]
}
 8003b64:	bf00      	nop
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	20000a0c 	.word	0x20000a0c
 8003b74:	20000a74 	.word	0x20000a74

08003b78 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 8003b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003bac <xTaskGetSchedulerState+0x34>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d102      	bne.n	8003b8c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8003b86:	2301      	movs	r3, #1
 8003b88:	607b      	str	r3, [r7, #4]
 8003b8a:	e008      	b.n	8003b9e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8003b8c:	4b08      	ldr	r3, [pc, #32]	@ (8003bb0 <xTaskGetSchedulerState+0x38>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d102      	bne.n	8003b9a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8003b94:	2302      	movs	r3, #2
 8003b96:	607b      	str	r3, [r7, #4]
 8003b98:	e001      	b.n	8003b9e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 8003b9e:	687b      	ldr	r3, [r7, #4]
    }
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	370c      	adds	r7, #12
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003baa:	4770      	bx	lr
 8003bac:	20000a60 	.word	0x20000a60
 8003bb0:	20000a7c 	.word	0x20000a7c

08003bb4 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
 8003bbc:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8003bbe:	4b2e      	ldr	r3, [pc, #184]	@ (8003c78 <prvAddCurrentTaskToDelayedList+0xc4>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003bc4:	4b2d      	ldr	r3, [pc, #180]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	3304      	adds	r3, #4
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fe fdfe 	bl	80027cc <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd6:	d124      	bne.n	8003c22 <prvAddCurrentTaskToDelayedList+0x6e>
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d021      	beq.n	8003c22 <prvAddCurrentTaskToDelayedList+0x6e>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bde:	4b28      	ldr	r3, [pc, #160]	@ (8003c80 <prvAddCurrentTaskToDelayedList+0xcc>)
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	613b      	str	r3, [r7, #16]
 8003be4:	4b25      	ldr	r3, [pc, #148]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	609a      	str	r2, [r3, #8]
 8003bec:	4b23      	ldr	r3, [pc, #140]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	693a      	ldr	r2, [r7, #16]
 8003bf2:	6892      	ldr	r2, [r2, #8]
 8003bf4:	60da      	str	r2, [r3, #12]
 8003bf6:	4b21      	ldr	r3, [pc, #132]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003bf8:	681a      	ldr	r2, [r3, #0]
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	689b      	ldr	r3, [r3, #8]
 8003bfe:	3204      	adds	r2, #4
 8003c00:	605a      	str	r2, [r3, #4]
 8003c02:	4b1e      	ldr	r3, [pc, #120]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	1d1a      	adds	r2, r3, #4
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	609a      	str	r2, [r3, #8]
 8003c0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a1b      	ldr	r2, [pc, #108]	@ (8003c80 <prvAddCurrentTaskToDelayedList+0xcc>)
 8003c12:	615a      	str	r2, [r3, #20]
 8003c14:	4b1a      	ldr	r3, [pc, #104]	@ (8003c80 <prvAddCurrentTaskToDelayedList+0xcc>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	3301      	adds	r3, #1
 8003c1a:	4a19      	ldr	r2, [pc, #100]	@ (8003c80 <prvAddCurrentTaskToDelayedList+0xcc>)
 8003c1c:	6013      	str	r3, [r2, #0]
 8003c1e:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8003c20:	e026      	b.n	8003c70 <prvAddCurrentTaskToDelayedList+0xbc>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8003c22:	697a      	ldr	r2, [r7, #20]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	4413      	add	r3, r2
 8003c28:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003c2a:	4b14      	ldr	r3, [pc, #80]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8003c32:	68fa      	ldr	r2, [r7, #12]
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d209      	bcs.n	8003c4e <prvAddCurrentTaskToDelayedList+0x9a>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c3a:	4b12      	ldr	r3, [pc, #72]	@ (8003c84 <prvAddCurrentTaskToDelayedList+0xd0>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	4b0f      	ldr	r3, [pc, #60]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	3304      	adds	r3, #4
 8003c44:	4619      	mov	r1, r3
 8003c46:	4610      	mov	r0, r2
 8003c48:	f7fe fd87 	bl	800275a <vListInsert>
}
 8003c4c:	e010      	b.n	8003c70 <prvAddCurrentTaskToDelayedList+0xbc>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c88 <prvAddCurrentTaskToDelayedList+0xd4>)
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	3304      	adds	r3, #4
 8003c58:	4619      	mov	r1, r3
 8003c5a:	4610      	mov	r0, r2
 8003c5c:	f7fe fd7d 	bl	800275a <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8003c60:	4b0a      	ldr	r3, [pc, #40]	@ (8003c8c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68fa      	ldr	r2, [r7, #12]
 8003c66:	429a      	cmp	r2, r3
 8003c68:	d202      	bcs.n	8003c70 <prvAddCurrentTaskToDelayedList+0xbc>
                    xNextTaskUnblockTime = xTimeToWake;
 8003c6a:	4a08      	ldr	r2, [pc, #32]	@ (8003c8c <prvAddCurrentTaskToDelayedList+0xd8>)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	6013      	str	r3, [r2, #0]
}
 8003c70:	bf00      	nop
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	20000a58 	.word	0x20000a58
 8003c7c:	20000580 	.word	0x20000580
 8003c80:	20000a40 	.word	0x20000a40
 8003c84:	20000a10 	.word	0x20000a10
 8003c88:	20000a0c 	.word	0x20000a0c
 8003c8c:	20000a74 	.word	0x20000a74

08003c90 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b088      	sub	sp, #32
 8003c94:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8003c96:	2300      	movs	r3, #0
 8003c98:	60fb      	str	r3, [r7, #12]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8003c9a:	f000 fa5f 	bl	800415c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8003c9e:	4b18      	ldr	r3, [pc, #96]	@ (8003d00 <xTimerCreateTimerTask+0x70>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d020      	beq.n	8003ce8 <xTimerCreateTimerTask+0x58>
        {
            #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
            {
                StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	60bb      	str	r3, [r7, #8]
                StackType_t * pxTimerTaskStackBuffer = NULL;
 8003caa:	2300      	movs	r3, #0
 8003cac:	607b      	str	r3, [r7, #4]
                uint32_t ulTimerTaskStackSize;

                vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8003cae:	463a      	mov	r2, r7
 8003cb0:	1d39      	adds	r1, r7, #4
 8003cb2:	f107 0308 	add.w	r3, r7, #8
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	f7fe fd08 	bl	80026cc <vApplicationGetTimerTaskMemory>
                xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8003cbc:	6839      	ldr	r1, [r7, #0]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	9202      	str	r2, [sp, #8]
 8003cc4:	9301      	str	r3, [sp, #4]
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	9300      	str	r3, [sp, #0]
 8003cca:	2300      	movs	r3, #0
 8003ccc:	460a      	mov	r2, r1
 8003cce:	490d      	ldr	r1, [pc, #52]	@ (8003d04 <xTimerCreateTimerTask+0x74>)
 8003cd0:	480d      	ldr	r0, [pc, #52]	@ (8003d08 <xTimerCreateTimerTask+0x78>)
 8003cd2:	f7ff f84f 	bl	8002d74 <xTaskCreateStatic>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	4a0c      	ldr	r2, [pc, #48]	@ (8003d0c <xTimerCreateTimerTask+0x7c>)
 8003cda:	6013      	str	r3, [r2, #0]
                                                      NULL,
                                                      ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                      pxTimerTaskStackBuffer,
                                                      pxTimerTaskTCBBuffer );

                if( xTimerTaskHandle != NULL )
 8003cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8003d0c <xTimerCreateTimerTask+0x7c>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <xTimerCreateTimerTask+0x58>
                {
                    xReturn = pdPASS;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d103      	bne.n	8003cf6 <xTimerCreateTimerTask+0x66>
 8003cee:	f000 fc63 	bl	80045b8 <ulSetInterruptMask>
 8003cf2:	bf00      	nop
 8003cf4:	e7fd      	b.n	8003cf2 <xTimerCreateTimerTask+0x62>
        return xReturn;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
    }
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3710      	adds	r7, #16
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}
 8003d00:	20000ab0 	.word	0x20000ab0
 8003d04:	08004a98 	.word	0x08004a98
 8003d08:	08003db5 	.word	0x08003db5
 8003d0c:	20000ab4 	.word	0x20000ab4

08003d10 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b084      	sub	sp, #16
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	60f8      	str	r0, [r7, #12]
 8003d18:	60b9      	str	r1, [r7, #8]
 8003d1a:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003d1c:	e008      	b.n	8003d30 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	68ba      	ldr	r2, [r7, #8]
 8003d24:	4413      	add	r3, r2
 8003d26:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	699a      	ldr	r2, [r3, #24]
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	18d1      	adds	r1, r2, r3
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f000 f8d7 	bl	8003ef0 <prvInsertTimerInActiveList>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d1ea      	bne.n	8003d1e <prvReloadTimer+0xe>
        }
    }
 8003d48:	bf00      	nop
 8003d4a:	bf00      	nop
 8003d4c:	3710      	adds	r7, #16
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	bd80      	pop	{r7, pc}
	...

08003d54 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b084      	sub	sp, #16
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
 8003d5c:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d5e:	4b14      	ldr	r3, [pc, #80]	@ (8003db0 <prvProcessExpiredTimer+0x5c>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	3304      	adds	r3, #4
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fe fd2d 	bl	80027cc <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d005      	beq.n	8003d8c <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8003d80:	683a      	ldr	r2, [r7, #0]
 8003d82:	6879      	ldr	r1, [r7, #4]
 8003d84:	68f8      	ldr	r0, [r7, #12]
 8003d86:	f7ff ffc3 	bl	8003d10 <prvReloadTimer>
 8003d8a:	e008      	b.n	8003d9e <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8003d92:	f023 0301 	bic.w	r3, r3, #1
 8003d96:	b2da      	uxtb	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	68f8      	ldr	r0, [r7, #12]
 8003da4:	4798      	blx	r3
    }
 8003da6:	bf00      	nop
 8003da8:	3710      	adds	r7, #16
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	20000aa8 	.word	0x20000aa8

08003db4 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003dbc:	f107 0308 	add.w	r3, r7, #8
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f000 f851 	bl	8003e68 <prvGetNextExpireTime>
 8003dc6:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	4619      	mov	r1, r3
 8003dcc:	68f8      	ldr	r0, [r7, #12]
 8003dce:	f000 f805 	bl	8003ddc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8003dd2:	f000 f8cf 	bl	8003f74 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003dd6:	bf00      	nop
 8003dd8:	e7f0      	b.n	8003dbc <prvTimerTask+0x8>
	...

08003ddc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8003de6:	f7ff f9f1 	bl	80031cc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003dea:	f107 0308 	add.w	r3, r7, #8
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 f85e 	bl	8003eb0 <prvSampleTimeNow>
 8003df4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8003df6:	68bb      	ldr	r3, [r7, #8]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d12a      	bne.n	8003e52 <prvProcessTimerOrBlockTask+0x76>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10a      	bne.n	8003e18 <prvProcessTimerOrBlockTask+0x3c>
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d806      	bhi.n	8003e18 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8003e0a:	f7ff f9ed 	bl	80031e8 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003e0e:	68f9      	ldr	r1, [r7, #12]
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7ff ff9f 	bl	8003d54 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8003e16:	e01e      	b.n	8003e56 <prvProcessTimerOrBlockTask+0x7a>
                    if( xListWasEmpty != pdFALSE )
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d008      	beq.n	8003e30 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003e1e:	4b10      	ldr	r3, [pc, #64]	@ (8003e60 <prvProcessTimerOrBlockTask+0x84>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d101      	bne.n	8003e2c <prvProcessTimerOrBlockTask+0x50>
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e000      	b.n	8003e2e <prvProcessTimerOrBlockTask+0x52>
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003e30:	4b0c      	ldr	r3, [pc, #48]	@ (8003e64 <prvProcessTimerOrBlockTask+0x88>)
 8003e32:	6818      	ldr	r0, [r3, #0]
 8003e34:	687a      	ldr	r2, [r7, #4]
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	1ad3      	subs	r3, r2, r3
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	f7fe ff65 	bl	8002d0c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8003e42:	f7ff f9d1 	bl	80031e8 <xTaskResumeAll>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d104      	bne.n	8003e56 <prvProcessTimerOrBlockTask+0x7a>
                        portYIELD_WITHIN_API();
 8003e4c:	f000 fa06 	bl	800425c <vPortYield>
    }
 8003e50:	e001      	b.n	8003e56 <prvProcessTimerOrBlockTask+0x7a>
                ( void ) xTaskResumeAll();
 8003e52:	f7ff f9c9 	bl	80031e8 <xTaskResumeAll>
    }
 8003e56:	bf00      	nop
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	20000aac 	.word	0x20000aac
 8003e64:	20000ab0 	.word	0x20000ab0

08003e68 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003e70:	4b0e      	ldr	r3, [pc, #56]	@ (8003eac <prvGetNextExpireTime+0x44>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <prvGetNextExpireTime+0x16>
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	e000      	b.n	8003e80 <prvGetNextExpireTime+0x18>
 8003e7e:	2200      	movs	r2, #0
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d105      	bne.n	8003e98 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003e8c:	4b07      	ldr	r3, [pc, #28]	@ (8003eac <prvGetNextExpireTime+0x44>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	60fb      	str	r3, [r7, #12]
 8003e96:	e001      	b.n	8003e9c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8003e98:	2300      	movs	r3, #0
 8003e9a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
    }
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3714      	adds	r7, #20
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr
 8003eaa:	bf00      	nop
 8003eac:	20000aa8 	.word	0x20000aa8

08003eb0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b084      	sub	sp, #16
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8003eb8:	f7ff fa84 	bl	80033c4 <xTaskGetTickCount>
 8003ebc:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8003ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8003eec <prvSampleTimeNow+0x3c>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68fa      	ldr	r2, [r7, #12]
 8003ec4:	429a      	cmp	r2, r3
 8003ec6:	d205      	bcs.n	8003ed4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8003ec8:	f000 f922 	bl	8004110 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	601a      	str	r2, [r3, #0]
 8003ed2:	e002      	b.n	8003eda <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8003eda:	4a04      	ldr	r2, [pc, #16]	@ (8003eec <prvSampleTimeNow+0x3c>)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
    }
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	20000ab8 	.word	0x20000ab8

08003ef0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b086      	sub	sp, #24
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	60f8      	str	r0, [r7, #12]
 8003ef8:	60b9      	str	r1, [r7, #8]
 8003efa:	607a      	str	r2, [r7, #4]
 8003efc:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8003efe:	2300      	movs	r3, #0
 8003f00:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8003f0e:	68ba      	ldr	r2, [r7, #8]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d812      	bhi.n	8003f3c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f16:	687a      	ldr	r2, [r7, #4]
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	1ad2      	subs	r2, r2, r3
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d302      	bcc.n	8003f2a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8003f24:	2301      	movs	r3, #1
 8003f26:	617b      	str	r3, [r7, #20]
 8003f28:	e01b      	b.n	8003f62 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003f2a:	4b10      	ldr	r3, [pc, #64]	@ (8003f6c <prvInsertTimerInActiveList+0x7c>)
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	3304      	adds	r3, #4
 8003f32:	4619      	mov	r1, r3
 8003f34:	4610      	mov	r0, r2
 8003f36:	f7fe fc10 	bl	800275a <vListInsert>
 8003f3a:	e012      	b.n	8003f62 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003f3c:	687a      	ldr	r2, [r7, #4]
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d206      	bcs.n	8003f52 <prvInsertTimerInActiveList+0x62>
 8003f44:	68ba      	ldr	r2, [r7, #8]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d302      	bcc.n	8003f52 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	617b      	str	r3, [r7, #20]
 8003f50:	e007      	b.n	8003f62 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f52:	4b07      	ldr	r3, [pc, #28]	@ (8003f70 <prvInsertTimerInActiveList+0x80>)
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	3304      	adds	r3, #4
 8003f5a:	4619      	mov	r1, r3
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	f7fe fbfc 	bl	800275a <vListInsert>
            }
        }

        return xProcessTimerNow;
 8003f62:	697b      	ldr	r3, [r7, #20]
    }
 8003f64:	4618      	mov	r0, r3
 8003f66:	3718      	adds	r7, #24
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	20000aac 	.word	0x20000aac
 8003f70:	20000aa8 	.word	0x20000aa8

08003f74 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b088      	sub	sp, #32
 8003f78:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003f7a:	e0b7      	b.n	80040ec <prvProcessReceivedCommands+0x178>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	da11      	bge.n	8003fa6 <prvProcessReceivedCommands+0x32>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003f82:	1d3b      	adds	r3, r7, #4
 8003f84:	3304      	adds	r3, #4
 8003f86:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d103      	bne.n	8003f96 <prvProcessReceivedCommands+0x22>
 8003f8e:	f000 fb13 	bl	80045b8 <ulSetInterruptMask>
 8003f92:	bf00      	nop
 8003f94:	e7fd      	b.n	8003f92 <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	69fa      	ldr	r2, [r7, #28]
 8003f9c:	6850      	ldr	r0, [r2, #4]
 8003f9e:	69fa      	ldr	r2, [r7, #28]
 8003fa0:	6892      	ldr	r2, [r2, #8]
 8003fa2:	4611      	mov	r1, r2
 8003fa4:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f2c0 809f 	blt.w	80040ec <prvProcessReceivedCommands+0x178>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d004      	beq.n	8003fc4 <prvProcessReceivedCommands+0x50>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003fba:	69bb      	ldr	r3, [r7, #24]
 8003fbc:	3304      	adds	r3, #4
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f7fe fc04 	bl	80027cc <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003fc4:	463b      	mov	r3, r7
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7ff ff72 	bl	8003eb0 <prvSampleTimeNow>
 8003fcc:	6178      	str	r0, [r7, #20]

                switch( xMessage.xMessageID )
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	3b01      	subs	r3, #1
 8003fd2:	2b08      	cmp	r3, #8
 8003fd4:	f200 8087 	bhi.w	80040e6 <prvProcessReceivedCommands+0x172>
 8003fd8:	a201      	add	r2, pc, #4	@ (adr r2, 8003fe0 <prvProcessReceivedCommands+0x6c>)
 8003fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fde:	bf00      	nop
 8003fe0:	08004005 	.word	0x08004005
 8003fe4:	08004005 	.word	0x08004005
 8003fe8:	0800406d 	.word	0x0800406d
 8003fec:	08004081 	.word	0x08004081
 8003ff0:	080040bd 	.word	0x080040bd
 8003ff4:	08004005 	.word	0x08004005
 8003ff8:	08004005 	.word	0x08004005
 8003ffc:	0800406d 	.word	0x0800406d
 8004000:	08004081 	.word	0x08004081
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004004:	69bb      	ldr	r3, [r7, #24]
 8004006:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	b2da      	uxtb	r2, r3
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004016:	68ba      	ldr	r2, [r7, #8]
 8004018:	69bb      	ldr	r3, [r7, #24]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	18d1      	adds	r1, r2, r3
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	69b8      	ldr	r0, [r7, #24]
 8004024:	f7ff ff64 	bl	8003ef0 <prvInsertTimerInActiveList>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d05d      	beq.n	80040ea <prvProcessReceivedCommands+0x176>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004034:	f003 0304 	and.w	r3, r3, #4
 8004038:	2b00      	cmp	r3, #0
 800403a:	d009      	beq.n	8004050 <prvProcessReceivedCommands+0xdc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	699b      	ldr	r3, [r3, #24]
 8004042:	4413      	add	r3, r2
 8004044:	697a      	ldr	r2, [r7, #20]
 8004046:	4619      	mov	r1, r3
 8004048:	69b8      	ldr	r0, [r7, #24]
 800404a:	f7ff fe61 	bl	8003d10 <prvReloadTimer>
 800404e:	e008      	b.n	8004062 <prvProcessReceivedCommands+0xee>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004050:	69bb      	ldr	r3, [r7, #24]
 8004052:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004056:	f023 0301 	bic.w	r3, r3, #1
 800405a:	b2da      	uxtb	r2, r3
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	6a1b      	ldr	r3, [r3, #32]
 8004066:	69b8      	ldr	r0, [r7, #24]
 8004068:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800406a:	e03e      	b.n	80040ea <prvProcessReceivedCommands+0x176>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004072:	f023 0301 	bic.w	r3, r3, #1
 8004076:	b2da      	uxtb	r2, r3
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800407e:	e035      	b.n	80040ec <prvProcessReceivedCommands+0x178>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004086:	f043 0301 	orr.w	r3, r3, #1
 800408a:	b2da      	uxtb	r2, r3
 800408c:	69bb      	ldr	r3, [r7, #24]
 800408e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004092:	68ba      	ldr	r2, [r7, #8]
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d103      	bne.n	80040a8 <prvProcessReceivedCommands+0x134>
 80040a0:	f000 fa8a 	bl	80045b8 <ulSetInterruptMask>
 80040a4:	bf00      	nop
 80040a6:	e7fd      	b.n	80040a4 <prvProcessReceivedCommands+0x130>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80040a8:	69bb      	ldr	r3, [r7, #24]
 80040aa:	699a      	ldr	r2, [r3, #24]
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	18d1      	adds	r1, r2, r3
 80040b0:	697b      	ldr	r3, [r7, #20]
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	69b8      	ldr	r0, [r7, #24]
 80040b6:	f7ff ff1b 	bl	8003ef0 <prvInsertTimerInActiveList>
                        break;
 80040ba:	e017      	b.n	80040ec <prvProcessReceivedCommands+0x178>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80040c2:	f003 0302 	and.w	r3, r3, #2
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d103      	bne.n	80040d2 <prvProcessReceivedCommands+0x15e>
                            {
                                vPortFree( pxTimer );
 80040ca:	69b8      	ldr	r0, [r7, #24]
 80040cc:	f000 fb90 	bl	80047f0 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80040d0:	e00c      	b.n	80040ec <prvProcessReceivedCommands+0x178>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80040d2:	69bb      	ldr	r3, [r7, #24]
 80040d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80040d8:	f023 0301 	bic.w	r3, r3, #1
 80040dc:	b2da      	uxtb	r2, r3
 80040de:	69bb      	ldr	r3, [r7, #24]
 80040e0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80040e4:	e002      	b.n	80040ec <prvProcessReceivedCommands+0x178>

                    default:
                        /* Don't expect to get here. */
                        break;
 80040e6:	bf00      	nop
 80040e8:	e000      	b.n	80040ec <prvProcessReceivedCommands+0x178>
                        break;
 80040ea:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80040ec:	4b07      	ldr	r3, [pc, #28]	@ (800410c <prvProcessReceivedCommands+0x198>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	1d39      	adds	r1, r7, #4
 80040f2:	2200      	movs	r2, #0
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7fe fc78 	bl	80029ea <xQueueReceive>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f47f af3d 	bne.w	8003f7c <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8004102:	bf00      	nop
 8004104:	bf00      	nop
 8004106:	3720      	adds	r7, #32
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	20000ab0 	.word	0x20000ab0

08004110 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004116:	e009      	b.n	800412c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004118:	4b0e      	ldr	r3, [pc, #56]	@ (8004154 <prvSwitchTimerLists+0x44>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004122:	f04f 31ff 	mov.w	r1, #4294967295
 8004126:	6838      	ldr	r0, [r7, #0]
 8004128:	f7ff fe14 	bl	8003d54 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800412c:	4b09      	ldr	r3, [pc, #36]	@ (8004154 <prvSwitchTimerLists+0x44>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f0      	bne.n	8004118 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004136:	4b07      	ldr	r3, [pc, #28]	@ (8004154 <prvSwitchTimerLists+0x44>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800413c:	4b06      	ldr	r3, [pc, #24]	@ (8004158 <prvSwitchTimerLists+0x48>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a04      	ldr	r2, [pc, #16]	@ (8004154 <prvSwitchTimerLists+0x44>)
 8004142:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004144:	4a04      	ldr	r2, [pc, #16]	@ (8004158 <prvSwitchTimerLists+0x48>)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6013      	str	r3, [r2, #0]
    }
 800414a:	bf00      	nop
 800414c:	3708      	adds	r7, #8
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	20000aa8 	.word	0x20000aa8
 8004158:	20000aac 	.word	0x20000aac

0800415c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800415c:	b580      	push	{r7, lr}
 800415e:	b082      	sub	sp, #8
 8004160:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004162:	f000 f88d 	bl	8004280 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004166:	4b15      	ldr	r3, [pc, #84]	@ (80041bc <prvCheckForValidListAndQueue+0x60>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d120      	bne.n	80041b0 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 800416e:	4814      	ldr	r0, [pc, #80]	@ (80041c0 <prvCheckForValidListAndQueue+0x64>)
 8004170:	f7fe fac6 	bl	8002700 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004174:	4813      	ldr	r0, [pc, #76]	@ (80041c4 <prvCheckForValidListAndQueue+0x68>)
 8004176:	f7fe fac3 	bl	8002700 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800417a:	4b13      	ldr	r3, [pc, #76]	@ (80041c8 <prvCheckForValidListAndQueue+0x6c>)
 800417c:	4a10      	ldr	r2, [pc, #64]	@ (80041c0 <prvCheckForValidListAndQueue+0x64>)
 800417e:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004180:	4b12      	ldr	r3, [pc, #72]	@ (80041cc <prvCheckForValidListAndQueue+0x70>)
 8004182:	4a10      	ldr	r2, [pc, #64]	@ (80041c4 <prvCheckForValidListAndQueue+0x68>)
 8004184:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;                                                                          /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004186:	2300      	movs	r3, #0
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	4b11      	ldr	r3, [pc, #68]	@ (80041d0 <prvCheckForValidListAndQueue+0x74>)
 800418c:	4a11      	ldr	r2, [pc, #68]	@ (80041d4 <prvCheckForValidListAndQueue+0x78>)
 800418e:	2110      	movs	r1, #16
 8004190:	200a      	movs	r0, #10
 8004192:	f7fe fbbe 	bl	8002912 <xQueueGenericCreateStatic>
 8004196:	4603      	mov	r3, r0
 8004198:	4a08      	ldr	r2, [pc, #32]	@ (80041bc <prvCheckForValidListAndQueue+0x60>)
 800419a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800419c:	4b07      	ldr	r3, [pc, #28]	@ (80041bc <prvCheckForValidListAndQueue+0x60>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d005      	beq.n	80041b0 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80041a4:	4b05      	ldr	r3, [pc, #20]	@ (80041bc <prvCheckForValidListAndQueue+0x60>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	490b      	ldr	r1, [pc, #44]	@ (80041d8 <prvCheckForValidListAndQueue+0x7c>)
 80041aa:	4618      	mov	r0, r3
 80041ac:	f7fe fd68 	bl	8002c80 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80041b0:	f000 f878 	bl	80042a4 <vPortExitCritical>
    }
 80041b4:	bf00      	nop
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
 80041ba:	bf00      	nop
 80041bc:	20000ab0 	.word	0x20000ab0
 80041c0:	20000a80 	.word	0x20000a80
 80041c4:	20000a94 	.word	0x20000a94
 80041c8:	20000aa8 	.word	0x20000aa8
 80041cc:	20000aac 	.word	0x20000aac
 80041d0:	20000b5c 	.word	0x20000b5c
 80041d4:	20000abc 	.word	0x20000abc
 80041d8:	08004aa0 	.word	0x08004aa0

080041dc <vPortSetupTimerInterrupt>:
    }
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 80041dc:	b480      	push	{r7}
 80041de:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80041e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004210 <vPortSetupTimerInterrupt+0x34>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80041e6:	4b0b      	ldr	r3, [pc, #44]	@ (8004214 <vPortSetupTimerInterrupt+0x38>)
 80041e8:	2200      	movs	r2, #0
 80041ea:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80041ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <vPortSetupTimerInterrupt+0x3c>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a0a      	ldr	r2, [pc, #40]	@ (800421c <vPortSetupTimerInterrupt+0x40>)
 80041f2:	fba2 2303 	umull	r2, r3, r2, r3
 80041f6:	099b      	lsrs	r3, r3, #6
 80041f8:	4a09      	ldr	r2, [pc, #36]	@ (8004220 <vPortSetupTimerInterrupt+0x44>)
 80041fa:	3b01      	subs	r3, #1
 80041fc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80041fe:	4b04      	ldr	r3, [pc, #16]	@ (8004210 <vPortSetupTimerInterrupt+0x34>)
 8004200:	2207      	movs	r2, #7
 8004202:	601a      	str	r2, [r3, #0]
}
 8004204:	bf00      	nop
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	e000e010 	.word	0xe000e010
 8004214:	e000e018 	.word	0xe000e018
 8004218:	20000000 	.word	0x20000000
 800421c:	10624dd3 	.word	0x10624dd3
 8004220:	e000e014 	.word	0xe000e014

08004224 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004224:	b580      	push	{r7, lr}
 8004226:	b082      	sub	sp, #8
 8004228:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 800422a:	2300      	movs	r3, #0
 800422c:	607b      	str	r3, [r7, #4]
    /* A function that implements a task must not exit or attempt to return to
     * its caller as there is nothing to return to. If a task wants to exit it
     * should instead call vTaskDelete( NULL ). Artificially force an assert()
     * to be triggered if configASSERT() is defined, then stop here so
     * application writers can catch the error. */
    configASSERT( ulCriticalNesting == ~0UL );
 800422e:	4b0a      	ldr	r3, [pc, #40]	@ (8004258 <prvTaskExitError+0x34>)
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004236:	d003      	beq.n	8004240 <prvTaskExitError+0x1c>
 8004238:	f000 f9be 	bl	80045b8 <ulSetInterruptMask>
 800423c:	bf00      	nop
 800423e:	e7fd      	b.n	800423c <prvTaskExitError+0x18>
    portDISABLE_INTERRUPTS();
 8004240:	f000 f9ba 	bl	80045b8 <ulSetInterruptMask>

    while( ulDummy == 0 )
 8004244:	bf00      	nop
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d0fc      	beq.n	8004246 <prvTaskExitError+0x22>
         * warnings about code appearing after this function is called - making
         * ulDummy volatile makes the compiler think the function could return
         * and therefore not output an 'unreachable code' warning for code that
         * appears after it. */
    }
}
 800424c:	bf00      	nop
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	20000010 	.word	0x20000010

0800425c <vPortYield>:
    }
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 800425c:	b480      	push	{r7}
 800425e:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004260:	4b06      	ldr	r3, [pc, #24]	@ (800427c <vPortYield+0x20>)
 8004262:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004266:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8004268:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 800426c:	f3bf 8f6f 	isb	sy
}
 8004270:	bf00      	nop
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	e000ed04 	.word	0xe000ed04

08004280 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8004284:	f000 f998 	bl	80045b8 <ulSetInterruptMask>
    ulCriticalNesting++;
 8004288:	4b05      	ldr	r3, [pc, #20]	@ (80042a0 <vPortEnterCritical+0x20>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	3301      	adds	r3, #1
 800428e:	4a04      	ldr	r2, [pc, #16]	@ (80042a0 <vPortEnterCritical+0x20>)
 8004290:	6013      	str	r3, [r2, #0]

    /* Barriers are normally not required but do ensure the code is
     * completely within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8004292:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8004296:	f3bf 8f6f 	isb	sy
}
 800429a:	bf00      	nop
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	20000010 	.word	0x20000010

080042a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 80042a4:	b580      	push	{r7, lr}
 80042a6:	af00      	add	r7, sp, #0
    configASSERT( ulCriticalNesting );
 80042a8:	4b0a      	ldr	r3, [pc, #40]	@ (80042d4 <vPortExitCritical+0x30>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d103      	bne.n	80042b8 <vPortExitCritical+0x14>
 80042b0:	f000 f982 	bl	80045b8 <ulSetInterruptMask>
 80042b4:	bf00      	nop
 80042b6:	e7fd      	b.n	80042b4 <vPortExitCritical+0x10>
    ulCriticalNesting--;
 80042b8:	4b06      	ldr	r3, [pc, #24]	@ (80042d4 <vPortExitCritical+0x30>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	3b01      	subs	r3, #1
 80042be:	4a05      	ldr	r2, [pc, #20]	@ (80042d4 <vPortExitCritical+0x30>)
 80042c0:	6013      	str	r3, [r2, #0]

    if( ulCriticalNesting == 0 )
 80042c2:	4b04      	ldr	r3, [pc, #16]	@ (80042d4 <vPortExitCritical+0x30>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d102      	bne.n	80042d0 <vPortExitCritical+0x2c>
    {
        portENABLE_INTERRUPTS();
 80042ca:	2000      	movs	r0, #0
 80042cc:	f000 f981 	bl	80045d2 <vClearInterruptMask>
    }
}
 80042d0:	bf00      	nop
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	20000010 	.word	0x20000010

080042d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 80042de:	f000 f96b 	bl	80045b8 <ulSetInterruptMask>
 80042e2:	6078      	str	r0, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80042e4:	f7ff f87e 	bl	80033e4 <xTaskIncrementTick>
 80042e8:	4603      	mov	r3, r0
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d003      	beq.n	80042f6 <xPortSysTickHandler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80042ee:	4b05      	ldr	r3, [pc, #20]	@ (8004304 <xPortSysTickHandler+0x2c>)
 80042f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042f4:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f96b 	bl	80045d2 <vClearInterruptMask>
}
 80042fc:	bf00      	nop
 80042fe:	3708      	adds	r7, #8
 8004300:	46bd      	mov	sp, r7
 8004302:	bd80      	pop	{r7, pc}
 8004304:	e000ed04 	.word	0xe000ed04

08004308 <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t * pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
    #endif /* configENABLE_TRUSTZONE */
    uint8_t ucSVCNumber;

    /* Register are stored on the stack in the following order - R0, R1, R2, R3,
     * R12, LR, PC, xPSR. */
    ulPC = pulCallerStackAddress[ portOFFSET_TO_PC ];
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	60fb      	str	r3, [r7, #12]
    ucSVCNumber = ( ( uint8_t * ) ulPC )[ -2 ];
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	3b02      	subs	r3, #2
 800431a:	781b      	ldrb	r3, [r3, #0]
 800431c:	72fb      	strb	r3, [r7, #11]

    switch( ucSVCNumber )
 800431e:	7afb      	ldrb	r3, [r7, #11]
 8004320:	2b66      	cmp	r3, #102	@ 0x66
 8004322:	d102      	bne.n	800432a <vPortSVCHandler_C+0x22>
            }
            #endif /* configENABLE_FPU */

            /* Setup the context of the first task so that the first task starts
             * executing. */
            vRestoreContextOfFirstTask();
 8004324:	f000 f914 	bl	8004550 <vRestoreContextOfFirstTask>
            break;
 8004328:	e003      	b.n	8004332 <vPortSVCHandler_C+0x2a>
                break;
        #endif /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 1 ) */

        default:
            /* Incorrect SVC call. */
            configASSERT( pdFALSE );
 800432a:	f000 f945 	bl	80045b8 <ulSetInterruptMask>
 800432e:	bf00      	nop
 8004330:	e7fd      	b.n	800432e <vPortSVCHandler_C+0x26>
    }
}
 8004332:	bf00      	nop
 8004334:	3710      	adds	r7, #16
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}
	...

0800433c <pxPortInitialiseStack>:

    StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                         StackType_t * pxEndOfStack,
                                         TaskFunction_t pxCode,
                                         void * pvParameters ) /* PRIVILEGED_FUNCTION */
    {
 800433c:	b480      	push	{r7}
 800433e:	b085      	sub	sp, #20
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
 8004348:	603b      	str	r3, [r7, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #else /* portPRELOAD_REGISTERS */
        {
            pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	3b04      	subs	r3, #4
 800434e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR. */
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004356:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	3b04      	subs	r3, #4
 800435c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC. */
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	3b04      	subs	r3, #4
 8004368:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR. */
 800436a:	4a38      	ldr	r2, [pc, #224]	@ (800444c <pxPortInitialiseStack+0x110>)
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	3b04      	subs	r3, #4
 8004374:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x12121212UL;            /* R12. */
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f04f 3212 	mov.w	r2, #303174162	@ 0x12121212
 800437c:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	3b04      	subs	r3, #4
 8004382:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x03030303UL;            /* R3. */
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f04f 3203 	mov.w	r2, #50529027	@ 0x3030303
 800438a:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	3b04      	subs	r3, #4
 8004390:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x02020202UL;            /* R2. */
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	f04f 3202 	mov.w	r2, #33686018	@ 0x2020202
 8004398:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	3b04      	subs	r3, #4
 800439e:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x01010101UL;            /* R1. */
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f04f 3201 	mov.w	r2, #16843009	@ 0x1010101
 80043a6:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	3b04      	subs	r3, #4
 80043ac:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0. */
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	3b04      	subs	r3, #4
 80043b8:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x11111111UL;            /* R11. */
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	f04f 3211 	mov.w	r2, #286331153	@ 0x11111111
 80043c0:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	3b04      	subs	r3, #4
 80043c6:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x10101010UL;            /* R10. */
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f04f 3210 	mov.w	r2, #269488144	@ 0x10101010
 80043ce:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	3b04      	subs	r3, #4
 80043d4:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x09090909UL;            /* R09. */
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	f04f 3209 	mov.w	r2, #151587081	@ 0x9090909
 80043dc:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	3b04      	subs	r3, #4
 80043e2:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x08080808UL;            /* R08. */
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f04f 3208 	mov.w	r2, #134744072	@ 0x8080808
 80043ea:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	3b04      	subs	r3, #4
 80043f0:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x07070707UL;            /* R07. */
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f04f 3207 	mov.w	r2, #117901063	@ 0x7070707
 80043f8:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	3b04      	subs	r3, #4
 80043fe:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x06060606UL;            /* R06. */
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f04f 3206 	mov.w	r2, #101058054	@ 0x6060606
 8004406:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	3b04      	subs	r3, #4
 800440c:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x05050505UL;            /* R05. */
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	f04f 3205 	mov.w	r2, #84215045	@ 0x5050505
 8004414:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	3b04      	subs	r3, #4
 800441a:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) 0x04040404UL;            /* R04. */
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f04f 3204 	mov.w	r2, #67372036	@ 0x4040404
 8004422:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	3b04      	subs	r3, #4
 8004428:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = portINITIAL_EXC_RETURN;                  /* EXC_RETURN. */
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f06f 0243 	mvn.w	r2, #67	@ 0x43
 8004430:	601a      	str	r2, [r3, #0]
            pxTopOfStack--;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	3b04      	subs	r3, #4
 8004436:	60fb      	str	r3, [r7, #12]
            *pxTopOfStack = ( StackType_t ) pxEndOfStack; /* Slot used to hold this task's PSPLIM value. */
 8004438:	68ba      	ldr	r2, [r7, #8]
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	601a      	str	r2, [r3, #0]
            }
            #endif /* configENABLE_TRUSTZONE */
        }
        #endif /* portPRELOAD_REGISTERS */

        return pxTopOfStack;
 800443e:	68fb      	ldr	r3, [r7, #12]
    }
 8004440:	4618      	mov	r0, r3
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr
 800444c:	08004225 	.word	0x08004225

08004450 <xPortStartScheduler>:

#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
    #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 8004456:	2300      	movs	r3, #0
 8004458:	60bb      	str	r3, [r7, #8]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = portNVIC_SHPR2_REG;
 800445a:	4b35      	ldr	r3, [pc, #212]	@ (8004530 <xPortStartScheduler+0xe0>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	60fb      	str	r3, [r7, #12]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        portNVIC_SHPR2_REG = 0xFF000000;
 8004460:	4b33      	ldr	r3, [pc, #204]	@ (8004530 <xPortStartScheduler+0xe0>)
 8004462:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8004466:	601a      	str	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = ( uint8_t ) ( ( portNVIC_SHPR2_REG & 0xFF000000 ) >> 24 );
 8004468:	4b31      	ldr	r3, [pc, #196]	@ (8004530 <xPortStartScheduler+0xe0>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	0e1b      	lsrs	r3, r3, #24
 800446e:	b2db      	uxtb	r3, r3
 8004470:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004472:	79fb      	ldrb	r3, [r7, #7]
 8004474:	b2db      	uxtb	r3, r3
 8004476:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800447a:	b2da      	uxtb	r2, r3
 800447c:	4b2d      	ldr	r3, [pc, #180]	@ (8004534 <xPortStartScheduler+0xe4>)
 800447e:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8004480:	4b2c      	ldr	r3, [pc, #176]	@ (8004534 <xPortStartScheduler+0xe4>)
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d103      	bne.n	8004490 <xPortStartScheduler+0x40>
 8004488:	f000 f896 	bl	80045b8 <ulSetInterruptMask>
 800448c:	bf00      	nop
 800448e:	e7fd      	b.n	800448c <xPortStartScheduler+0x3c>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8004490:	79fb      	ldrb	r3, [r7, #7]
 8004492:	b2db      	uxtb	r3, r3
 8004494:	43db      	mvns	r3, r3
 8004496:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800449a:	2b00      	cmp	r3, #0
 800449c:	d00b      	beq.n	80044b6 <xPortStartScheduler+0x66>
 800449e:	f000 f88b 	bl	80045b8 <ulSetInterruptMask>
 80044a2:	bf00      	nop
 80044a4:	e7fd      	b.n	80044a2 <xPortStartScheduler+0x52>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	3301      	adds	r3, #1
 80044aa:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80044ac:	79fb      	ldrb	r3, [r7, #7]
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	005b      	lsls	r3, r3, #1
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80044b6:	79fb      	ldrb	r3, [r7, #7]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044be:	2b80      	cmp	r3, #128	@ 0x80
 80044c0:	d0f1      	beq.n	80044a6 <xPortStartScheduler+0x56>
        }

        if( ulImplementedPrioBits == 8 )
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	2b08      	cmp	r3, #8
 80044c6:	d103      	bne.n	80044d0 <xPortStartScheduler+0x80>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 80044c8:	4b1b      	ldr	r3, [pc, #108]	@ (8004538 <xPortStartScheduler+0xe8>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	e004      	b.n	80044da <xPortStartScheduler+0x8a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f1c3 0307 	rsb	r3, r3, #7
 80044d6:	4a18      	ldr	r2, [pc, #96]	@ (8004538 <xPortStartScheduler+0xe8>)
 80044d8:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80044da:	4b17      	ldr	r3, [pc, #92]	@ (8004538 <xPortStartScheduler+0xe8>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	021b      	lsls	r3, r3, #8
 80044e0:	4a15      	ldr	r2, [pc, #84]	@ (8004538 <xPortStartScheduler+0xe8>)
 80044e2:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80044e4:	4b14      	ldr	r3, [pc, #80]	@ (8004538 <xPortStartScheduler+0xe8>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044ec:	4a12      	ldr	r2, [pc, #72]	@ (8004538 <xPortStartScheduler+0xe8>)
 80044ee:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        portNVIC_SHPR2_REG = ulOriginalPriority;
 80044f0:	4a0f      	ldr	r2, [pc, #60]	@ (8004530 <xPortStartScheduler+0xe0>)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6013      	str	r3, [r2, #0]
    }
    #endif /* #if ( ( configASSERT_DEFINED == 1 ) && ( portHAS_BASEPRI == 1 ) ) */

    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80044f6:	4b11      	ldr	r3, [pc, #68]	@ (800453c <xPortStartScheduler+0xec>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a10      	ldr	r2, [pc, #64]	@ (800453c <xPortStartScheduler+0xec>)
 80044fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004500:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004502:	4b0e      	ldr	r3, [pc, #56]	@ (800453c <xPortStartScheduler+0xec>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	4a0d      	ldr	r2, [pc, #52]	@ (800453c <xPortStartScheduler+0xec>)
 8004508:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800450c:	6013      	str	r3, [r2, #0]
    }
    #endif /* configENABLE_MPU */

    /* Start the timer that generates the tick ISR. Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800450e:	f7ff fe65 	bl	80041dc <vPortSetupTimerInterrupt>

    /* Initialize the critical nesting count ready for the first task. */
    ulCriticalNesting = 0;
 8004512:	4b0b      	ldr	r3, [pc, #44]	@ (8004540 <xPortStartScheduler+0xf0>)
 8004514:	2200      	movs	r2, #0
 8004516:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
    }
    #endif

    /* Start the first task. */
    vStartFirstTask();
 8004518:	f000 f83a 	bl	8004590 <vStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS. Call
     * vTaskSwitchContext() so link time optimization does not remove the
     * symbol. */
    vTaskSwitchContext();
 800451c:	f7ff f872 	bl	8003604 <vTaskSwitchContext>
    prvTaskExitError();
 8004520:	f7ff fe80 	bl	8004224 <prvTaskExitError>

    /* Should not get here. */
    return 0;
 8004524:	2300      	movs	r3, #0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
 800452e:	bf00      	nop
 8004530:	e000ed1c 	.word	0xe000ed1c
 8004534:	20000bac 	.word	0x20000bac
 8004538:	20000bb0 	.word	0x20000bb0
 800453c:	e000ed20 	.word	0xe000ed20
 8004540:	20000010 	.word	0x20000010
	...

08004550 <vRestoreContextOfFirstTask>:

#else /* configENABLE_MPU */

    void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8004550:	4a0b      	ldr	r2, [pc, #44]	@ (8004580 <pxCurrentTCBConst2>)
 8004552:	6811      	ldr	r1, [r2, #0]
 8004554:	6808      	ldr	r0, [r1, #0]
 8004556:	c806      	ldmia	r0!, {r1, r2}
 8004558:	f381 880b 	msr	PSPLIM, r1
 800455c:	2102      	movs	r1, #2
 800455e:	f381 8814 	msr	CONTROL, r1
 8004562:	3020      	adds	r0, #32
 8004564:	f380 8809 	msr	PSP, r0
 8004568:	f3bf 8f6f 	isb	sy
 800456c:	f04f 0000 	mov.w	r0, #0
 8004570:	f380 8811 	msr	BASEPRI, r0
 8004574:	4710      	bx	r2
 8004576:	bf00      	nop
 8004578:	f3af 8000 	nop.w
 800457c:	f3af 8000 	nop.w

08004580 <pxCurrentTCBConst2>:
 8004580:	20000580 	.word	0x20000580
            "   bx   r2                                         \n" /* Finally, branch to EXC_RETURN. */
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
    }
 8004584:	bf00      	nop
 8004586:	bf00      	nop
	...

08004590 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 8004590:	4807      	ldr	r0, [pc, #28]	@ (80045b0 <xVTORConst>)
 8004592:	6800      	ldr	r0, [r0, #0]
 8004594:	6800      	ldr	r0, [r0, #0]
 8004596:	f380 8808 	msr	MSP, r0
 800459a:	b662      	cpsie	i
 800459c:	b661      	cpsie	f
 800459e:	f3bf 8f4f 	dsb	sy
 80045a2:	f3bf 8f6f 	isb	sy
 80045a6:	df66      	svc	102	@ 0x66
 80045a8:	bf00      	nop
 80045aa:	bf00      	nop
 80045ac:	f3af 8000 	nop.w

080045b0 <xVTORConst>:
 80045b0:	e000ed08 	.word	0xe000ed08
        "                                                   \n"
        "   .align 4                                        \n"
        "xVTORConst: .word 0xe000ed08                       \n"
        ::"i" ( portSVC_START_SCHEDULER ) : "memory"
    );
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop

080045b8 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80045b8:	f3ef 8011 	mrs	r0, BASEPRI
 80045bc:	f04f 0150 	mov.w	r1, #80	@ 0x50
 80045c0:	f381 8811 	msr	BASEPRI, r1
 80045c4:	f3bf 8f4f 	dsb	sy
 80045c8:	f3bf 8f6f 	isb	sy
 80045cc:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80045ce:	bf00      	nop
 80045d0:	4618      	mov	r0, r3

080045d2 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
    __asm volatile
 80045d2:	f380 8811 	msr	BASEPRI, r0
 80045d6:	f3bf 8f4f 	dsb	sy
 80045da:	f3bf 8f6f 	isb	sy
 80045de:	4770      	bx	lr
        "   dsb                                             \n"
        "   isb                                             \n"
        "   bx lr                                           \n" /* Return. */
        ::: "memory"
    );
}
 80045e0:	bf00      	nop
	...

080045f0 <PendSV_Handler>:

#else /* configENABLE_MPU */

    void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 80045f0:	f3ef 8009 	mrs	r0, PSP
 80045f4:	f3ef 820b 	mrs	r2, PSPLIM
 80045f8:	4673      	mov	r3, lr
 80045fa:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80045fe:	4a10      	ldr	r2, [pc, #64]	@ (8004640 <pxCurrentTCBConst>)
 8004600:	6811      	ldr	r1, [r2, #0]
 8004602:	6008      	str	r0, [r1, #0]
 8004604:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004608:	f380 8811 	msr	BASEPRI, r0
 800460c:	f3bf 8f4f 	dsb	sy
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f7fe fff6 	bl	8003604 <vTaskSwitchContext>
 8004618:	f04f 0000 	mov.w	r0, #0
 800461c:	f380 8811 	msr	BASEPRI, r0
 8004620:	4a07      	ldr	r2, [pc, #28]	@ (8004640 <pxCurrentTCBConst>)
 8004622:	6811      	ldr	r1, [r2, #0]
 8004624:	6808      	ldr	r0, [r1, #0]
 8004626:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800462a:	f382 880b 	msr	PSPLIM, r2
 800462e:	f380 8809 	msr	PSP, r0
 8004632:	4718      	bx	r3
 8004634:	f3af 8000 	nop.w
 8004638:	f3af 8000 	nop.w
 800463c:	f3af 8000 	nop.w

08004640 <pxCurrentTCBConst>:
 8004640:	20000580 	.word	0x20000580
            "                                                   \n"
            "   .align 4                                        \n"
            "pxCurrentTCBConst: .word pxCurrentTCB              \n"
            ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
        );
    }
 8004644:	bf00      	nop
 8004646:	bf00      	nop
	...

08004650 <SVC_Handler>:

#else /* ( configENABLE_MPU == 1 ) && ( configUSE_MPU_WRAPPERS_V1 == 0 ) */

    void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
    {
        __asm volatile
 8004650:	f01e 0f04 	tst.w	lr, #4
 8004654:	bf0c      	ite	eq
 8004656:	f3ef 8008 	mrseq	r0, MSP
 800465a:	f3ef 8009 	mrsne	r0, PSP
 800465e:	4904      	ldr	r1, [pc, #16]	@ (8004670 <svchandler_address_const>)
 8004660:	4708      	bx	r1
 8004662:	bf00      	nop
 8004664:	f3af 8000 	nop.w
 8004668:	f3af 8000 	nop.w
 800466c:	f3af 8000 	nop.w

08004670 <svchandler_address_const>:
 8004670:	08004309 	.word	0x08004309
            "   bx r1                                           \n"
            "                                                   \n"
            "   .align 4                                        \n"
            "svchandler_address_const: .word vPortSVCHandler_C  \n"
        );
    }
 8004674:	bf00      	nop
 8004676:	bf00      	nop

08004678 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b088      	sub	sp, #32
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004680:	2300      	movs	r3, #0
 8004682:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8004684:	f7fe fda2 	bl	80031cc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004688:	4b54      	ldr	r3, [pc, #336]	@ (80047dc <pvPortMalloc+0x164>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	2b00      	cmp	r3, #0
 800468e:	d101      	bne.n	8004694 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004690:	f000 f8fc 	bl	800488c <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d022      	beq.n	80046e0 <pvPortMalloc+0x68>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800469a:	2308      	movs	r3, #8
 800469c:	43db      	mvns	r3, r3
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d81b      	bhi.n	80046dc <pvPortMalloc+0x64>
            {
                xWantedSize += xHeapStructSize;
 80046a4:	2208      	movs	r2, #8
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4413      	add	r3, r2
 80046aa:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned to the required number
                 * of bytes. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f003 0307 	and.w	r3, r3, #7
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d014      	beq.n	80046e0 <pvPortMalloc+0x68>
                {
                    /* Byte alignment required. */
                    xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	f003 0307 	and.w	r3, r3, #7
 80046bc:	f1c3 0308 	rsb	r3, r3, #8
 80046c0:	613b      	str	r3, [r7, #16]

                    if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	43db      	mvns	r3, r3
 80046c6:	687a      	ldr	r2, [r7, #4]
 80046c8:	429a      	cmp	r2, r3
 80046ca:	d804      	bhi.n	80046d6 <pvPortMalloc+0x5e>
                    {
                        xWantedSize += xAdditionalRequiredSize;
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	4413      	add	r3, r2
 80046d2:	607b      	str	r3, [r7, #4]
 80046d4:	e004      	b.n	80046e0 <pvPortMalloc+0x68>
                    }
                    else
                    {
                        xWantedSize = 0;
 80046d6:	2300      	movs	r3, #0
 80046d8:	607b      	str	r3, [r7, #4]
 80046da:	e001      	b.n	80046e0 <pvPortMalloc+0x68>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            else
            {
                xWantedSize = 0;
 80046dc:	2300      	movs	r3, #0
 80046de:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	db69      	blt.n	80047ba <pvPortMalloc+0x142>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d066      	beq.n	80047ba <pvPortMalloc+0x142>
 80046ec:	4b3c      	ldr	r3, [pc, #240]	@ (80047e0 <pvPortMalloc+0x168>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	687a      	ldr	r2, [r7, #4]
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d861      	bhi.n	80047ba <pvPortMalloc+0x142>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80046f6:	4b3b      	ldr	r3, [pc, #236]	@ (80047e4 <pvPortMalloc+0x16c>)
 80046f8:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 80046fa:	4b3a      	ldr	r3, [pc, #232]	@ (80047e4 <pvPortMalloc+0x16c>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004700:	e004      	b.n	800470c <pvPortMalloc+0x94>
                {
                    pxPreviousBlock = pxBlock;
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004706:	69fb      	ldr	r3, [r7, #28]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	687a      	ldr	r2, [r7, #4]
 8004712:	429a      	cmp	r2, r3
 8004714:	d903      	bls.n	800471e <pvPortMalloc+0xa6>
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d1f1      	bne.n	8004702 <pvPortMalloc+0x8a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800471e:	4b2f      	ldr	r3, [pc, #188]	@ (80047dc <pvPortMalloc+0x164>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	69fa      	ldr	r2, [r7, #28]
 8004724:	429a      	cmp	r2, r3
 8004726:	d048      	beq.n	80047ba <pvPortMalloc+0x142>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	2208      	movs	r2, #8
 800472e:	4413      	add	r3, r2
 8004730:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004732:	69fb      	ldr	r3, [r7, #28]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800473a:	69fb      	ldr	r3, [r7, #28]
 800473c:	685a      	ldr	r2, [r3, #4]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	1ad2      	subs	r2, r2, r3
 8004742:	2308      	movs	r3, #8
 8004744:	005b      	lsls	r3, r3, #1
 8004746:	429a      	cmp	r2, r3
 8004748:	d918      	bls.n	800477c <pvPortMalloc+0x104>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800474a:	69fa      	ldr	r2, [r7, #28]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	4413      	add	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f003 0307 	and.w	r3, r3, #7
 8004758:	2b00      	cmp	r3, #0
 800475a:	d003      	beq.n	8004764 <pvPortMalloc+0xec>
 800475c:	f7ff ff2c 	bl	80045b8 <ulSetInterruptMask>
 8004760:	bf00      	nop
 8004762:	e7fd      	b.n	8004760 <pvPortMalloc+0xe8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004764:	69fb      	ldr	r3, [r7, #28]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	1ad2      	subs	r2, r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004770:	69fb      	ldr	r3, [r7, #28]
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f000 f8e4 	bl	8004944 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800477c:	4b18      	ldr	r3, [pc, #96]	@ (80047e0 <pvPortMalloc+0x168>)
 800477e:	681a      	ldr	r2, [r3, #0]
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	1ad3      	subs	r3, r2, r3
 8004786:	4a16      	ldr	r2, [pc, #88]	@ (80047e0 <pvPortMalloc+0x168>)
 8004788:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800478a:	4b15      	ldr	r3, [pc, #84]	@ (80047e0 <pvPortMalloc+0x168>)
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	4b16      	ldr	r3, [pc, #88]	@ (80047e8 <pvPortMalloc+0x170>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	429a      	cmp	r2, r3
 8004794:	d203      	bcs.n	800479e <pvPortMalloc+0x126>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004796:	4b12      	ldr	r3, [pc, #72]	@ (80047e0 <pvPortMalloc+0x168>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a13      	ldr	r2, [pc, #76]	@ (80047e8 <pvPortMalloc+0x170>)
 800479c:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80047b0:	4b0e      	ldr	r3, [pc, #56]	@ (80047ec <pvPortMalloc+0x174>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	3301      	adds	r3, #1
 80047b6:	4a0d      	ldr	r2, [pc, #52]	@ (80047ec <pvPortMalloc+0x174>)
 80047b8:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80047ba:	f7fe fd15 	bl	80031e8 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d003      	beq.n	80047d0 <pvPortMalloc+0x158>
 80047c8:	f7ff fef6 	bl	80045b8 <ulSetInterruptMask>
 80047cc:	bf00      	nop
 80047ce:	e7fd      	b.n	80047cc <pvPortMalloc+0x154>
    return pvReturn;
 80047d0:	697b      	ldr	r3, [r7, #20]
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3720      	adds	r7, #32
 80047d6:	46bd      	mov	sp, r7
 80047d8:	bd80      	pop	{r7, pc}
 80047da:	bf00      	nop
 80047dc:	20002bbc 	.word	0x20002bbc
 80047e0:	20002bc0 	.word	0x20002bc0
 80047e4:	20002bb4 	.word	0x20002bb4
 80047e8:	20002bc4 	.word	0x20002bc4
 80047ec:	20002bc8 	.word	0x20002bc8

080047f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b084      	sub	sp, #16
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d03b      	beq.n	800487a <vPortFree+0x8a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004802:	2308      	movs	r3, #8
 8004804:	425b      	negs	r3, r3
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	4413      	add	r3, r2
 800480a:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	2b00      	cmp	r3, #0
 8004816:	db03      	blt.n	8004820 <vPortFree+0x30>
 8004818:	f7ff fece 	bl	80045b8 <ulSetInterruptMask>
 800481c:	bf00      	nop
 800481e:	e7fd      	b.n	800481c <vPortFree+0x2c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d003      	beq.n	8004830 <vPortFree+0x40>
 8004828:	f7ff fec6 	bl	80045b8 <ulSetInterruptMask>
 800482c:	bf00      	nop
 800482e:	e7fd      	b.n	800482c <vPortFree+0x3c>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	0fdb      	lsrs	r3, r3, #31
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	b2db      	uxtb	r3, r3
 800483c:	2b00      	cmp	r3, #0
 800483e:	d01c      	beq.n	800487a <vPortFree+0x8a>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d118      	bne.n	800487a <vPortFree+0x8a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8004854:	f7fe fcba 	bl	80031cc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	4b09      	ldr	r3, [pc, #36]	@ (8004884 <vPortFree+0x94>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4413      	add	r3, r2
 8004862:	4a08      	ldr	r2, [pc, #32]	@ (8004884 <vPortFree+0x94>)
 8004864:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004866:	68b8      	ldr	r0, [r7, #8]
 8004868:	f000 f86c 	bl	8004944 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800486c:	4b06      	ldr	r3, [pc, #24]	@ (8004888 <vPortFree+0x98>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	3301      	adds	r3, #1
 8004872:	4a05      	ldr	r2, [pc, #20]	@ (8004888 <vPortFree+0x98>)
 8004874:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8004876:	f7fe fcb7 	bl	80031e8 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800487a:	bf00      	nop
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	20002bc0 	.word	0x20002bc0
 8004888:	20002bcc 	.word	0x20002bcc

0800488c <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800488c:	b480      	push	{r7}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004892:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004896:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004898:	4b25      	ldr	r3, [pc, #148]	@ (8004930 <prvHeapInit+0xa4>)
 800489a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f003 0307 	and.w	r3, r3, #7
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00c      	beq.n	80048c0 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	3307      	adds	r3, #7
 80048aa:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f023 0307 	bic.w	r3, r3, #7
 80048b2:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 80048b4:	68ba      	ldr	r2, [r7, #8]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	4a1d      	ldr	r2, [pc, #116]	@ (8004930 <prvHeapInit+0xa4>)
 80048bc:	4413      	add	r3, r2
 80048be:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80048c4:	4a1b      	ldr	r2, [pc, #108]	@ (8004934 <prvHeapInit+0xa8>)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80048ca:	4b1a      	ldr	r3, [pc, #104]	@ (8004934 <prvHeapInit+0xa8>)
 80048cc:	2200      	movs	r2, #0
 80048ce:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ( pucAlignedHeap + xTotalHeapSize );
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	4413      	add	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80048d8:	2208      	movs	r2, #8
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	f023 0307 	bic.w	r3, r3, #7
 80048e6:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	4a13      	ldr	r2, [pc, #76]	@ (8004938 <prvHeapInit+0xac>)
 80048ec:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80048ee:	4b12      	ldr	r3, [pc, #72]	@ (8004938 <prvHeapInit+0xac>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	2200      	movs	r2, #0
 80048f4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80048f6:	4b10      	ldr	r3, [pc, #64]	@ (8004938 <prvHeapInit+0xac>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	2200      	movs	r2, #0
 80048fc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	68fa      	ldr	r2, [r7, #12]
 8004906:	1ad2      	subs	r2, r2, r3
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800490c:	4b0a      	ldr	r3, [pc, #40]	@ (8004938 <prvHeapInit+0xac>)
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	4a08      	ldr	r2, [pc, #32]	@ (800493c <prvHeapInit+0xb0>)
 800491a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	4a07      	ldr	r2, [pc, #28]	@ (8004940 <prvHeapInit+0xb4>)
 8004922:	6013      	str	r3, [r2, #0]
}
 8004924:	bf00      	nop
 8004926:	3714      	adds	r7, #20
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr
 8004930:	20000bb4 	.word	0x20000bb4
 8004934:	20002bb4 	.word	0x20002bb4
 8004938:	20002bbc 	.word	0x20002bbc
 800493c:	20002bc4 	.word	0x20002bc4
 8004940:	20002bc0 	.word	0x20002bc0

08004944 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800494c:	4b28      	ldr	r3, [pc, #160]	@ (80049f0 <prvInsertBlockIntoFreeList+0xac>)
 800494e:	60fb      	str	r3, [r7, #12]
 8004950:	e002      	b.n	8004958 <prvInsertBlockIntoFreeList+0x14>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	60fb      	str	r3, [r7, #12]
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	429a      	cmp	r2, r3
 8004960:	d8f7      	bhi.n	8004952 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	4413      	add	r3, r2
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	429a      	cmp	r2, r3
 8004972:	d108      	bne.n	8004986 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	685a      	ldr	r2, [r3, #4]
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	441a      	add	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	441a      	add	r2, r3
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	429a      	cmp	r2, r3
 8004998:	d118      	bne.n	80049cc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	4b15      	ldr	r3, [pc, #84]	@ (80049f4 <prvInsertBlockIntoFreeList+0xb0>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d00d      	beq.n	80049c2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	441a      	add	r2, r3
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	601a      	str	r2, [r3, #0]
 80049c0:	e008      	b.n	80049d4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80049c2:	4b0c      	ldr	r3, [pc, #48]	@ (80049f4 <prvInsertBlockIntoFreeList+0xb0>)
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	e003      	b.n	80049d4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d002      	beq.n	80049e2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80049e2:	bf00      	nop
 80049e4:	3714      	adds	r7, #20
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	20002bb4 	.word	0x20002bb4
 80049f4:	20002bbc 	.word	0x20002bbc

080049f8 <memset>:
 80049f8:	4402      	add	r2, r0
 80049fa:	4603      	mov	r3, r0
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d100      	bne.n	8004a02 <memset+0xa>
 8004a00:	4770      	bx	lr
 8004a02:	f803 1b01 	strb.w	r1, [r3], #1
 8004a06:	e7f9      	b.n	80049fc <memset+0x4>

08004a08 <__libc_init_array>:
 8004a08:	b570      	push	{r4, r5, r6, lr}
 8004a0a:	4d0d      	ldr	r5, [pc, #52]	@ (8004a40 <__libc_init_array+0x38>)
 8004a0c:	2600      	movs	r6, #0
 8004a0e:	4c0d      	ldr	r4, [pc, #52]	@ (8004a44 <__libc_init_array+0x3c>)
 8004a10:	1b64      	subs	r4, r4, r5
 8004a12:	10a4      	asrs	r4, r4, #2
 8004a14:	42a6      	cmp	r6, r4
 8004a16:	d109      	bne.n	8004a2c <__libc_init_array+0x24>
 8004a18:	4d0b      	ldr	r5, [pc, #44]	@ (8004a48 <__libc_init_array+0x40>)
 8004a1a:	2600      	movs	r6, #0
 8004a1c:	4c0b      	ldr	r4, [pc, #44]	@ (8004a4c <__libc_init_array+0x44>)
 8004a1e:	f000 f825 	bl	8004a6c <_init>
 8004a22:	1b64      	subs	r4, r4, r5
 8004a24:	10a4      	asrs	r4, r4, #2
 8004a26:	42a6      	cmp	r6, r4
 8004a28:	d105      	bne.n	8004a36 <__libc_init_array+0x2e>
 8004a2a:	bd70      	pop	{r4, r5, r6, pc}
 8004a2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a30:	3601      	adds	r6, #1
 8004a32:	4798      	blx	r3
 8004a34:	e7ee      	b.n	8004a14 <__libc_init_array+0xc>
 8004a36:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a3a:	3601      	adds	r6, #1
 8004a3c:	4798      	blx	r3
 8004a3e:	e7f2      	b.n	8004a26 <__libc_init_array+0x1e>
 8004a40:	08004ae4 	.word	0x08004ae4
 8004a44:	08004ae4 	.word	0x08004ae4
 8004a48:	08004ae4 	.word	0x08004ae4
 8004a4c:	08004ae8 	.word	0x08004ae8

08004a50 <memcpy>:
 8004a50:	440a      	add	r2, r1
 8004a52:	1e43      	subs	r3, r0, #1
 8004a54:	4291      	cmp	r1, r2
 8004a56:	d100      	bne.n	8004a5a <memcpy+0xa>
 8004a58:	4770      	bx	lr
 8004a5a:	b510      	push	{r4, lr}
 8004a5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004a60:	4291      	cmp	r1, r2
 8004a62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004a66:	d1f9      	bne.n	8004a5c <memcpy+0xc>
 8004a68:	bd10      	pop	{r4, pc}
	...

08004a6c <_init>:
 8004a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a6e:	bf00      	nop
 8004a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a72:	bc08      	pop	{r3}
 8004a74:	469e      	mov	lr, r3
 8004a76:	4770      	bx	lr

08004a78 <_fini>:
 8004a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a7a:	bf00      	nop
 8004a7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a7e:	bc08      	pop	{r3}
 8004a80:	469e      	mov	lr, r3
 8004a82:	4770      	bx	lr
