Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 26 04:01:12 2021
| Host         : DESKTOP-437TBDQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mul_Matrix_control_sets_placed.rpt
| Design       : mul_Matrix
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|     12 |            1 |
|    16+ |           19 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           10 |
| Yes          | No                    | No                     |             712 |           75 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             380 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------+------------------------------------------+------------------+----------------+
| Clock Signal |                 Enable Signal                 |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------+------------------------------------------+------------------+----------------+
|  ap_clk      |                                               |                                          |                2 |              6 |
|  ap_clk      | mul_Matrix_AXILiteS_s_axi_U/waddr             |                                          |                1 |             12 |
|  ap_clk      | arrayA_0_payload_B[7]_i_1_n_0                 |                                          |                1 |             16 |
|  ap_clk      | arrayA_0_payload_A[7]_i_1_n_0                 |                                          |                2 |             16 |
|  ap_clk      | arrayB_0_payload_A[7]_i_1_n_0                 |                                          |                1 |             16 |
|  ap_clk      | arrayB_0_payload_B[7]_i_1_n_0                 |                                          |                1 |             16 |
|  ap_clk      |                                               | mul_Matrix_AXILiteS_s_axi_U/ap_rst_n_inv |               10 |             42 |
|  ap_clk      | ap_block_state5_io                            |                                          |                9 |             62 |
|  ap_clk      | ap_NS_fsm128_out                              | r_reg_73                                 |                6 |             62 |
|  ap_clk      | p_61_in                                       | k_reg_1090                               |                8 |             62 |
|  ap_clk      | p_34_in                                       |                                          |                9 |             62 |
|  ap_clk      | mul_Matrix_AXILiteS_s_axi_U/p_0_in1_out       | mul_Matrix_AXILiteS_s_axi_U/ap_rst_n_inv |                6 |             64 |
|  ap_clk      | mul_Matrix_AXILiteS_s_axi_U/p_0_in5_out       | mul_Matrix_AXILiteS_s_axi_U/ap_rst_n_inv |                7 |             64 |
|  ap_clk      | mul_Matrix_AXILiteS_s_axi_U/rdata[31]_i_1_n_0 |                                          |                9 |             64 |
|  ap_clk      | mul_Matrix_AXILiteS_s_axi_U/p_0_in3_out       | mul_Matrix_AXILiteS_s_axi_U/ap_rst_n_inv |                6 |             64 |
|  ap_clk      | ap_CS_fsm_state4                              |                                          |                9 |             64 |
|  ap_clk      | arrayR_1_payload_B[31]_i_1_n_0                |                                          |                8 |             64 |
|  ap_clk      | arrayR_1_payload_A[31]_i_1_n_0                |                                          |                5 |             64 |
|  ap_clk      | c_reg_84                                      | ap_NS_fsm130_out                         |                7 |             64 |
|  ap_clk      | ap_CS_fsm_state2                              |                                          |               10 |            128 |
|  ap_clk      | p_0_in                                        |                                          |               10 |            128 |
+--------------+-----------------------------------------------+------------------------------------------+------------------+----------------+


