

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Wed Apr 10 16:15:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    189|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     930|    902|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     695|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    1625|   1398|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  100|  168|    0|
    |gmem_m_axi_U     |gmem_m_axi     |        4|   0|  830|  734|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        4|   0|  930|  902|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln18_1_fu_231_p2       |         +|   0|  0|  71|          64|          64|
    |add_ln30_fu_256_p2         |         +|   0|  0|  71|          64|           1|
    |output1_data_fu_219_p2     |         +|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 189|         164|          73|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter7  |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |j_fu_114                 |   9|          2|   64|        128|
    |x_TDATA_blk_n            |   9|          2|    1|          2|
    |y_TDATA_blk_n            |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  83|         18|   71|        144|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7  |   1|   0|    1|          0|
    |c_read_reg_274           |  64|   0|   64|          0|
    |gmem_addr_reg_315        |  64|   0|   64|          0|
    |j_fu_114                 |  64|   0|   64|          0|
    |output1_data_reg_309     |  32|   0|   32|          0|
    |tmp1_dest_reg_304        |   1|   0|    1|          0|
    |tmp1_id_reg_299          |   1|   0|    1|          0|
    |tmp1_keep_reg_279        |   4|   0|    4|          0|
    |tmp1_last_reg_294        |   1|   0|    1|          0|
    |tmp1_strb_reg_284        |   4|   0|    4|          0|
    |tmp1_user_reg_289        |   1|   0|    1|          0|
    |output1_data_reg_309     |  64|  32|   32|          0|
    |tmp1_dest_reg_304        |  64|  32|    1|          0|
    |tmp1_id_reg_299          |  64|  32|    1|          0|
    |tmp1_keep_reg_279        |  64|  32|    4|          0|
    |tmp1_last_reg_294        |  64|  32|    1|          0|
    |tmp1_strb_reg_284        |  64|  32|    4|          0|
    |tmp1_user_reg_289        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 695| 224|  291|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+--------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|          filt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|          filt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|          gmem|       pointer|
|y_TDATA                |  out|   32|          axis|    y_V_data_V|       pointer|
|y_TVALID               |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TREADY               |   in|    1|          axis|    y_V_dest_V|       pointer|
|y_TDEST                |  out|    1|          axis|    y_V_dest_V|       pointer|
|y_TKEEP                |  out|    4|          axis|    y_V_keep_V|       pointer|
|y_TSTRB                |  out|    4|          axis|    y_V_strb_V|       pointer|
|y_TUSER                |  out|    1|          axis|    y_V_user_V|       pointer|
|y_TLAST                |  out|    1|          axis|    y_V_last_V|       pointer|
|y_TID                  |  out|    1|          axis|      y_V_id_V|       pointer|
|x_TDATA                |   in|   32|          axis|    x_V_data_V|       pointer|
|x_TVALID               |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TREADY               |  out|    1|          axis|    x_V_dest_V|       pointer|
|x_TDEST                |   in|    1|          axis|    x_V_dest_V|       pointer|
|x_TKEEP                |   in|    4|          axis|    x_V_keep_V|       pointer|
|x_TSTRB                |   in|    4|          axis|    x_V_strb_V|       pointer|
|x_TUSER                |   in|    1|          axis|    x_V_user_V|       pointer|
|x_TLAST                |   in|    1|          axis|    x_V_last_V|       pointer|
|x_TID                  |   in|    1|          axis|      x_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [filt.cpp:9]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [filt.cpp:3]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [filt.cpp:3]   --->   Operation 13 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %y_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_user_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_id_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %y_V_dest_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_3, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %x_V_strb_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_user_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_last_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_id_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %x_V_dest_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c"   --->   Operation 34 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln11 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, void @empty_10" [filt.cpp:11]   --->   Operation 35 'specaxissidechannel' 'specaxissidechannel_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln11 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V, void @empty_11" [filt.cpp:11]   --->   Operation 36 'specaxissidechannel' 'specaxissidechannel_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln9 = store i64 0, i64 %j" [filt.cpp:9]   --->   Operation 37 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln11 = br void %while.body" [filt.cpp:11]   --->   Operation 38 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_1 = load i64 %j" [filt.cpp:18]   --->   Operation 39 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %x_V_data_V, i4 %x_V_keep_V, i4 %x_V_strb_V, i1 %x_V_user_V, i1 %x_V_last_V, i1 %x_V_id_V, i1 %x_V_dest_V" [filt.cpp:16]   --->   Operation 40 'read' 'empty' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node output1_data)   --->   "%tmp1_data = extractvalue i44 %empty" [filt.cpp:16]   --->   Operation 41 'extractvalue' 'tmp1_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp1_keep = extractvalue i44 %empty" [filt.cpp:16]   --->   Operation 42 'extractvalue' 'tmp1_keep' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp1_strb = extractvalue i44 %empty" [filt.cpp:16]   --->   Operation 43 'extractvalue' 'tmp1_strb' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp1_user = extractvalue i44 %empty" [filt.cpp:16]   --->   Operation 44 'extractvalue' 'tmp1_user' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp1_last = extractvalue i44 %empty" [filt.cpp:16]   --->   Operation 45 'extractvalue' 'tmp1_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp1_id = extractvalue i44 %empty" [filt.cpp:16]   --->   Operation 46 'extractvalue' 'tmp1_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp1_dest = extractvalue i44 %empty" [filt.cpp:16]   --->   Operation 47 'extractvalue' 'tmp1_dest' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.55ns) (out node of the LUT)   --->   "%output1_data = add i32 %tmp1_data, i32 5" [filt.cpp:18]   --->   Operation 48 'add' 'output1_data' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln18_1)   --->   "%shl_ln18 = shl i64 %j_1, i64 2" [filt.cpp:18]   --->   Operation 49 'shl' 'shl_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln18_1 = add i64 %shl_ln18, i64 %c_read" [filt.cpp:18]   --->   Operation 50 'add' 'add_ln18_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln18_1, i32 2, i32 63" [filt.cpp:18]   --->   Operation 51 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln" [filt.cpp:18]   --->   Operation 52 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18" [filt.cpp:18]   --->   Operation 53 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.52ns)   --->   "%add_ln30 = add i64 %j_1, i64 1" [filt.cpp:30]   --->   Operation 54 'add' 'add_ln30' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %tmp1_last, void %cleanup.cont, void %while.end" [filt.cpp:16]   --->   Operation 55 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [filt.cpp:11]   --->   Operation 56 'specpipeline' 'specpipeline_ln11' <Predicate = (!tmp1_last)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [filt.cpp:11]   --->   Operation 57 'specloopname' 'specloopname_ln11' <Predicate = (!tmp1_last)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln9 = store i64 %add_ln30, i64 %j" [filt.cpp:9]   --->   Operation 58 'store' 'store_ln9' <Predicate = (!tmp1_last)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln11 = br void %while.body" [filt.cpp:11]   --->   Operation 59 'br' 'br_ln11' <Predicate = (!tmp1_last)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 60 [1/1] (7.30ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [filt.cpp:18]   --->   Operation 60 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 61 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %gmem_addr, i32 %output1_data, i4 15" [filt.cpp:18]   --->   Operation 61 'write' 'write_ln18' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 62 [2/2] (1.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %output1_data, i4 %tmp1_keep, i4 %tmp1_strb, i1 %tmp1_user, i1 %tmp1_last, i1 %tmp1_id, i1 %tmp1_dest" [filt.cpp:28]   --->   Operation 62 'write' 'write_ln28' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [filt.cpp:18]   --->   Operation 63 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 64 [1/2] (1.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %y_V_data_V, i4 %y_V_keep_V, i4 %y_V_strb_V, i1 %y_V_user_V, i1 %y_V_last_V, i1 %y_V_id_V, i1 %y_V_dest_V, i32 %output1_data, i4 %tmp1_keep, i4 %tmp1_strb, i1 %tmp1_user, i1 %tmp1_last, i1 %tmp1_id, i1 %tmp1_dest" [filt.cpp:28]   --->   Operation 64 'write' 'write_ln28' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 65 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [filt.cpp:18]   --->   Operation 65 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 66 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [filt.cpp:18]   --->   Operation 66 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 67 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [filt.cpp:18]   --->   Operation 67 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 68 [1/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem_addr" [filt.cpp:18]   --->   Operation 68 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [filt.cpp:72]   --->   Operation 69 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ y_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ x_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca             ) [ 01111111110]
spectopmodule_ln3        (spectopmodule      ) [ 00000000000]
specinterface_ln3        (specinterface      ) [ 00000000000]
specinterface_ln0        (specinterface      ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specinterface_ln0        (specinterface      ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specinterface_ln0        (specinterface      ) [ 00000000000]
specinterface_ln0        (specinterface      ) [ 00000000000]
specinterface_ln0        (specinterface      ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
specbitsmap_ln0          (specbitsmap        ) [ 00000000000]
c_read                   (read               ) [ 00111111110]
specaxissidechannel_ln11 (specaxissidechannel) [ 00000000000]
specaxissidechannel_ln11 (specaxissidechannel) [ 00000000000]
store_ln9                (store              ) [ 00000000000]
br_ln11                  (br                 ) [ 00000000000]
j_1                      (load               ) [ 00000000000]
empty                    (read               ) [ 00000000000]
tmp1_data                (extractvalue       ) [ 00000000000]
tmp1_keep                (extractvalue       ) [ 00111100000]
tmp1_strb                (extractvalue       ) [ 00111100000]
tmp1_user                (extractvalue       ) [ 00111100000]
tmp1_last                (extractvalue       ) [ 00111111110]
tmp1_id                  (extractvalue       ) [ 00111100000]
tmp1_dest                (extractvalue       ) [ 00111100000]
output1_data             (add                ) [ 00111100000]
shl_ln18                 (shl                ) [ 00000000000]
add_ln18_1               (add                ) [ 00000000000]
trunc_ln                 (partselect         ) [ 00000000000]
sext_ln18                (sext               ) [ 00000000000]
gmem_addr                (getelementptr      ) [ 00111111110]
add_ln30                 (add                ) [ 00000000000]
br_ln16                  (br                 ) [ 00000000000]
specpipeline_ln11        (specpipeline       ) [ 00000000000]
specloopname_ln11        (specloopname       ) [ 00000000000]
store_ln9                (store              ) [ 00000000000]
br_ln11                  (br                 ) [ 00000000000]
gmem_addr_req            (writereq           ) [ 00000000000]
write_ln18               (write              ) [ 00000000000]
write_ln28               (write              ) [ 00000000000]
gmem_addr_resp           (writeresp          ) [ 00000000000]
ret_ln72                 (ret                ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="y_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="c">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="x_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="x_V_user_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="x_V_last_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="x_V_id_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x_V_dest_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="j_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="64" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="44" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="0" index="4" bw="1" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_writeresp_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="1"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_req/3 gmem_addr_resp/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln18_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2"/>
<pin id="152" dir="0" index="2" bw="32" slack="2"/>
<pin id="153" dir="0" index="3" bw="1" slack="0"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln18/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_write_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="0" index="3" bw="4" slack="0"/>
<pin id="162" dir="0" index="4" bw="1" slack="0"/>
<pin id="163" dir="0" index="5" bw="1" slack="0"/>
<pin id="164" dir="0" index="6" bw="1" slack="0"/>
<pin id="165" dir="0" index="7" bw="1" slack="0"/>
<pin id="166" dir="0" index="8" bw="32" slack="2"/>
<pin id="167" dir="0" index="9" bw="4" slack="2"/>
<pin id="168" dir="0" index="10" bw="4" slack="2"/>
<pin id="169" dir="0" index="11" bw="1" slack="2"/>
<pin id="170" dir="0" index="12" bw="1" slack="2"/>
<pin id="171" dir="0" index="13" bw="1" slack="2"/>
<pin id="172" dir="0" index="14" bw="1" slack="2"/>
<pin id="173" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln9_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_1_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp1_data_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="44" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_data/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp1_keep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="44" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_keep/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp1_strb_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="44" slack="0"/>
<pin id="201" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_strb/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp1_user_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="44" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_user/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp1_last_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="44" slack="0"/>
<pin id="209" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_last/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp1_id_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="44" slack="0"/>
<pin id="213" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_id/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp1_dest_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="44" slack="0"/>
<pin id="217" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp1_dest/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="output1_data_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="4" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="output1_data/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln18_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="0"/>
<pin id="227" dir="0" index="1" bw="3" slack="0"/>
<pin id="228" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln18/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln18_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="0"/>
<pin id="233" dir="0" index="1" bw="64" slack="1"/>
<pin id="234" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="62" slack="0"/>
<pin id="238" dir="0" index="1" bw="64" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="0" index="3" bw="7" slack="0"/>
<pin id="241" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln18_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="62" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="gmem_addr_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln30_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln9_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="64" slack="1"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="j_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="274" class="1005" name="c_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp1_keep_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="2"/>
<pin id="281" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_keep "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp1_strb_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="2"/>
<pin id="286" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_strb "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp1_user_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="2"/>
<pin id="291" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_user "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp1_last_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="2"/>
<pin id="296" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_last "/>
</bind>
</comp>

<comp id="299" class="1005" name="tmp1_id_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="2"/>
<pin id="301" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_id "/>
</bind>
</comp>

<comp id="304" class="1005" name="tmp1_dest_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="2"/>
<pin id="306" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp1_dest "/>
</bind>
</comp>

<comp id="309" class="1005" name="output1_data_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2"/>
<pin id="311" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="output1_data "/>
</bind>
</comp>

<comp id="315" class="1005" name="gmem_addr_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="74" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="134"><net_src comp="84" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="147"><net_src comp="104" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="106" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="108" pin="0"/><net_sink comp="149" pin=3"/></net>

<net id="174"><net_src comp="110" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="175"><net_src comp="2" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="157" pin=5"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="157" pin=6"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="157" pin=7"/></net>

<net id="182"><net_src comp="112" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="187"><net_src comp="82" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="124" pin="8"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="124" pin="8"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="124" pin="8"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="124" pin="8"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="124" pin="8"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="124" pin="8"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="124" pin="8"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="191" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="86" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="188" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="88" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="90" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="92" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="94" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="246" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="188" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="96" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="114" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="273"><net_src comp="267" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="277"><net_src comp="118" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="282"><net_src comp="195" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="157" pin=9"/></net>

<net id="287"><net_src comp="199" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="157" pin=10"/></net>

<net id="292"><net_src comp="203" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="157" pin=11"/></net>

<net id="297"><net_src comp="207" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="157" pin=12"/></net>

<net id="302"><net_src comp="211" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="157" pin=13"/></net>

<net id="307"><net_src comp="215" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="157" pin=14"/></net>

<net id="312"><net_src comp="219" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="157" pin=8"/></net>

<net id="318"><net_src comp="250" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="149" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 4 5 6 7 8 9 }
	Port: y_V_data_V | {5 }
	Port: y_V_keep_V | {5 }
	Port: y_V_strb_V | {5 }
	Port: y_V_user_V | {5 }
	Port: y_V_last_V | {5 }
	Port: y_V_id_V | {5 }
	Port: y_V_dest_V | {5 }
 - Input state : 
	Port: filt : c | {1 }
	Port: filt : x_V_data_V | {2 }
	Port: filt : x_V_keep_V | {2 }
	Port: filt : x_V_strb_V | {2 }
	Port: filt : x_V_user_V | {2 }
	Port: filt : x_V_last_V | {2 }
	Port: filt : x_V_id_V | {2 }
	Port: filt : x_V_dest_V | {2 }
  - Chain level:
	State 1
		store_ln9 : 1
	State 2
		output1_data : 1
		shl_ln18 : 1
		add_ln18_1 : 1
		trunc_ln : 2
		sext_ln18 : 3
		gmem_addr : 4
		add_ln30 : 1
		br_ln16 : 1
		store_ln9 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |   output1_data_fu_219   |    0    |    39   |
|    add   |    add_ln18_1_fu_231    |    0    |    71   |
|          |     add_ln30_fu_256     |    0    |    71   |
|----------|-------------------------|---------|---------|
|   read   |    c_read_read_fu_118   |    0    |    0    |
|          |    empty_read_fu_124    |    0    |    0    |
|----------|-------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_142  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln18_write_fu_149 |    0    |    0    |
|          |     grp_write_fu_157    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     tmp1_data_fu_191    |    0    |    0    |
|          |     tmp1_keep_fu_195    |    0    |    0    |
|          |     tmp1_strb_fu_199    |    0    |    0    |
|extractvalue|     tmp1_user_fu_203    |    0    |    0    |
|          |     tmp1_last_fu_207    |    0    |    0    |
|          |      tmp1_id_fu_211     |    0    |    0    |
|          |     tmp1_dest_fu_215    |    0    |    0    |
|----------|-------------------------|---------|---------|
|    shl   |     shl_ln18_fu_225     |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|     trunc_ln_fu_236     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |     sext_ln18_fu_246    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   181   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   c_read_reg_274   |   64   |
|  gmem_addr_reg_315 |   32   |
|      j_reg_267     |   64   |
|output1_data_reg_309|   32   |
|  tmp1_dest_reg_304 |    1   |
|   tmp1_id_reg_299  |    1   |
|  tmp1_keep_reg_279 |    4   |
|  tmp1_last_reg_294 |    1   |
|  tmp1_strb_reg_284 |    4   |
|  tmp1_user_reg_289 |    1   |
+--------------------+--------+
|        Total       |   204  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_142 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   181  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   204  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   204  |   181  |
+-----------+--------+--------+--------+
