
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module add3(
	input				  [2:0]     a,
	input 		     [2:0]     b,
	input                      ci,
	output           [3:0]     s
);



//=======================================================
//  REG/WIRE declarations
//=======================================================

wire [0:1] fa_co;



//=======================================================
//  Structural coding
//=======================================================


fa adder1(
	.in1 (a[0]),
	.in2 (b[0]),
	.ci (ci),
	.co (fa_co[0]),
	.sum (s[0]));

fa adder2(
	.in1 (a[1]),
	.in2 (b[1]),
	.ci (fa_co[0]),
	.co (fa_co[1]),
	.sum (s[1]));
	
fa adder3(
	.in1 (a[2]),
	.in2 (b[2]),
	.ci (fa_co[1]),
	.co (s[3]),
	.sum (s[2]));

endmodule
