\hypertarget{group___r_c_c___system___clock___source}{}\doxysection{RCC System Clock Source}
\label{group___r_c_c___system___clock___source}\index{RCC System Clock Source@{RCC System Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga89be13498e06c34be6cde9c9b8ff88be}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+CSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d58136497ff6a8f082ab58beee4131}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+CSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}{RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bda4ab2df66059b731208784012f667}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL1}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga89be13498e06c34be6cde9c9b8ff88be}\label{group___r_c_c___system___clock___source_ga89be13498e06c34be6cde9c9b8ff88be}} 
\index{RCC System Clock Source@{RCC System Clock Source}!RCC\_SYSCLKSOURCE\_CSI@{RCC\_SYSCLKSOURCE\_CSI}}
\index{RCC\_SYSCLKSOURCE\_CSI@{RCC\_SYSCLKSOURCE\_CSI}!RCC System Clock Source@{RCC System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_CSI}{RCC\_SYSCLKSOURCE\_CSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+CSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d58136497ff6a8f082ab58beee4131}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+CSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00328}{328}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}\label{group___r_c_c___system___clock___source_ga9116d0627e1e7f33c48e1357b9a35a1c}} 
\index{RCC System Clock Source@{RCC System Clock Source}!RCC\_SYSCLKSOURCE\_HSE@{RCC\_SYSCLKSOURCE\_HSE}}
\index{RCC\_SYSCLKSOURCE\_HSE@{RCC\_SYSCLKSOURCE\_HSE}!RCC System Clock Source@{RCC System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_HSE}{RCC\_SYSCLKSOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00330}{330}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}\label{group___r_c_c___system___clock___source_gaaeeb699502e7d7a9f1b5d57fcf1f5095}} 
\index{RCC System Clock Source@{RCC System Clock Source}!RCC\_SYSCLKSOURCE\_HSI@{RCC\_SYSCLKSOURCE\_HSI}}
\index{RCC\_SYSCLKSOURCE\_HSI@{RCC\_SYSCLKSOURCE\_HSI}!RCC System Clock Source@{RCC System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_HSI}{RCC\_SYSCLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+HSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00329}{329}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}\label{group___r_c_c___system___clock___source_ga5caf08ac71d7dd7e7b2e3e421606aca7}} 
\index{RCC System Clock Source@{RCC System Clock Source}!RCC\_SYSCLKSOURCE\_PLLCLK@{RCC\_SYSCLKSOURCE\_PLLCLK}}
\index{RCC\_SYSCLKSOURCE\_PLLCLK@{RCC\_SYSCLKSOURCE\_PLLCLK}!RCC System Clock Source@{RCC System Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_SYSCLKSOURCE\_PLLCLK}{RCC\_SYSCLKSOURCE\_PLLCLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SYSCLKSOURCE\+\_\+\+PLLCLK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bda4ab2df66059b731208784012f667}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL1}}}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source_l00331}{331}} of file \mbox{\hyperlink{stm32h7xx__hal__rcc_8h_source}{stm32h7xx\+\_\+hal\+\_\+rcc.\+h}}.

