Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 06 00:06:53 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1149 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.640     -189.041                    147                 6726        0.049        0.000                      0                 6726        3.000        0.000                       0                  1158  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clock                     {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1   {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
sysclk                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0     {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1       -7.639     -188.885                    147                 4783        0.132        0.000                      0                 4783        3.750        0.000                       0                   940  
  clk_24MHz_clk_wiz_0_1        39.265        0.000                      0                   10        0.254        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_25MHz_clk_wiz_0_1        19.085        0.000                      0                 1134        0.197        0.000                      0                 1134       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0_1        177.184        0.000                      0                  799        0.225        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
sysclk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0         -7.640     -189.041                    147                 4783        0.132        0.000                      0                 4783        3.750        0.000                       0                   940  
  clk_24MHz_clk_wiz_0          39.262        0.000                      0                   10        0.254        0.000                      0                   10       20.333        0.000                       0                     7  
  clk_25MHz_clk_wiz_0          19.082        0.000                      0                 1134        0.197        0.000                      0                 1134       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0          177.179        0.000                      0                  799        0.225        0.000                      0                  799       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0_1        2.542        0.000                      0                   33        0.782        0.000                      0                   33  
clk_100MHz_clk_wiz_0    clk_100MHz_clk_wiz_0_1       -7.640     -189.041                    147                 4783        0.049        0.000                      0                 4783  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0_1        2.538        0.000                      0                   33        0.778        0.000                      0                   33  
clk_24MHz_clk_wiz_0     clk_24MHz_clk_wiz_0_1        39.262        0.000                      0                   10        0.147        0.000                      0                   10  
clk_25MHz_clk_wiz_0     clk_25MHz_clk_wiz_0_1        19.082        0.000                      0                 1134        0.091        0.000                      0                 1134  
clk_100MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0_1          4.835        0.000                      0                    3        0.510        0.000                      0                    3  
clk_100MHz_clk_wiz_0    clk_5MHz_clk_wiz_0_1          4.835        0.000                      0                    3        0.510        0.000                      0                    3  
clk_5MHz_clk_wiz_0      clk_5MHz_clk_wiz_0_1        177.179        0.000                      0                  799        0.083        0.000                      0                  799  
clk_100MHz_clk_wiz_0_1  clk_100MHz_clk_wiz_0         -7.640     -189.041                    147                 4783        0.049        0.000                      0                 4783  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0          2.542        0.000                      0                   33        0.782        0.000                      0                   33  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0          2.538        0.000                      0                   33        0.778        0.000                      0                   33  
clk_24MHz_clk_wiz_0_1   clk_24MHz_clk_wiz_0          39.262        0.000                      0                   10        0.147        0.000                      0                   10  
clk_25MHz_clk_wiz_0_1   clk_25MHz_clk_wiz_0          19.082        0.000                      0                 1134        0.091        0.000                      0                 1134  
clk_100MHz_clk_wiz_0_1  clk_5MHz_clk_wiz_0            4.831        0.000                      0                    3        0.506        0.000                      0                    3  
clk_5MHz_clk_wiz_0_1    clk_5MHz_clk_wiz_0          177.179        0.000                      0                  799        0.083        0.000                      0                  799  
clk_100MHz_clk_wiz_0    clk_5MHz_clk_wiz_0            4.831        0.000                      0                    3        0.506        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :          147  Failing Endpoints,  Worst Slack       -7.639ns,  Total Violation     -188.885ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.639ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.098ns  (logic 9.536ns (55.772%)  route 7.562ns (44.228%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.770    16.212    disp/line_reg_0_63_0_2/DIA
    SLICE_X50Y48         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.480     8.407    disp/line_reg_0_63_0_2/WCLK
    SLICE_X50Y48         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.577     8.983    
                         clock uncertainty           -0.082     8.901    
    SLICE_X50Y48         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.574    disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -7.639    

Slack (VIOLATED) :        -7.524ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 9.536ns (56.566%)  route 7.322ns (43.434%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.531    15.973    disp/line_reg_192_255_0_2/DIA
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_192_255_0_2/WCLK
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.082     8.776    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.449    disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 -7.524    

Slack (VIOLATED) :        -7.509ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.843ns  (logic 9.536ns (56.618%)  route 7.307ns (43.382%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.515    15.957    disp/line_reg_320_383_0_2/DIA
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.957    
  -------------------------------------------------------------------
                         slack                                 -7.509    

Slack (VIOLATED) :        -7.407ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 9.536ns (56.539%)  route 7.330ns (43.461%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.539    15.981    disp/line_reg_128_191_0_2/DIA
    SLICE_X50Y49         RAMD64E                                      r  disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.480     8.407    disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y49         RAMD64E                                      r  disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.577     8.983    
                         clock uncertainty           -0.082     8.901    
    SLICE_X50Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.574    disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.574    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 -7.407    

Slack (VIOLATED) :        -7.391ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 9.536ns (57.016%)  route 7.189ns (42.984%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.397    15.839    disp/line_reg_64_127_0_2/DIA
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.082     8.776    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.449    disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 -7.391    

Slack (VIOLATED) :        -7.368ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 9.536ns (57.096%)  route 7.166ns (42.904%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.374    15.816    disp/line_reg_256_319_0_2/DIA
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.082     8.776    
    SLICE_X50Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.449    disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                                 -7.368    

Slack (VIOLATED) :        -5.828ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.154ns  (logic 8.246ns (54.416%)  route 6.908ns (45.584%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.650    14.268    disp/line_reg_320_383_0_2/DIB
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.082     8.775    
    SLICE_X50Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -5.828    

Slack (VIOLATED) :        -5.691ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.017ns  (logic 8.246ns (54.912%)  route 6.771ns (45.088%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.513    14.131    disp/line_reg_256_319_0_2/DIB
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.082     8.776    
    SLICE_X50Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.441    disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                 -5.691    

Slack (VIOLATED) :        -5.686ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.013ns  (logic 8.246ns (54.927%)  route 6.767ns (45.073%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.509    14.127    disp/line_reg_64_127_0_2/DIB
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.082     8.776    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.441    disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 -5.686    

Slack (VIOLATED) :        -5.550ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.876ns  (logic 8.246ns (55.432%)  route 6.630ns (44.568%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.372    13.990    disp/line_reg_192_255_0_2/DIB
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_192_255_0_2/WCLK
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.082     8.776    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.441    disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.441    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -5.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.320%)  route 0.172ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/result_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  disp/result_addr_reg[1]/Q
                         net (fo=75, routed)          0.172    -0.280    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.889    -0.795    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.542    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_6_6/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_6_6/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/DP/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.433    disp/line_reg_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_6_6/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_6_6/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/SP/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.433    disp/line_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_7_7/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_7_7/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_7_7/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/DP/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.433    disp/line_reg_256_319_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_7_7/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_7_7/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_7_7/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/SP/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.433    disp/line_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.311%)  route 0.264ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.692    -0.486    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X96Y100        FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=16, routed)          0.264    -0.058    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X92Y99         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.879    -0.806    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y99         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.502    -0.304    
    SLICE_X92Y99         FDRE (Hold_fdre_C_D)         0.052    -0.252    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.466%)  route 0.254ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.578    -0.601    disp/clk_100MHz
    SLICE_X55Y53         FDRE                                         r  disp/result_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  disp/result_addr_reg[5]/Q
                         net (fo=75, routed)          0.254    -0.218    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X3Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.888    -0.796    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.414    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 disp/temp5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/temp5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.744%)  route 0.120ns (39.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X37Y59         FDRE                                         r  disp/temp5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/temp5_reg[8]/Q
                         net (fo=8, routed)           0.120    -0.360    disp/temp5[8]
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  disp/temp5[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    disp/temp5[7]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  disp/temp5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X39Y59         FDRE                                         r  disp/temp5_reg[7]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.091    -0.515    disp/temp5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 disp/col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.560    -0.619    disp/clk_100MHz
    SLICE_X49Y47         FDRE                                         r  disp/col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/col_count_reg[4]/Q
                         net (fo=126, routed)         0.303    -0.175    disp/line_reg_192_255_6_6/A4
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.828    -0.857    disp/line_reg_192_255_6_6/WCLK
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/DP/CLK
                         clock pessimism              0.273    -0.584    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.384    disp/line_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 disp/col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.560    -0.619    disp/clk_100MHz
    SLICE_X49Y47         FDRE                                         r  disp/col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/col_count_reg[4]/Q
                         net (fo=126, routed)         0.303    -0.175    disp/line_reg_192_255_6_6/A4
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.828    -0.857    disp/line_reg_192_255_6_6/WCLK
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.273    -0.584    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.384    disp/line_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y25     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y25     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y28     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y46     disp/line_reg_64_127_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y46     disp/line_reg_64_127_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     disp/line_reg_0_63_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     disp/line_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     disp/line_reg_0_63_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     disp/line_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50     disp/line_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50     disp/line_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50     disp/line_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50     disp/line_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y50     disp/line_reg_192_255_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y50     disp/line_reg_192_255_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.265ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.773ns (35.004%)  route 1.435ns (64.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.829     0.561    init_count_reg__0[1]
    SLICE_X112Y61        LUT3 (Prop_lut3_I1_O)        0.295     0.856 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.462    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.727    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.727    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 39.265    

Slack (MET) :             39.316ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.774ns (38.323%)  route 1.246ns (61.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.273    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.104    40.794    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.589    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.589    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 39.316    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             39.412ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.647    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.647    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.412    

Slack (MET) :             40.059ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.803ns (49.517%)  route 0.819ns (50.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.819     0.550    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.875 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.875    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 40.059    

Slack (MET) :             40.121ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.642ns (42.235%)  route 0.878ns (57.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.878     0.649    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.773 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.773    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.895    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 40.121    

Slack (MET) :             40.449ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.934    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.449    

Slack (MET) :             40.454ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.642ns (54.172%)  route 0.543ns (45.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.543     0.315    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.439 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.104    40.816    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.893    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.893    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 40.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.158 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.193    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.150 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.193    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.148 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.288    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.045    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.473    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.627%)  route 0.293ns (58.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147    -0.040    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.085ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.348ns  (logic 6.396ns (31.434%)  route 13.952ns (68.566%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         11.172    18.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y59        LUT6 (Prop_lut6_I3_O)        0.124    18.678 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.725    19.403    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.646    38.572    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.104    38.931    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -19.403    
  -------------------------------------------------------------------
                         slack                                 19.085    

Slack (MET) :             19.539ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.896ns  (logic 6.396ns (32.147%)  route 13.500ns (67.853%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         11.004    18.386    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124    18.510 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.441    18.952    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.104    38.934    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.491    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.491    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                 19.539    

Slack (MET) :             19.822ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.612ns  (logic 6.396ns (32.612%)  route 13.216ns (67.388%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.720    18.102    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y57        LUT6 (Prop_lut6_I2_O)        0.124    18.226 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    18.668    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.648    38.574    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.036    
                         clock uncertainty           -0.104    38.933    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.490    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.490    
                         arrival time                         -18.668    
  -------------------------------------------------------------------
                         slack                                 19.822    

Slack (MET) :             20.553ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.905ns  (logic 6.396ns (33.832%)  route 12.509ns (66.168%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.013    17.395    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y42        LUT6 (Prop_lut6_I2_O)        0.124    17.519 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.441    17.961    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[8]
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.104    38.956    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.961    
  -------------------------------------------------------------------
                         slack                                 20.553    

Slack (MET) :             20.554ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.901ns  (logic 6.396ns (33.839%)  route 12.505ns (66.160%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.009    17.391    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y37        LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.441    17.956    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y7          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    38.581    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.057    
                         clock uncertainty           -0.104    38.953    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -17.956    
  -------------------------------------------------------------------
                         slack                                 20.554    

Slack (MET) :             20.582ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.878ns  (logic 6.396ns (33.880%)  route 12.482ns (66.120%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.986    17.368    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y47        LUT6 (Prop_lut6_I2_O)        0.124    17.492 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.441    17.934    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[12]
    RAMB36_X5Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.104    38.958    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -17.934    
  -------------------------------------------------------------------
                         slack                                 20.582    

Slack (MET) :             21.276ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.173ns  (logic 6.396ns (35.196%)  route 11.777ns (64.804%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.281    16.663    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.124    16.787 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.441    17.228    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.104    38.947    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.504    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.504    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                 21.276    

Slack (MET) :             21.284ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.174ns  (logic 6.396ns (35.194%)  route 11.778ns (64.806%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.142    16.524    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y14        LUT6 (Prop_lut6_I1_O)        0.124    16.648 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.581    17.229    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/enb_array[68]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.104    38.956    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                 21.284    

Slack (MET) :             21.335ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.108ns  (logic 6.396ns (35.321%)  route 11.712ns (64.679%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 r  addrb0/P[13]
                         net (fo=61, routed)          9.216    16.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y27        LUT6 (Prop_lut6_I3_O)        0.124    16.722 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.441    17.163    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.643    38.569    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.104    38.941    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.498    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.498    
                         arrival time                         -17.163    
  -------------------------------------------------------------------
                         slack                                 21.335    

Slack (MET) :             21.458ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.003ns  (logic 6.396ns (35.528%)  route 11.607ns (64.472%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          8.565    15.947    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y14        LUT6 (Prop_lut6_I1_O)        0.124    16.071 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.987    17.058    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.063    
                         clock uncertainty           -0.104    38.959    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.516    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                 21.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.070    -0.516    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.066    -0.520    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.323    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.059    -0.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.150%)  route 0.202ns (58.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.202    -0.260    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.070    -0.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.601%)  route 0.182ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.182    -0.279    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X58Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.841    -0.844    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.059    -0.532    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.865%)  route 0.152ns (42.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X38Y47         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.152    -0.301    vga/hcount[1]
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  vga/addrb0_i_10/O
                         net (fo=2, routed)           0.000    -0.256    vga/D[2]
    SLICE_X39Y46         FDRE                                         r  vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X39Y46         FDRE                                         r  vga/hcounter_reg[2]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.512    vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.214    -0.248    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.066    -0.504    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.201    -0.253    vga/Q[0]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.043    -0.210 r  vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/plusOp[1]
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.131    -0.487    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.201    -0.253    vga/Q[0]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.043    -0.210 r  vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/plusOp[3]
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.131    -0.487    vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/hcounter_reg[8]/Q
                         net (fo=18, routed)          0.200    -0.254    vga/hcount[8]
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  vga/addrb0_i_4/O
                         net (fo=2, routed)           0.000    -0.209    vga/D[8]
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120    -0.498    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y41     vga/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y40     vga/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     vga/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y47     vga/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y47     vga/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     vga/hcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y41     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y40     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      177.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.184ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.434ns  (logic 7.605ns (33.900%)  route 14.829ns (66.100%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 f  camctl/left_i_3/O
                         net (fo=54, routed)         11.889    20.387    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y139       LUT6 (Prop_lut6_I5_O)        0.348    20.735 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.725    21.460    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                177.184    

Slack (MET) :             177.244ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.367ns  (logic 7.355ns (32.883%)  route 15.012ns (67.117%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         12.167    20.828    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I4_O)        0.124    20.952 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.441    21.394    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.138   199.081    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -21.394    
  -------------------------------------------------------------------
                         slack                                177.244    

Slack (MET) :             177.361ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.254ns  (logic 7.355ns (33.050%)  route 14.899ns (66.950%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         12.054    20.715    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y137       LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    21.281    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -21.281    
  -------------------------------------------------------------------
                         slack                                177.361    

Slack (MET) :             177.926ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.675ns  (logic 7.605ns (35.087%)  route 14.070ns (64.913%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 f  camctl/left_i_3/O
                         net (fo=54, routed)         11.414    19.912    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.348    20.260 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    20.701    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.138   199.070    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.627    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.627    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                177.926    

Slack (MET) :             178.065ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.541ns  (logic 7.355ns (34.144%)  route 14.186ns (65.856%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  camctl/left_i_5/O
                         net (fo=54, routed)         11.341    20.002    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I3_O)        0.124    20.126 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    20.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                178.065    

Slack (MET) :             178.380ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.232ns  (logic 7.355ns (34.641%)  route 13.877ns (65.359%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         11.032    19.693    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    20.259    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.138   199.082    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.639    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.639    
                         arrival time                         -20.259    
  -------------------------------------------------------------------
                         slack                                178.380    

Slack (MET) :             178.607ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.000ns  (logic 7.355ns (35.024%)  route 13.645ns (64.976%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  camctl/left_i_5/O
                         net (fo=54, routed)         10.800    19.461    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.585 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.441    20.026    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                178.607    

Slack (MET) :             178.941ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.674ns  (logic 7.605ns (36.785%)  route 13.069ns (63.215%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 r  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 r  camctl/left_i_3/O
                         net (fo=54, routed)         10.414    18.912    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I5_O)        0.348    19.260 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    19.701    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                178.941    

Slack (MET) :             178.947ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.670ns  (logic 7.605ns (36.792%)  route 13.065ns (63.208%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 r  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 r  camctl/left_i_3/O
                         net (fo=54, routed)         10.410    18.907    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y102       LUT6 (Prop_lut6_I5_O)        0.348    19.255 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.441    19.697    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                178.947    

Slack (MET) :             179.158ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 7.355ns (36.257%)  route 12.931ns (63.743%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         10.086    18.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y97        LUT6 (Prop_lut6_I0_O)        0.124    18.871 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    19.312    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.138   198.914    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.471    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.471    
                         arrival time                         -19.312    
  -------------------------------------------------------------------
                         slack                                179.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.833%)  route 0.152ns (42.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.152    -0.313    camctl/image_sel
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.268 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121    -0.494    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.973%)  route 0.134ns (39.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.134    -0.331    camctl/fifo_oe_reg_0[1]
    SLICE_X37Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.286 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.286    camctl/fifo_rrst_i_1_n_0
    SLICE_X37Y69         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.254    -0.615    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091    -0.524    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 camctl/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/fifo_oe_reg/Q
                         net (fo=3, routed)           0.175    -0.291    camctl/fifo_oe
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.043    -0.248 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.248    camctl/fifo_oe_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.240    -0.631    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.133    -0.498    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.178    -0.304    camctl/fifo_oe_reg_0[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.045    -0.259 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.259    camctl/buffer_ready_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.254    -0.606    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.091    -0.515    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.173    -0.316    camctl/pixel[6]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    camctl/pixel[6]_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.092    -0.539    camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.190    -0.298    camctl/num_lines_reg_n_0_[0]
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.042    -0.256 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    camctl/num_lines[0]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.630    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.105    -0.525    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.187    -0.278    camctl/image_sel
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.233    camctl/image_sel_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
                         clock pessimism              0.240    -0.630    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120    -0.510    camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.139    -0.328    camctl/num_lines_reg_n_0_[11]
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.218 r  camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.218    camctl/num_lines0[11]
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.134    -0.497    camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.185    -0.305    camctl/wen_r_reg_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.260    camctl/wen_r_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.241    -0.631    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.091    -0.540    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.200    -0.267    camctl/pixel[3]
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.045    -0.222 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    camctl/pixel[3]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.120    -0.511    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y25     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y25     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y28     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y28     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y18     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y24     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y15     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y26     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y15     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y72     camctl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y72     camctl/pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y72     camctl/pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y72     camctl/pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y72     camctl/pixel_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y72     camctl/pixel_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y59     camctl/buffer_ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y59     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y71     camctl/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y71     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y69     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y70     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y70     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :          147  Failing Endpoints,  Worst Slack       -7.640ns,  Total Violation     -189.041ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.640ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.098ns  (logic 9.536ns (55.772%)  route 7.562ns (44.228%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.770    16.212    disp/line_reg_0_63_0_2/DIA
    SLICE_X50Y48         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.480     8.407    disp/line_reg_0_63_0_2/WCLK
    SLICE_X50Y48         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.577     8.983    
                         clock uncertainty           -0.084     8.900    
    SLICE_X50Y48         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.573    disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -7.640    

Slack (VIOLATED) :        -7.525ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 9.536ns (56.566%)  route 7.322ns (43.434%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.531    15.973    disp/line_reg_192_255_0_2/DIA
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_192_255_0_2/WCLK
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 -7.525    

Slack (VIOLATED) :        -7.510ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.843ns  (logic 9.536ns (56.618%)  route 7.307ns (43.382%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.515    15.957    disp/line_reg_320_383_0_2/DIA
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.447    disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                         -15.957    
  -------------------------------------------------------------------
                         slack                                 -7.510    

Slack (VIOLATED) :        -7.408ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 9.536ns (56.539%)  route 7.330ns (43.461%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.539    15.981    disp/line_reg_128_191_0_2/DIA
    SLICE_X50Y49         RAMD64E                                      r  disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.480     8.407    disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y49         RAMD64E                                      r  disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.577     8.983    
                         clock uncertainty           -0.084     8.900    
    SLICE_X50Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.573    disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 -7.408    

Slack (VIOLATED) :        -7.392ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 9.536ns (57.016%)  route 7.189ns (42.984%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.397    15.839    disp/line_reg_64_127_0_2/DIA
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 -7.392    

Slack (VIOLATED) :        -7.369ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 9.536ns (57.096%)  route 7.166ns (42.904%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.374    15.816    disp/line_reg_256_319_0_2/DIA
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                                 -7.369    

Slack (VIOLATED) :        -5.829ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.154ns  (logic 8.246ns (54.416%)  route 6.908ns (45.584%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.650    14.268    disp/line_reg_320_383_0_2/DIB
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.439    disp/line_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -5.829    

Slack (VIOLATED) :        -5.692ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.017ns  (logic 8.246ns (54.912%)  route 6.771ns (45.088%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.513    14.131    disp/line_reg_256_319_0_2/DIB
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                 -5.692    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.013ns  (logic 8.246ns (54.927%)  route 6.767ns (45.073%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.509    14.127    disp/line_reg_64_127_0_2/DIB
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.551ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.876ns  (logic 8.246ns (55.432%)  route 6.630ns (44.568%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.372    13.990    disp/line_reg_192_255_0_2/DIB
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_192_255_0_2/WCLK
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -5.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.320%)  route 0.172ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/result_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  disp/result_addr_reg[1]/Q
                         net (fo=75, routed)          0.172    -0.280    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.889    -0.795    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.542    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_6_6/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_6_6/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/DP/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.433    disp/line_reg_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_6_6/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_6_6/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/SP/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.433    disp/line_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_7_7/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_7_7/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_7_7/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/DP/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.433    disp/line_reg_256_319_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_7_7/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_7_7/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_7_7/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/SP/CLK
                         clock pessimism              0.255    -0.603    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.433    disp/line_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.311%)  route 0.264ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.692    -0.486    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X96Y100        FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=16, routed)          0.264    -0.058    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X92Y99         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.879    -0.806    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y99         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.502    -0.304    
    SLICE_X92Y99         FDRE (Hold_fdre_C_D)         0.052    -0.252    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.466%)  route 0.254ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.578    -0.601    disp/clk_100MHz
    SLICE_X55Y53         FDRE                                         r  disp/result_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  disp/result_addr_reg[5]/Q
                         net (fo=75, routed)          0.254    -0.218    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X3Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.888    -0.796    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.543    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.414    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 disp/temp5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/temp5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.744%)  route 0.120ns (39.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X37Y59         FDRE                                         r  disp/temp5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/temp5_reg[8]/Q
                         net (fo=8, routed)           0.120    -0.360    disp/temp5[8]
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  disp/temp5[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    disp/temp5[7]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  disp/temp5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X39Y59         FDRE                                         r  disp/temp5_reg[7]/C
                         clock pessimism              0.254    -0.606    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.091    -0.515    disp/temp5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 disp/col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.560    -0.619    disp/clk_100MHz
    SLICE_X49Y47         FDRE                                         r  disp/col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/col_count_reg[4]/Q
                         net (fo=126, routed)         0.303    -0.175    disp/line_reg_192_255_6_6/A4
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.828    -0.857    disp/line_reg_192_255_6_6/WCLK
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/DP/CLK
                         clock pessimism              0.273    -0.584    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.384    disp/line_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 disp/col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.560    -0.619    disp/clk_100MHz
    SLICE_X49Y47         FDRE                                         r  disp/col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/col_count_reg[4]/Q
                         net (fo=126, routed)         0.303    -0.175    disp/line_reg_192_255_6_6/A4
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.828    -0.857    disp/line_reg_192_255_6_6/WCLK
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.273    -0.584    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.384    disp/line_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y25     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y25     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y28     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X58Y58     disp/SAD_diffs0_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y46     disp/line_reg_64_127_6_6/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y46     disp/line_reg_64_127_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     disp/line_reg_0_63_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     disp/line_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     disp/line_reg_0_63_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y48     disp/line_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50     disp/line_reg_192_255_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50     disp/line_reg_192_255_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50     disp/line_reg_192_255_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y50     disp/line_reg_192_255_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y50     disp/line_reg_192_255_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X54Y50     disp/line_reg_192_255_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.262ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.773ns (35.004%)  route 1.435ns (64.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.829     0.561    init_count_reg__0[1]
    SLICE_X112Y61        LUT3 (Prop_lut3_I1_O)        0.295     0.856 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.462    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.724    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 39.262    

Slack (MET) :             39.313ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.774ns (38.323%)  route 1.246ns (61.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.273    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 39.313    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             40.056ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.803ns (49.517%)  route 0.819ns (50.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.819     0.550    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.875 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.875    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 40.056    

Slack (MET) :             40.119ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.642ns (42.235%)  route 0.878ns (57.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.878     0.649    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.773 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.773    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 40.119    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.451ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.642ns (54.172%)  route 0.543ns (45.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.543     0.315    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.439 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 40.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.158 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.422    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.193    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.150 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.412    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.193    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.148 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.423    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.288    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.045    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.473    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.559    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.627%)  route 0.293ns (58.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147    -0.040    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.569    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.528    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X113Y61    init_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X112Y61    init_count_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y61    init_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y61    init_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.082ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.348ns  (logic 6.396ns (31.434%)  route 13.952ns (68.566%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         11.172    18.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y59        LUT6 (Prop_lut6_I3_O)        0.124    18.678 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.725    19.403    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.646    38.572    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -19.403    
  -------------------------------------------------------------------
                         slack                                 19.082    

Slack (MET) :             19.537ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.896ns  (logic 6.396ns (32.147%)  route 13.500ns (67.853%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         11.004    18.386    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124    18.510 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.441    18.952    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                 19.537    

Slack (MET) :             19.819ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.612ns  (logic 6.396ns (32.612%)  route 13.216ns (67.388%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.720    18.102    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y57        LUT6 (Prop_lut6_I2_O)        0.124    18.226 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    18.668    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.648    38.574    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.036    
                         clock uncertainty           -0.106    38.930    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.487    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -18.668    
  -------------------------------------------------------------------
                         slack                                 19.819    

Slack (MET) :             20.550ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.905ns  (logic 6.396ns (33.832%)  route 12.509ns (66.168%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.013    17.395    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y42        LUT6 (Prop_lut6_I2_O)        0.124    17.519 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.441    17.961    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[8]
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -17.961    
  -------------------------------------------------------------------
                         slack                                 20.550    

Slack (MET) :             20.551ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.901ns  (logic 6.396ns (33.839%)  route 12.505ns (66.160%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.009    17.391    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y37        LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.441    17.956    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y7          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    38.581    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.057    
                         clock uncertainty           -0.106    38.951    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.508    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                         -17.956    
  -------------------------------------------------------------------
                         slack                                 20.551    

Slack (MET) :             20.579ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.878ns  (logic 6.396ns (33.880%)  route 12.482ns (66.120%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.986    17.368    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y47        LUT6 (Prop_lut6_I2_O)        0.124    17.492 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.441    17.934    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[12]
    RAMB36_X5Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.934    
  -------------------------------------------------------------------
                         slack                                 20.579    

Slack (MET) :             21.274ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.173ns  (logic 6.396ns (35.196%)  route 11.777ns (64.804%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.281    16.663    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.124    16.787 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.441    17.228    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                 21.274    

Slack (MET) :             21.282ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.174ns  (logic 6.396ns (35.194%)  route 11.778ns (64.806%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.142    16.524    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y14        LUT6 (Prop_lut6_I1_O)        0.124    16.648 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.581    17.229    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/enb_array[68]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                 21.282    

Slack (MET) :             21.332ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.108ns  (logic 6.396ns (35.321%)  route 11.712ns (64.679%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 r  addrb0/P[13]
                         net (fo=61, routed)          9.216    16.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y27        LUT6 (Prop_lut6_I3_O)        0.124    16.722 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.441    17.163    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.643    38.569    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -17.163    
  -------------------------------------------------------------------
                         slack                                 21.332    

Slack (MET) :             21.456ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.003ns  (logic 6.396ns (35.528%)  route 11.607ns (64.472%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          8.565    15.947    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y14        LUT6 (Prop_lut6_I1_O)        0.124    16.071 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.987    17.058    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.063    
                         clock uncertainty           -0.106    38.957    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.514    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                 21.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.070    -0.516    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.586    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.066    -0.520    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.323    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.059    -0.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.150%)  route 0.202ns (58.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.202    -0.260    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.070    -0.500    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.601%)  route 0.182ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.182    -0.279    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X58Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.841    -0.844    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.253    -0.591    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.059    -0.532    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.865%)  route 0.152ns (42.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X38Y47         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.152    -0.301    vga/hcount[1]
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  vga/addrb0_i_10/O
                         net (fo=2, routed)           0.000    -0.256    vga/D[2]
    SLICE_X39Y46         FDRE                                         r  vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X39Y46         FDRE                                         r  vga/hcounter_reg[2]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.512    vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.214    -0.248    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.273    -0.570    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.066    -0.504    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.201    -0.253    vga/Q[0]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.043    -0.210 r  vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/plusOp[1]
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.131    -0.487    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.201    -0.253    vga/Q[0]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.043    -0.210 r  vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/plusOp[3]
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.131    -0.487    vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/hcounter_reg[8]/Q
                         net (fo=18, routed)          0.200    -0.254    vga/hcount[8]
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  vga/addrb0_i_4/O
                         net (fo=2, routed)           0.000    -0.209    vga/D[8]
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120    -0.498    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y0      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y1      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y13     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y12     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y41     vga/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y40     vga/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     vga/blank_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y48     vga/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y47     vga/hcounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y47     vga/hcounter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y47     vga/hcounter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y41     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y40     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y31     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y40     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      177.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.179ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.434ns  (logic 7.605ns (33.900%)  route 14.829ns (66.100%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 f  camctl/left_i_3/O
                         net (fo=54, routed)         11.889    20.387    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y139       LUT6 (Prop_lut6_I5_O)        0.348    20.735 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.725    21.460    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                177.179    

Slack (MET) :             177.240ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.367ns  (logic 7.355ns (32.883%)  route 15.012ns (67.117%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         12.167    20.828    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I4_O)        0.124    20.952 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.441    21.394    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -21.394    
  -------------------------------------------------------------------
                         slack                                177.240    

Slack (MET) :             177.357ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.254ns  (logic 7.355ns (33.050%)  route 14.899ns (66.950%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         12.054    20.715    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y137       LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    21.281    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -21.281    
  -------------------------------------------------------------------
                         slack                                177.357    

Slack (MET) :             177.921ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.675ns  (logic 7.605ns (35.087%)  route 14.070ns (64.913%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 f  camctl/left_i_3/O
                         net (fo=54, routed)         11.414    19.912    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.348    20.260 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    20.701    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                177.921    

Slack (MET) :             178.061ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.541ns  (logic 7.355ns (34.144%)  route 14.186ns (65.856%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  camctl/left_i_5/O
                         net (fo=54, routed)         11.341    20.002    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I3_O)        0.124    20.126 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    20.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                178.061    

Slack (MET) :             178.376ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.232ns  (logic 7.355ns (34.641%)  route 13.877ns (65.359%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         11.032    19.693    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    20.259    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -20.259    
  -------------------------------------------------------------------
                         slack                                178.376    

Slack (MET) :             178.603ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.000ns  (logic 7.355ns (35.024%)  route 13.645ns (64.976%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  camctl/left_i_5/O
                         net (fo=54, routed)         10.800    19.461    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.585 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.441    20.026    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                178.603    

Slack (MET) :             178.937ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.674ns  (logic 7.605ns (36.785%)  route 13.069ns (63.215%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 r  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 r  camctl/left_i_3/O
                         net (fo=54, routed)         10.414    18.912    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I5_O)        0.348    19.260 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    19.701    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                178.937    

Slack (MET) :             178.943ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.670ns  (logic 7.605ns (36.792%)  route 13.065ns (63.208%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 r  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 r  camctl/left_i_3/O
                         net (fo=54, routed)         10.410    18.907    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y102       LUT6 (Prop_lut6_I5_O)        0.348    19.255 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.441    19.697    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                178.943    

Slack (MET) :             179.154ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 7.355ns (36.257%)  route 12.931ns (63.743%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         10.086    18.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y97        LUT6 (Prop_lut6_I0_O)        0.124    18.871 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    19.312    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.312    
  -------------------------------------------------------------------
                         slack                                179.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.833%)  route 0.152ns (42.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.152    -0.313    camctl/image_sel
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.268 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121    -0.494    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.973%)  route 0.134ns (39.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.134    -0.331    camctl/fifo_oe_reg_0[1]
    SLICE_X37Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.286 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.286    camctl/fifo_rrst_i_1_n_0
    SLICE_X37Y69         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.254    -0.615    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091    -0.524    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 camctl/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/fifo_oe_reg/Q
                         net (fo=3, routed)           0.175    -0.291    camctl/fifo_oe
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.043    -0.248 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.248    camctl/fifo_oe_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.240    -0.631    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.133    -0.498    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.178    -0.304    camctl/fifo_oe_reg_0[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.045    -0.259 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.259    camctl/buffer_ready_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.254    -0.606    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.091    -0.515    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.173    -0.316    camctl/pixel[6]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    camctl/pixel[6]_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.092    -0.539    camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.190    -0.298    camctl/num_lines_reg_n_0_[0]
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.042    -0.256 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    camctl/num_lines[0]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.630    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.105    -0.525    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.187    -0.278    camctl/image_sel
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.233    camctl/image_sel_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
                         clock pessimism              0.240    -0.630    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120    -0.510    camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.139    -0.328    camctl/num_lines_reg_n_0_[11]
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.218 r  camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.218    camctl/num_lines0[11]
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.134    -0.497    camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.185    -0.305    camctl/wen_r_reg_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.260    camctl/wen_r_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.241    -0.631    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.091    -0.540    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.200    -0.267    camctl/pixel[3]
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.045    -0.222 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    camctl/pixel[3]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.241    -0.631    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.120    -0.511    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y25     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y25     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y28     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y17     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y28     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y18     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y24     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X4Y15     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y26     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y15     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y72     camctl/pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y72     camctl/pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y72     camctl/pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y72     camctl/pixel_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X42Y72     camctl/pixel_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X44Y72     camctl/pixel_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y59     camctl/buffer_ready_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y59     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y71     camctl/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y71     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y69     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y70     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y70     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X36Y72     camctl/num_lines_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.304ns (20.216%)  route 5.146ns (79.784%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.129     5.491    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.033    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.304ns (20.988%)  route 4.909ns (79.012%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.892     5.254    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y52         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/clk_100MHz
    SLICE_X51Y52         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.684    
                         clock uncertainty           -0.258     8.426    
    SLICE_X51Y52         FDRE (Setup_fdre_C_CE)      -0.205     8.221    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.188ns (19.641%)  route 4.861ns (80.359%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 r  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.564     3.798    disp/rcnt[2]_i_2_n_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.332     4.130 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.959     5.089    disp/rcnt[1]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.168    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.188ns (19.660%)  route 4.855ns (80.340%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 r  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.567     3.801    disp/rcnt[2]_i_2_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.133 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.950     5.083    disp/rcnt[2]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.168    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.220    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.220    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.220    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.312ns (20.702%)  route 5.026ns (79.298%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 f  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.544     3.778    disp/rcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.332     4.110 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           1.144     5.254    disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.378 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.378    disp/cdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.258     8.494    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.032     8.526    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.337ns (21.014%)  route 5.026ns (78.986%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 f  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.544     3.778    disp/rcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.332     4.110 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           1.144     5.254    disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I3_O)        0.149     5.403 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.403    disp/cdcnt[2]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.258     8.494    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.075     8.569    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.428ns (22.912%)  route 4.805ns (77.088%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.726     3.370    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.326     3.696 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.511     4.207    disp/ccnt[2]_i_4_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.331 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.818     5.149    disp/ccnt[2]_i_3_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.273 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.273    disp/ccnt[1]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)        0.029     8.454    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  3.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.229ns (16.569%)  route 1.153ns (83.431%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.043     0.495 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.265     0.761    disp/current_state[0]_i_1_n_0
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.851    -0.834    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.258    -0.020    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)        -0.001    -0.021    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.366ns (24.325%)  route 1.139ns (75.675%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.134     0.556    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.601 f  disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.063     0.663    disp/pipe[1]_i_7_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.708 r  disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.130     0.838    disp/pipe[1]_i_3_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.883 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.883    disp/pipe[1]_i_1_n_0
    SLICE_X56Y53         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X56Y53         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.092     0.070    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.367ns (22.128%)  route 1.292ns (77.872%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 f  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.134     0.556    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.601 r  disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.210     0.811    disp/pipe[1]_i_7_n_0
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.045     0.856 r  disp/pipe[0]_i_2/O
                         net (fo=1, routed)           0.135     0.991    disp/pipe[0]_i_2_n_0
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.046     1.037 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.037    disp/pipe[0]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y54         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.105     0.081    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.276ns (16.870%)  route 1.360ns (83.130%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.180     0.677    disp/rcnt[0]_i_2_n_0
    SLICE_X54Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.722 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.292     1.015    disp/rcnt[0]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.070     0.021    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.321ns (18.260%)  route 1.437ns (81.740%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.155     0.909    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.954 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.182     1.136    disp/rcnt[8]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X54Y53         FDRE (Hold_fdre_C_R)         0.009    -0.015    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.321ns (18.416%)  route 1.422ns (81.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.121     0.875    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.920 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.201     1.121    disp/rcnt[7]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X54Y53         FDRE (Hold_fdre_C_CE)       -0.016    -0.040    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.380ns (20.336%)  route 1.489ns (79.664%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 f  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 r  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.468     1.140    disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.107     1.247 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.247    disp/rdcnt[0]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.042    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.366ns (19.320%)  route 1.528ns (80.680%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.154     0.908    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.953 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.275     1.228    disp/ccnt[2]_i_3_n_0
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.273 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.273    disp/ccnt[0]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.092     0.043    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.425ns (22.083%)  route 1.500ns (77.917%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.294     0.965    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.107     1.072 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.186     1.258    disp/cdcnt[2]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.303 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.303    disp/rdcnt[1]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.042    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.425ns (22.048%)  route 1.503ns (77.952%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.294     0.965    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.107     1.072 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.189     1.261    disp/cdcnt[2]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.306 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.306    disp/rdcnt[2]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.042    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :          147  Failing Endpoints,  Worst Slack       -7.640ns,  Total Violation     -189.041ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.640ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.098ns  (logic 9.536ns (55.772%)  route 7.562ns (44.228%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.770    16.212    disp/line_reg_0_63_0_2/DIA
    SLICE_X50Y48         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.480     8.407    disp/line_reg_0_63_0_2/WCLK
    SLICE_X50Y48         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.577     8.983    
                         clock uncertainty           -0.084     8.900    
    SLICE_X50Y48         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.573    disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -7.640    

Slack (VIOLATED) :        -7.525ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 9.536ns (56.566%)  route 7.322ns (43.434%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.531    15.973    disp/line_reg_192_255_0_2/DIA
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_192_255_0_2/WCLK
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 -7.525    

Slack (VIOLATED) :        -7.510ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.843ns  (logic 9.536ns (56.618%)  route 7.307ns (43.382%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.515    15.957    disp/line_reg_320_383_0_2/DIA
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.447    disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                         -15.957    
  -------------------------------------------------------------------
                         slack                                 -7.510    

Slack (VIOLATED) :        -7.408ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 9.536ns (56.539%)  route 7.330ns (43.461%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.539    15.981    disp/line_reg_128_191_0_2/DIA
    SLICE_X50Y49         RAMD64E                                      r  disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.480     8.407    disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y49         RAMD64E                                      r  disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.577     8.983    
                         clock uncertainty           -0.084     8.900    
    SLICE_X50Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.573    disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 -7.408    

Slack (VIOLATED) :        -7.392ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 9.536ns (57.016%)  route 7.189ns (42.984%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.397    15.839    disp/line_reg_64_127_0_2/DIA
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 -7.392    

Slack (VIOLATED) :        -7.369ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 9.536ns (57.096%)  route 7.166ns (42.904%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.374    15.816    disp/line_reg_256_319_0_2/DIA
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                                 -7.369    

Slack (VIOLATED) :        -5.829ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.154ns  (logic 8.246ns (54.416%)  route 6.908ns (45.584%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.650    14.268    disp/line_reg_320_383_0_2/DIB
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.439    disp/line_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -5.829    

Slack (VIOLATED) :        -5.692ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.017ns  (logic 8.246ns (54.912%)  route 6.771ns (45.088%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.513    14.131    disp/line_reg_256_319_0_2/DIB
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                 -5.692    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.013ns  (logic 8.246ns (54.927%)  route 6.767ns (45.073%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.509    14.127    disp/line_reg_64_127_0_2/DIB
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.551ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.876ns  (logic 8.246ns (55.432%)  route 6.630ns (44.568%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.372    13.990    disp/line_reg_192_255_0_2/DIB
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_192_255_0_2/WCLK
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -5.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.320%)  route 0.172ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/result_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  disp/result_addr_reg[1]/Q
                         net (fo=75, routed)          0.172    -0.280    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.889    -0.795    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.084    -0.459    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.329    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_6_6/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_6_6/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/DP/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.349    disp/line_reg_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_6_6/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_6_6/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/SP/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.349    disp/line_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_7_7/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_7_7/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_7_7/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/DP/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.349    disp/line_reg_256_319_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_7_7/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_7_7/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_7_7/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/SP/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.349    disp/line_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.311%)  route 0.264ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.692    -0.486    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X96Y100        FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=16, routed)          0.264    -0.058    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X92Y99         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.879    -0.806    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y99         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.502    -0.304    
                         clock uncertainty            0.084    -0.221    
    SLICE_X92Y99         FDRE (Hold_fdre_C_D)         0.052    -0.169    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.466%)  route 0.254ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.578    -0.601    disp/clk_100MHz
    SLICE_X55Y53         FDRE                                         r  disp/result_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  disp/result_addr_reg[5]/Q
                         net (fo=75, routed)          0.254    -0.218    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X3Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.888    -0.796    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.084    -0.460    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.331    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 disp/temp5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/temp5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.744%)  route 0.120ns (39.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X37Y59         FDRE                                         r  disp/temp5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/temp5_reg[8]/Q
                         net (fo=8, routed)           0.120    -0.360    disp/temp5[8]
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  disp/temp5[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    disp/temp5[7]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  disp/temp5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X39Y59         FDRE                                         r  disp/temp5_reg[7]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.084    -0.522    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.091    -0.431    disp/temp5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 disp/col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.560    -0.619    disp/clk_100MHz
    SLICE_X49Y47         FDRE                                         r  disp/col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/col_count_reg[4]/Q
                         net (fo=126, routed)         0.303    -0.175    disp/line_reg_192_255_6_6/A4
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.828    -0.857    disp/line_reg_192_255_6_6/WCLK
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/DP/CLK
                         clock pessimism              0.273    -0.584    
                         clock uncertainty            0.084    -0.500    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.300    disp/line_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 disp/col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.560    -0.619    disp/clk_100MHz
    SLICE_X49Y47         FDRE                                         r  disp/col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/col_count_reg[4]/Q
                         net (fo=126, routed)         0.303    -0.175    disp/line_reg_192_255_6_6/A4
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.828    -0.857    disp/line_reg_192_255_6_6/WCLK
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.273    -0.584    
                         clock uncertainty            0.084    -0.500    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.300    disp/line_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.304ns (20.216%)  route 5.146ns (79.784%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.129     5.491    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.029    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.304ns (20.988%)  route 4.909ns (79.012%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.892     5.254    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y52         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/clk_100MHz
    SLICE_X51Y52         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.684    
                         clock uncertainty           -0.262     8.422    
    SLICE_X51Y52         FDRE (Setup_fdre_C_CE)      -0.205     8.217    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.188ns (19.641%)  route 4.861ns (80.359%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 r  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.564     3.798    disp/rcnt[2]_i_2_n_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.332     4.130 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.959     5.089    disp/rcnt[1]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.164    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.188ns (19.660%)  route 4.855ns (80.340%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 r  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.567     3.801    disp/rcnt[2]_i_2_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.133 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.950     5.083    disp/rcnt[2]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.164    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.216    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.216    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.216    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.312ns (20.702%)  route 5.026ns (79.298%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 f  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.544     3.778    disp/rcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.332     4.110 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           1.144     5.254    disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.378 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.378    disp/cdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.262     8.490    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.032     8.522    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.337ns (21.014%)  route 5.026ns (78.986%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 f  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.544     3.778    disp/rcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.332     4.110 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           1.144     5.254    disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I3_O)        0.149     5.403 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.403    disp/cdcnt[2]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.262     8.490    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.075     8.565    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.428ns (22.912%)  route 4.805ns (77.088%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.726     3.370    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.326     3.696 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.511     4.207    disp/ccnt[2]_i_4_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.331 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.818     5.149    disp/ccnt[2]_i_3_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.273 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.273    disp/ccnt[1]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)        0.029     8.450    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  3.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.229ns (16.569%)  route 1.153ns (83.431%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.043     0.495 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.265     0.761    disp/current_state[0]_i_1_n_0
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.851    -0.834    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.262    -0.016    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)        -0.001    -0.017    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.366ns (24.325%)  route 1.139ns (75.675%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.134     0.556    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.601 f  disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.063     0.663    disp/pipe[1]_i_7_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.708 r  disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.130     0.838    disp/pipe[1]_i_3_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.883 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.883    disp/pipe[1]_i_1_n_0
    SLICE_X56Y53         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X56Y53         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.092     0.074    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.367ns (22.128%)  route 1.292ns (77.872%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 f  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.134     0.556    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.601 r  disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.210     0.811    disp/pipe[1]_i_7_n_0
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.045     0.856 r  disp/pipe[0]_i_2/O
                         net (fo=1, routed)           0.135     0.991    disp/pipe[0]_i_2_n_0
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.046     1.037 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.037    disp/pipe[0]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y54         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.105     0.085    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.276ns (16.870%)  route 1.360ns (83.130%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.180     0.677    disp/rcnt[0]_i_2_n_0
    SLICE_X54Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.722 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.292     1.015    disp/rcnt[0]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.070     0.025    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.321ns (18.260%)  route 1.437ns (81.740%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.155     0.909    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.954 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.182     1.136    disp/rcnt[8]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X54Y53         FDRE (Hold_fdre_C_R)         0.009    -0.011    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.321ns (18.416%)  route 1.422ns (81.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.121     0.875    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.920 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.201     1.121    disp/rcnt[7]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X54Y53         FDRE (Hold_fdre_C_CE)       -0.016    -0.036    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.380ns (20.336%)  route 1.489ns (79.664%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 f  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 r  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.468     1.140    disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.107     1.247 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.247    disp/rdcnt[0]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.226ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.366ns (19.320%)  route 1.528ns (80.680%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.154     0.908    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.953 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.275     1.228    disp/ccnt[2]_i_3_n_0
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.273 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.273    disp/ccnt[0]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.092     0.047    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.425ns (22.083%)  route 1.500ns (77.917%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.294     0.965    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.107     1.072 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.186     1.258    disp/cdcnt[2]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.303 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.303    disp/rdcnt[1]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.425ns (22.048%)  route 1.503ns (77.952%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.294     0.965    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.107     1.072 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.189     1.261    disp/cdcnt[2]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.306 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.306    disp/rdcnt[2]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       39.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.262ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.773ns (35.004%)  route 1.435ns (64.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.829     0.561    init_count_reg__0[1]
    SLICE_X112Y61        LUT3 (Prop_lut3_I1_O)        0.295     0.856 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.462    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.724    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 39.262    

Slack (MET) :             39.313ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.774ns (38.323%)  route 1.246ns (61.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.273    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 39.313    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             40.056ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.803ns (49.517%)  route 0.819ns (50.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.819     0.550    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.875 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.875    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 40.056    

Slack (MET) :             40.119ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.642ns (42.235%)  route 0.878ns (57.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.878     0.649    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.773 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.773    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 40.119    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.451ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.642ns (54.172%)  route 0.543ns (45.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.543     0.315    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.439 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 40.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.158 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.193    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.150 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.193    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.148 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.288    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.045    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.365    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.627%)  route 0.293ns (58.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147    -0.040    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       19.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.082ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.348ns  (logic 6.396ns (31.434%)  route 13.952ns (68.566%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         11.172    18.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y59        LUT6 (Prop_lut6_I3_O)        0.124    18.678 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.725    19.403    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.646    38.572    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -19.403    
  -------------------------------------------------------------------
                         slack                                 19.082    

Slack (MET) :             19.537ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.896ns  (logic 6.396ns (32.147%)  route 13.500ns (67.853%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         11.004    18.386    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124    18.510 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.441    18.952    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                 19.537    

Slack (MET) :             19.819ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.612ns  (logic 6.396ns (32.612%)  route 13.216ns (67.388%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.720    18.102    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y57        LUT6 (Prop_lut6_I2_O)        0.124    18.226 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    18.668    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.648    38.574    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.036    
                         clock uncertainty           -0.106    38.930    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.487    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -18.668    
  -------------------------------------------------------------------
                         slack                                 19.819    

Slack (MET) :             20.550ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.905ns  (logic 6.396ns (33.832%)  route 12.509ns (66.168%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.013    17.395    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y42        LUT6 (Prop_lut6_I2_O)        0.124    17.519 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.441    17.961    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[8]
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -17.961    
  -------------------------------------------------------------------
                         slack                                 20.550    

Slack (MET) :             20.551ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.901ns  (logic 6.396ns (33.839%)  route 12.505ns (66.160%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.009    17.391    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y37        LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.441    17.956    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y7          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    38.581    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.057    
                         clock uncertainty           -0.106    38.951    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.508    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                         -17.956    
  -------------------------------------------------------------------
                         slack                                 20.551    

Slack (MET) :             20.579ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.878ns  (logic 6.396ns (33.880%)  route 12.482ns (66.120%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.986    17.368    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y47        LUT6 (Prop_lut6_I2_O)        0.124    17.492 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.441    17.934    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[12]
    RAMB36_X5Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.934    
  -------------------------------------------------------------------
                         slack                                 20.579    

Slack (MET) :             21.274ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.173ns  (logic 6.396ns (35.196%)  route 11.777ns (64.804%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.281    16.663    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.124    16.787 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.441    17.228    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                 21.274    

Slack (MET) :             21.282ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.174ns  (logic 6.396ns (35.194%)  route 11.778ns (64.806%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.142    16.524    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y14        LUT6 (Prop_lut6_I1_O)        0.124    16.648 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.581    17.229    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/enb_array[68]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                 21.282    

Slack (MET) :             21.332ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.108ns  (logic 6.396ns (35.321%)  route 11.712ns (64.679%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 r  addrb0/P[13]
                         net (fo=61, routed)          9.216    16.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y27        LUT6 (Prop_lut6_I3_O)        0.124    16.722 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.441    17.163    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.643    38.569    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -17.163    
  -------------------------------------------------------------------
                         slack                                 21.332    

Slack (MET) :             21.456ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.003ns  (logic 6.396ns (35.528%)  route 11.607ns (64.472%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          8.565    15.947    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y14        LUT6 (Prop_lut6_I1_O)        0.124    16.071 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.987    17.058    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.063    
                         clock uncertainty           -0.106    38.957    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.514    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                 21.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.070    -0.409    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.066    -0.413    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.323    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.059    -0.433    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.150%)  route 0.202ns (58.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.202    -0.260    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.273    -0.570    
                         clock uncertainty            0.106    -0.463    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.070    -0.393    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.601%)  route 0.182ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.182    -0.279    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X58Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.841    -0.844    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.106    -0.484    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.059    -0.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.865%)  route 0.152ns (42.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X38Y47         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.152    -0.301    vga/hcount[1]
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  vga/addrb0_i_10/O
                         net (fo=2, routed)           0.000    -0.256    vga/D[2]
    SLICE_X39Y46         FDRE                                         r  vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X39Y46         FDRE                                         r  vga/hcounter_reg[2]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.106    -0.496    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.405    vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.214    -0.248    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.273    -0.570    
                         clock uncertainty            0.106    -0.463    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.066    -0.397    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.201    -0.253    vga/Q[0]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.043    -0.210 r  vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/plusOp[1]
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.131    -0.380    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.201    -0.253    vga/Q[0]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.043    -0.210 r  vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/plusOp[3]
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.131    -0.380    vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/hcounter_reg[8]/Q
                         net (fo=18, routed)          0.200    -0.254    vga/hcount[8]
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  vga/addrb0_i_4/O
                         net (fo=2, routed)           0.000    -0.209    vga/D[8]
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120    -0.391    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        4.558ns  (logic 0.704ns (15.446%)  route 3.854ns (84.554%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          3.077   192.648    disp/LEDs_OBUF[0]
    SLICE_X39Y60         LUT3 (Prop_lut3_I1_O)        0.124   192.772 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.777   193.549    camctl/LEDs_OBUF[3]
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124   193.673 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   193.673    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.081   198.508    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.508    
                         arrival time                        -193.673    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        4.067ns  (logic 0.608ns (14.949%)  route 3.459ns (85.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          3.077   192.648    disp/LEDs_OBUF[0]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.152   192.800 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.383   193.183    camctl/current_state_reg[2]
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.258   198.436    
    SLICE_X39Y60         FDRE (Setup_fdre_C_CE)      -0.413   198.023    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.023    
                         arrival time                        -193.183    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.602%)  route 2.715ns (82.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.715   192.286    camctl/LEDs_OBUF[0]
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124   192.410 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.410    camctl/next_state[0]
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.258   198.436    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029   198.465    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                        -192.410    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.143%)  route 0.966ns (83.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.966     0.509    camctl/LEDs_OBUF[2]
    SLICE_X40Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.554 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.554    camctl/next_state[0]
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     0.044    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.190ns (13.878%)  route 1.179ns (86.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.060     0.602    disp/LEDs_OBUF[2]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.049     0.651 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.120     0.771    camctl/current_state_reg[2]
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X39Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.153    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.231ns (14.514%)  route 1.361ns (85.486%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.060     0.602    disp/LEDs_OBUF[2]
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.647 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.301     0.948    camctl/LEDs_OBUF[3]
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.993 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.993    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.258    -0.055    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     0.066    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.927    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        4.558ns  (logic 0.704ns (15.446%)  route 3.854ns (84.554%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          3.077   192.648    disp/LEDs_OBUF[0]
    SLICE_X39Y60         LUT3 (Prop_lut3_I1_O)        0.124   192.772 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.777   193.549    camctl/LEDs_OBUF[3]
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124   193.673 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   193.673    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.258   198.427    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.081   198.508    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.508    
                         arrival time                        -193.673    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        4.067ns  (logic 0.608ns (14.949%)  route 3.459ns (85.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          3.077   192.648    disp/LEDs_OBUF[0]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.152   192.800 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.383   193.183    camctl/current_state_reg[2]
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.258   198.436    
    SLICE_X39Y60         FDRE (Setup_fdre_C_CE)      -0.413   198.023    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.023    
                         arrival time                        -193.183    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.602%)  route 2.715ns (82.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.715   192.286    camctl/LEDs_OBUF[0]
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124   192.410 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.410    camctl/next_state[0]
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.258   198.436    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029   198.465    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                        -192.410    
  -------------------------------------------------------------------
                         slack                                  6.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.143%)  route 0.966ns (83.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.966     0.509    camctl/LEDs_OBUF[2]
    SLICE_X40Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.554 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.554    camctl/next_state[0]
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     0.044    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.190ns (13.878%)  route 1.179ns (86.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.060     0.602    disp/LEDs_OBUF[2]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.049     0.651 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.120     0.771    camctl/current_state_reg[2]
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.258    -0.047    
    SLICE_X39Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.153    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.231ns (14.514%)  route 1.361ns (85.486%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.060     0.602    disp/LEDs_OBUF[2]
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.647 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.301     0.948    camctl/LEDs_OBUF[3]
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.993 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.993    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.258    -0.055    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     0.066    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.927    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      177.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.179ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.434ns  (logic 7.605ns (33.900%)  route 14.829ns (66.100%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 f  camctl/left_i_3/O
                         net (fo=54, routed)         11.889    20.387    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y139       LUT6 (Prop_lut6_I5_O)        0.348    20.735 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.725    21.460    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                177.179    

Slack (MET) :             177.240ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.367ns  (logic 7.355ns (32.883%)  route 15.012ns (67.117%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         12.167    20.828    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I4_O)        0.124    20.952 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.441    21.394    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -21.394    
  -------------------------------------------------------------------
                         slack                                177.240    

Slack (MET) :             177.357ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.254ns  (logic 7.355ns (33.050%)  route 14.899ns (66.950%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         12.054    20.715    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y137       LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    21.281    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -21.281    
  -------------------------------------------------------------------
                         slack                                177.357    

Slack (MET) :             177.921ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.675ns  (logic 7.605ns (35.087%)  route 14.070ns (64.913%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 f  camctl/left_i_3/O
                         net (fo=54, routed)         11.414    19.912    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.348    20.260 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    20.701    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                177.921    

Slack (MET) :             178.061ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.541ns  (logic 7.355ns (34.144%)  route 14.186ns (65.856%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  camctl/left_i_5/O
                         net (fo=54, routed)         11.341    20.002    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I3_O)        0.124    20.126 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    20.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                178.061    

Slack (MET) :             178.376ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.232ns  (logic 7.355ns (34.641%)  route 13.877ns (65.359%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         11.032    19.693    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    20.259    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -20.259    
  -------------------------------------------------------------------
                         slack                                178.376    

Slack (MET) :             178.603ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.000ns  (logic 7.355ns (35.024%)  route 13.645ns (64.976%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  camctl/left_i_5/O
                         net (fo=54, routed)         10.800    19.461    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.585 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.441    20.026    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                178.603    

Slack (MET) :             178.937ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.674ns  (logic 7.605ns (36.785%)  route 13.069ns (63.215%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 r  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 r  camctl/left_i_3/O
                         net (fo=54, routed)         10.414    18.912    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I5_O)        0.348    19.260 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    19.701    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                178.937    

Slack (MET) :             178.943ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.670ns  (logic 7.605ns (36.792%)  route 13.065ns (63.208%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 r  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 r  camctl/left_i_3/O
                         net (fo=54, routed)         10.410    18.907    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y102       LUT6 (Prop_lut6_I5_O)        0.348    19.255 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.441    19.697    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                178.943    

Slack (MET) :             179.154ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 7.355ns (36.257%)  route 12.931ns (63.743%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         10.086    18.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y97        LUT6 (Prop_lut6_I0_O)        0.124    18.871 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    19.312    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.312    
  -------------------------------------------------------------------
                         slack                                179.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.833%)  route 0.152ns (42.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.152    -0.313    camctl/image_sel
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.268 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121    -0.351    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.973%)  route 0.134ns (39.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.134    -0.331    camctl/fifo_oe_reg_0[1]
    SLICE_X37Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.286 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.286    camctl/fifo_rrst_i_1_n_0
    SLICE_X37Y69         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091    -0.381    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 camctl/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/fifo_oe_reg/Q
                         net (fo=3, routed)           0.175    -0.291    camctl/fifo_oe
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.043    -0.248 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.248    camctl/fifo_oe_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.240    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.133    -0.355    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.178    -0.304    camctl/fifo_oe_reg_0[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.045    -0.259 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.259    camctl/buffer_ready_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.142    -0.463    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.091    -0.372    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.173    -0.316    camctl/pixel[6]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    camctl/pixel[6]_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.092    -0.396    camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.190    -0.298    camctl/num_lines_reg_n_0_[0]
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.042    -0.256 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    camctl/num_lines[0]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.105    -0.382    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.187    -0.278    camctl/image_sel
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.233    camctl/image_sel_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120    -0.367    camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.139    -0.328    camctl/num_lines_reg_n_0_[11]
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.218 r  camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.218    camctl/num_lines0[11]
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.134    -0.354    camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.185    -0.305    camctl/wen_r_reg_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.260    camctl/wen_r_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.091    -0.397    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.200    -0.267    camctl/pixel[3]
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.045    -0.222 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    camctl/pixel[3]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.120    -0.368    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :          147  Failing Endpoints,  Worst Slack       -7.640ns,  Total Violation     -189.041ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.640ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_0_63_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        17.098ns  (logic 9.536ns (55.772%)  route 7.562ns (44.228%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.770    16.212    disp/line_reg_0_63_0_2/DIA
    SLICE_X50Y48         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.480     8.407    disp/line_reg_0_63_0_2/WCLK
    SLICE_X50Y48         RAMD64E                                      r  disp/line_reg_0_63_0_2/RAMA/CLK
                         clock pessimism              0.577     8.983    
                         clock uncertainty           -0.084     8.900    
    SLICE_X50Y48         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.573    disp/line_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                         -16.212    
  -------------------------------------------------------------------
                         slack                                 -7.640    

Slack (VIOLATED) :        -7.525ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.858ns  (logic 9.536ns (56.566%)  route 7.322ns (43.434%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.531    15.973    disp/line_reg_192_255_0_2/DIA
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_192_255_0_2/WCLK
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.973    
  -------------------------------------------------------------------
                         slack                                 -7.525    

Slack (VIOLATED) :        -7.510ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_320_383_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.843ns  (logic 9.536ns (56.618%)  route 7.307ns (43.382%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.515    15.957    disp/line_reg_320_383_0_2/DIA
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMA/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.447    disp/line_reg_320_383_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.447    
                         arrival time                         -15.957    
  -------------------------------------------------------------------
                         slack                                 -7.510    

Slack (VIOLATED) :        -7.408ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_128_191_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.866ns  (logic 9.536ns (56.539%)  route 7.330ns (43.461%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 8.407 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.539    15.981    disp/line_reg_128_191_0_2/DIA
    SLICE_X50Y49         RAMD64E                                      r  disp/line_reg_128_191_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.480     8.407    disp/line_reg_128_191_0_2/WCLK
    SLICE_X50Y49         RAMD64E                                      r  disp/line_reg_128_191_0_2/RAMA/CLK
                         clock pessimism              0.577     8.983    
                         clock uncertainty           -0.084     8.900    
    SLICE_X50Y49         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.573    disp/line_reg_128_191_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                         -15.981    
  -------------------------------------------------------------------
                         slack                                 -7.408    

Slack (VIOLATED) :        -7.392ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.725ns  (logic 9.536ns (57.016%)  route 7.189ns (42.984%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.397    15.839    disp/line_reg_64_127_0_2/DIA
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.839    
  -------------------------------------------------------------------
                         slack                                 -7.392    

Slack (VIOLATED) :        -7.369ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 9.536ns (57.096%)  route 7.166ns (42.904%))
  Logic Levels:           31  (CARRY4=23 LUT2=7 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.618    13.525    disp/rgb[3]_5[0]
    SLICE_X52Y48         LUT2 (Prop_lut2_I1_O)        0.329    13.854 r  disp/line_reg_0_63_0_2_i_44/O
                         net (fo=1, routed)           0.000    13.854    disp/line_reg_0_63_0_2_i_44_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.386 r  disp/line_reg_0_63_0_2_i_24/CO[3]
                         net (fo=1, routed)           0.000    14.386    disp/line_reg_0_63_0_2_i_24_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.500 r  disp/line_reg_0_63_0_2_i_16/CO[3]
                         net (fo=1, routed)           0.001    14.500    disp/line_reg_0_63_0_2_i_16_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.771 r  disp/line_reg_0_63_0_2_i_11/CO[0]
                         net (fo=1, routed)           0.298    15.069    disp/line_reg_0_63_0_2_i_11_n_3
    SLICE_X53Y51         LUT2 (Prop_lut2_I0_O)        0.373    15.442 r  disp/line_reg_0_63_0_2_i_1/O
                         net (fo=6, routed)           0.374    15.816    disp/line_reg_256_319_0_2/DIA
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.327     8.448    disp/line_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                         -15.816    
  -------------------------------------------------------------------
                         slack                                 -7.369    

Slack (VIOLATED) :        -5.829ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_320_383_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.154ns  (logic 8.246ns (54.416%)  route 6.908ns (45.584%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.650    14.268    disp/line_reg_320_383_0_2/DIB
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/line_reg_320_383_0_2/WCLK
    SLICE_X50Y53         RAMD64E                                      r  disp/line_reg_320_383_0_2/RAMB/CLK
                         clock pessimism              0.462     8.857    
                         clock uncertainty           -0.084     8.774    
    SLICE_X50Y53         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.439    disp/line_reg_320_383_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.439    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                 -5.829    

Slack (VIOLATED) :        -5.692ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.017ns  (logic 8.246ns (54.912%)  route 6.771ns (45.088%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.513    14.131    disp/line_reg_256_319_0_2/DIB
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_256_319_0_2/WCLK
    SLICE_X50Y52         RAMD64E                                      r  disp/line_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y52         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                 -5.692    

Slack (VIOLATED) :        -5.687ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.013ns  (logic 8.246ns (54.927%)  route 6.767ns (45.073%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.509    14.127    disp/line_reg_64_127_0_2/DIB
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_64_127_0_2/WCLK
    SLICE_X50Y51         RAMD64E                                      r  disp/line_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y51         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 -5.687    

Slack (VIOLATED) :        -5.551ns  (required time - arrival time)
  Source:                 disp/index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.876ns  (logic 8.246ns (55.432%)  route 6.630ns (44.568%))
  Logic Levels:           27  (CARRY4=20 LUT2=6 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.726    -0.886    disp/clk_100MHz
    SLICE_X56Y44         FDRE                                         r  disp/index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.430 r  disp/index_reg[1]/Q
                         net (fo=24, routed)          1.082     0.653    disp/index_reg_n_0_[1]
    SLICE_X56Y44         LUT6 (Prop_lut6_I4_O)        0.124     0.777 r  disp/line_reg_0_63_7_7_i_13/O
                         net (fo=1, routed)           0.561     1.338    disp/line_reg_0_63_7_7_i_13_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.601     1.939 r  disp/line_reg_0_63_7_7_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.939    disp/line_reg_0_63_7_7_i_3_n_0
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.053 r  disp/line_reg_0_63_7_7_i_2/CO[3]
                         net (fo=12, routed)          0.981     3.034    disp/line_reg_0_63_7_7_i_2_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.629 r  disp/line_reg_0_63_3_5_i_26/CO[3]
                         net (fo=1, routed)           0.000     3.629    disp/line_reg_0_63_3_5_i_26_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.746 r  disp/line_reg_0_63_6_6_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.746    disp/line_reg_0_63_6_6_i_3_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.903 r  disp/line_reg_0_63_6_6_i_2/CO[1]
                         net (fo=14, routed)          0.812     4.715    disp/rgb[0][0]
    SLICE_X53Y43         LUT2 (Prop_lut2_I1_O)        0.332     5.047 r  disp/line_reg_0_63_3_5_i_36/O
                         net (fo=1, routed)           0.000     5.047    disp/line_reg_0_63_3_5_i_36_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.597 r  disp/line_reg_0_63_3_5_i_21/CO[3]
                         net (fo=1, routed)           0.000     5.597    disp/line_reg_0_63_3_5_i_21_n_0
    SLICE_X53Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.711 r  disp/line_reg_0_63_3_5_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.711    disp/line_reg_0_63_3_5_i_13_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.868 r  disp/line_reg_0_63_3_5_i_6/CO[1]
                         net (fo=14, routed)          0.668     6.537    disp/rgb[6]_2[0]
    SLICE_X52Y43         LUT2 (Prop_lut2_I1_O)        0.329     6.866 r  disp/line_reg_0_63_3_5_i_33/O
                         net (fo=1, routed)           0.000     6.866    disp/line_reg_0_63_3_5_i_33_n_0
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.416 r  disp/line_reg_0_63_3_5_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.416    disp/line_reg_0_63_3_5_i_16_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.530 r  disp/line_reg_0_63_3_5_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.530    disp/line_reg_0_63_3_5_i_10_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.687 r  disp/line_reg_0_63_3_5_i_5/CO[1]
                         net (fo=14, routed)          0.645     8.332    disp/rgb[6]_5[0]
    SLICE_X51Y44         LUT2 (Prop_lut2_I1_O)        0.329     8.661 r  disp/line_reg_0_63_0_2_i_54/O
                         net (fo=1, routed)           0.000     8.661    disp/line_reg_0_63_0_2_i_54_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.211 r  disp/line_reg_0_63_0_2_i_35/CO[3]
                         net (fo=1, routed)           0.000     9.211    disp/line_reg_0_63_0_2_i_35_n_0
    SLICE_X51Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.325 r  disp/line_reg_0_63_3_5_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.325    disp/line_reg_0_63_3_5_i_7_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.482 r  disp/line_reg_0_63_3_5_i_4/CO[1]
                         net (fo=15, routed)          0.600    10.082    disp/rgb[6]_7[0]
    SLICE_X53Y46         LUT2 (Prop_lut2_I1_O)        0.329    10.411 r  disp/line_reg_0_63_0_2_i_51/O
                         net (fo=1, routed)           0.000    10.411    disp/line_reg_0_63_0_2_i_51_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.961 r  disp/line_reg_0_63_0_2_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.961    disp/line_reg_0_63_0_2_i_30_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.075 r  disp/line_reg_0_63_0_2_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.075    disp/line_reg_0_63_0_2_i_21_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.232 r  disp/line_reg_0_63_0_2_i_14/CO[1]
                         net (fo=14, routed)          0.525    11.757    disp/rgb[3]_2[0]
    SLICE_X51Y47         LUT2 (Prop_lut2_I1_O)        0.329    12.086 r  disp/line_reg_0_63_0_2_i_47/O
                         net (fo=1, routed)           0.000    12.086    disp/line_reg_0_63_0_2_i_47_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.636 r  disp/line_reg_0_63_0_2_i_29/CO[3]
                         net (fo=1, routed)           0.000    12.636    disp/line_reg_0_63_0_2_i_29_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.750 r  disp/line_reg_0_63_0_2_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.750    disp/line_reg_0_63_0_2_i_18_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.907 r  disp/line_reg_0_63_0_2_i_13/CO[1]
                         net (fo=15, routed)          0.382    13.289    disp/rgb[3]_5[0]
    SLICE_X53Y49         LUT2 (Prop_lut2_I0_O)        0.329    13.618 r  disp/line_reg_0_63_0_2_i_2/O
                         net (fo=6, routed)           0.372    13.990    disp/line_reg_192_255_0_2/DIB
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/line_reg_192_255_0_2/WCLK
    SLICE_X50Y50         RAMD64E                                      r  disp/line_reg_192_255_0_2/RAMB/CLK
                         clock pessimism              0.462     8.858    
                         clock uncertainty           -0.084     8.775    
    SLICE_X50Y50         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.335     8.440    disp/line_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          8.440    
                         arrival time                         -13.990    
  -------------------------------------------------------------------
                         slack                                 -5.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.320%)  route 0.172ns (53.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.579    -0.600    disp/clk_100MHz
    SLICE_X54Y52         FDRE                                         r  disp/result_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.148    -0.452 r  disp/result_addr_reg[1]/Q
                         net (fo=75, routed)          0.172    -0.280    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X3Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.889    -0.795    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.084    -0.459    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.130    -0.329    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_6_6/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_6_6/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_6_6/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/DP/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.349    disp/line_reg_256_319_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_6_6/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_6_6/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_6_6/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_6_6/SP/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.349    disp/line_reg_256_319_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_7_7/DP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_7_7/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/DP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_7_7/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/DP/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.349    disp/line_reg_256_319_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 disp/col_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_256_319_7_7/SP/WADR5
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.335%)  route 0.206ns (55.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.561    -0.618    disp/clk_100MHz
    SLICE_X46Y49         FDRE                                         r  disp/col_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  disp/col_count_reg[5]/Q
                         net (fo=120, routed)         0.206    -0.248    disp/line_reg_256_319_7_7/A5
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/SP/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.827    -0.858    disp/line_reg_256_319_7_7/WCLK
    SLICE_X46Y45         RAMD64E                                      r  disp/line_reg_256_319_7_7/SP/CLK
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.084    -0.519    
    SLICE_X46Y45         RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.170    -0.349    disp/line_reg_256_319_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.311%)  route 0.264ns (61.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.502ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.692    -0.486    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X96Y100        FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.322 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=16, routed)          0.264    -0.058    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X92Y99         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.879    -0.806    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y99         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.502    -0.304    
                         clock uncertainty            0.084    -0.221    
    SLICE_X92Y99         FDRE (Hold_fdre_C_D)         0.052    -0.169    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 disp/result_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.466%)  route 0.254ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.578    -0.601    disp/clk_100MHz
    SLICE_X55Y53         FDRE                                         r  disp/result_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.128    -0.473 r  disp/result_addr_reg[5]/Q
                         net (fo=75, routed)          0.254    -0.218    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X3Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.888    -0.796    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.253    -0.543    
                         clock uncertainty            0.084    -0.460    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.331    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 disp/temp5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/temp5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.744%)  route 0.120ns (39.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.557    -0.622    disp/clk_100MHz
    SLICE_X37Y59         FDRE                                         r  disp/temp5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  disp/temp5_reg[8]/Q
                         net (fo=8, routed)           0.120    -0.360    disp/temp5[8]
    SLICE_X39Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  disp/temp5[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    disp/temp5[7]_i_1_n_0
    SLICE_X39Y59         FDRE                                         r  disp/temp5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.825    -0.860    disp/clk_100MHz
    SLICE_X39Y59         FDRE                                         r  disp/temp5_reg[7]/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.084    -0.522    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.091    -0.431    disp/temp5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 disp/col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_6_6/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.560    -0.619    disp/clk_100MHz
    SLICE_X49Y47         FDRE                                         r  disp/col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/col_count_reg[4]/Q
                         net (fo=126, routed)         0.303    -0.175    disp/line_reg_192_255_6_6/A4
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.828    -0.857    disp/line_reg_192_255_6_6/WCLK
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/DP/CLK
                         clock pessimism              0.273    -0.584    
                         clock uncertainty            0.084    -0.500    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.300    disp/line_reg_192_255_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 disp/col_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/line_reg_192_255_6_6/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.757%)  route 0.303ns (68.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.560    -0.619    disp/clk_100MHz
    SLICE_X49Y47         FDRE                                         r  disp/col_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  disp/col_count_reg[4]/Q
                         net (fo=126, routed)         0.303    -0.175    disp/line_reg_192_255_6_6/A4
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.828    -0.857    disp/line_reg_192_255_6_6/WCLK
    SLICE_X46Y47         RAMD64E                                      r  disp/line_reg_192_255_6_6/SP/CLK
                         clock pessimism              0.273    -0.584    
                         clock uncertainty            0.084    -0.500    
    SLICE_X46Y47         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200    -0.300    disp/line_reg_192_255_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.125    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.304ns (20.216%)  route 5.146ns (79.784%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.129     5.491    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.033    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.304ns (20.988%)  route 4.909ns (79.012%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.892     5.254    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y52         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/clk_100MHz
    SLICE_X51Y52         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.684    
                         clock uncertainty           -0.258     8.426    
    SLICE_X51Y52         FDRE (Setup_fdre_C_CE)      -0.205     8.221    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.221    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.188ns (19.641%)  route 4.861ns (80.359%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 r  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.564     3.798    disp/rcnt[2]_i_2_n_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.332     4.130 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.959     5.089    disp/rcnt[1]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.168    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.188ns (19.660%)  route 4.855ns (80.340%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 r  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.567     3.801    disp/rcnt[2]_i_2_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.133 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.950     5.083    disp/rcnt[2]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.258     8.530    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.168    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.168    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.220    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.220    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.220    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.220    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.312ns (20.702%)  route 5.026ns (79.298%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 f  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.544     3.778    disp/rcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.332     4.110 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           1.144     5.254    disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.378 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.378    disp/cdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.258     8.494    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.032     8.526    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.337ns (21.014%)  route 5.026ns (78.986%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 f  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.544     3.778    disp/rcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.332     4.110 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           1.144     5.254    disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I3_O)        0.149     5.403 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.403    disp/cdcnt[2]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.258     8.494    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.075     8.569    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.569    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.428ns (22.912%)  route 4.805ns (77.088%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.726     3.370    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.326     3.696 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.511     4.207    disp/ccnt[2]_i_4_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.331 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.818     5.149    disp/ccnt[2]_i_3_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.273 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.273    disp/ccnt[1]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.258     8.425    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)        0.029     8.454    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  3.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.229ns (16.569%)  route 1.153ns (83.431%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.043     0.495 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.265     0.761    disp/current_state[0]_i_1_n_0
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.851    -0.834    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.258    -0.020    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)        -0.001    -0.021    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.366ns (24.325%)  route 1.139ns (75.675%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.134     0.556    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.601 f  disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.063     0.663    disp/pipe[1]_i_7_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.708 r  disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.130     0.838    disp/pipe[1]_i_3_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.883 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.883    disp/pipe[1]_i_1_n_0
    SLICE_X56Y53         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X56Y53         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.092     0.070    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.367ns (22.128%)  route 1.292ns (77.872%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 f  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.134     0.556    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.601 r  disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.210     0.811    disp/pipe[1]_i_7_n_0
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.045     0.856 r  disp/pipe[0]_i_2/O
                         net (fo=1, routed)           0.135     0.991    disp/pipe[0]_i_2_n_0
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.046     1.037 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.037    disp/pipe[0]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y54         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.105     0.081    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.081    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.994ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.276ns (16.870%)  route 1.360ns (83.130%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.180     0.677    disp/rcnt[0]_i_2_n_0
    SLICE_X54Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.722 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.292     1.015    disp/rcnt[0]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.070     0.021    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.152ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.321ns (18.260%)  route 1.437ns (81.740%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.155     0.909    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.954 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.182     1.136    disp/rcnt[8]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X54Y53         FDRE (Hold_fdre_C_R)         0.009    -0.015    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.321ns (18.416%)  route 1.422ns (81.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.121     0.875    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.920 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.201     1.121    disp/rcnt[7]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.258    -0.024    
    SLICE_X54Y53         FDRE (Hold_fdre_C_CE)       -0.016    -0.040    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.040    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.205ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.380ns (20.336%)  route 1.489ns (79.664%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 f  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 r  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.468     1.140    disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.107     1.247 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.247    disp/rdcnt[0]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.042    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.366ns (19.320%)  route 1.528ns (80.680%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.154     0.908    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.953 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.275     1.228    disp/ccnt[2]_i_3_n_0
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.273 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.273    disp/ccnt[0]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.258    -0.049    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.092     0.043    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.425ns (22.083%)  route 1.500ns (77.917%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.294     0.965    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.107     1.072 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.186     1.258    disp/cdcnt[2]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.303 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.303    disp/rdcnt[1]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.042    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  1.261    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.425ns (22.048%)  route 1.503ns (77.952%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.294     0.965    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.107     1.072 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.189     1.261    disp/cdcnt[2]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.306 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.306    disp/rdcnt[2]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.258    -0.050    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.042    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.264    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.538ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 1.304ns (20.216%)  route 5.146ns (79.784%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          1.129     5.491    disp/rcnt[7]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.029    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.029    
                         arrival time                          -5.491    
  -------------------------------------------------------------------
                         slack                                  2.538    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.304ns (20.988%)  route 4.909ns (79.012%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns = ( 8.396 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.892     5.254    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y52         FDRE                                         r  disp/rcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.470     8.396    disp/clk_100MHz
    SLICE_X51Y52         FDRE                                         r  disp/rcnt_reg[7]/C
                         clock pessimism              0.288     8.684    
                         clock uncertainty           -0.262     8.422    
    SLICE_X51Y52         FDRE (Setup_fdre_C_CE)      -0.205     8.217    disp/rcnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                          -5.254    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 1.188ns (19.641%)  route 4.861ns (80.359%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 r  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.564     3.798    disp/rcnt[2]_i_2_n_0
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.332     4.130 r  disp/rcnt[1]_i_1/O
                         net (fo=2, routed)           0.959     5.089    disp/rcnt[1]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.164    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -5.089    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.043ns  (logic 1.188ns (19.660%)  route 4.855ns (80.340%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 r  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.567     3.801    disp/rcnt[2]_i_2_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I0_O)        0.332     4.133 r  disp/rcnt[2]_i_1/O
                         net (fo=2, routed)           0.950     5.083    disp/rcnt[2]_i_1_n_0
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.573     8.499    disp/clk_100MHz
    DSP48_X2Y20          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.788    
                         clock uncertainty           -0.262     8.526    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.164    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.164    
                         arrival time                          -5.083    
  -------------------------------------------------------------------
                         slack                                  3.080    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.216    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.216    disp/rcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.304ns (21.482%)  route 4.766ns (78.518%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.590     3.234    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.326     3.560 r  disp/rcnt[7]_i_3/O
                         net (fo=3, routed)           0.677     4.237    disp/rcnt[7]_i_3_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124     4.361 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.749     5.111    disp/rcnt[7]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[2]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X51Y54         FDRE (Setup_fdre_C_CE)      -0.205     8.216    disp/rcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.144ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.312ns (20.702%)  route 5.026ns (79.298%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 f  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.544     3.778    disp/rcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.332     4.110 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           1.144     5.254    disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT4 (Prop_lut4_I2_O)        0.124     5.378 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.378    disp/cdcnt[1]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.262     8.490    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.032     8.522    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.522    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  3.144    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 1.337ns (21.014%)  route 5.026ns (78.986%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.641     1.971    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     2.095 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.986     3.082    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT2 (Prop_lut2_I1_O)        0.152     3.234 f  disp/rcnt[2]_i_2/O
                         net (fo=4, routed)           0.544     3.778    disp/rcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I5_O)        0.332     4.110 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           1.144     5.254    disp/cdcnt[2]_i_3_n_0
    SLICE_X57Y60         LUT5 (Prop_lut5_I3_O)        0.149     5.403 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.403    disp/cdcnt[2]_i_1_n_0
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.538     8.464    disp/clk_100MHz
    SLICE_X57Y60         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.288     8.752    
                         clock uncertainty           -0.262     8.490    
    SLICE_X57Y60         FDRE (Setup_fdre_C_D)        0.075     8.565    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.565    
                         arrival time                          -5.403    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.428ns (22.912%)  route 4.805ns (77.088%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.652    -0.960    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.504 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           1.710     1.206    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.330 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.404     1.734    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.124     1.858 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.635     2.494    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.150     2.644 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.726     3.370    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.326     3.696 f  disp/ccnt[2]_i_4/O
                         net (fo=1, routed)           0.511     4.207    disp/ccnt[2]_i_4_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.331 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.818     5.149    disp/ccnt[2]_i_3_n_0
    SLICE_X53Y56         LUT4 (Prop_lut4_I2_O)        0.124     5.273 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.273    disp/ccnt[1]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.469     8.395    disp/clk_100MHz
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.288     8.683    
                         clock uncertainty           -0.262     8.421    
    SLICE_X53Y56         FDRE (Setup_fdre_C_D)        0.029     8.450    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -5.273    
  -------------------------------------------------------------------
                         slack                                  3.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.229ns (16.569%)  route 1.153ns (83.431%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I0_O)        0.043     0.495 r  disp/current_state[0]_i_1/O
                         net (fo=1, routed)           0.265     0.761    disp/current_state[0]_i_1_n_0
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.851    -0.834    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
                         clock pessimism              0.556    -0.278    
                         clock uncertainty            0.262    -0.016    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)        -0.001    -0.017    disp/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.366ns (24.325%)  route 1.139ns (75.675%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.134     0.556    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.601 f  disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.063     0.663    disp/pipe[1]_i_7_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.708 r  disp/pipe[1]_i_3/O
                         net (fo=2, routed)           0.130     0.838    disp/pipe[1]_i_3_n_0
    SLICE_X56Y53         LUT5 (Prop_lut5_I3_O)        0.045     0.883 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.883    disp/pipe[1]_i_1_n_0
    SLICE_X56Y53         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.849    -0.836    disp/clk_100MHz
    SLICE_X56Y53         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X56Y53         FDRE (Hold_fdre_C_D)         0.092     0.074    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.367ns (22.128%)  route 1.292ns (77.872%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 f  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.134     0.556    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.601 r  disp/pipe[1]_i_7/O
                         net (fo=2, routed)           0.210     0.811    disp/pipe[1]_i_7_n_0
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.045     0.856 r  disp/pipe[0]_i_2/O
                         net (fo=1, routed)           0.135     0.991    disp/pipe[0]_i_2_n_0
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.046     1.037 r  disp/pipe[0]_i_1/O
                         net (fo=1, routed)           0.000     1.037    disp/pipe[0]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  disp/pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y54         FDRE                                         r  disp/pipe_reg[0]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X55Y54         FDRE (Hold_fdre_C_D)         0.105     0.085    disp/pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.990ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.276ns (16.870%)  route 1.360ns (83.130%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 f  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.180     0.677    disp/rcnt[0]_i_2_n_0
    SLICE_X54Y53         LUT3 (Prop_lut3_I2_O)        0.045     0.722 r  disp/rcnt[0]_i_1/O
                         net (fo=2, routed)           0.292     1.015    disp/rcnt[0]_i_1_n_0
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X51Y54         FDRE                                         r  disp/rcnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X51Y54         FDRE (Hold_fdre_C_D)         0.070     0.025    disp/rcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 0.321ns (18.260%)  route 1.437ns (81.740%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.155     0.909    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.954 r  disp/rcnt[8]_i_1/O
                         net (fo=5, routed)           0.182     1.136    disp/rcnt[8]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X54Y53         FDRE (Hold_fdre_C_R)         0.009    -0.011    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.157ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rcnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.321ns (18.416%)  route 1.422ns (81.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.121     0.875    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.920 r  disp/rcnt[7]_i_1/O
                         net (fo=10, routed)          0.201     1.121    disp/rcnt[7]_i_1_n_0
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.847    -0.838    disp/clk_100MHz
    SLICE_X54Y53         FDRE                                         r  disp/rcnt_reg[6]/C
                         clock pessimism              0.556    -0.282    
                         clock uncertainty            0.262    -0.020    
    SLICE_X54Y53         FDRE (Hold_fdre_C_CE)       -0.016    -0.036    disp/rcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.380ns (20.336%)  route 1.489ns (79.664%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 f  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 r  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.468     1.140    disp/cdcnt[2]_i_2_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I4_O)        0.107     1.247 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.247    disp/rdcnt[0]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.226ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.366ns (19.320%)  route 1.528ns (80.680%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.212     0.452    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.497 r  disp/rcnt[0]_i_2/O
                         net (fo=5, routed)           0.211     0.709    disp/rcnt[0]_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.754 f  disp/rcnt[7]_i_4/O
                         net (fo=3, routed)           0.154     0.908    disp/rcnt[7]_i_4_n_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.953 r  disp/ccnt[2]_i_3/O
                         net (fo=3, routed)           0.275     1.228    disp/ccnt[2]_i_3_n_0
    SLICE_X53Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.273 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.273    disp/ccnt[0]_i_1_n_0
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.822    -0.863    disp/clk_100MHz
    SLICE_X53Y56         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.262    -0.045    
    SLICE_X53Y56         FDRE (Hold_fdre_C_D)         0.092     0.047    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.257ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.425ns (22.083%)  route 1.500ns (77.917%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.294     0.965    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.107     1.072 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.186     1.258    disp/cdcnt[2]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.303 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.303    disp/rdcnt[1]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.260ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.425ns (22.048%)  route 1.503ns (77.952%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.557    -0.622    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  camctl/buffer_ready_reg/Q
                         net (fo=2, routed)           0.676     0.195    disp/buffer_ready
    SLICE_X56Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.240 f  disp/current_state[0]_i_2/O
                         net (fo=3, routed)           0.136     0.376    disp/next_state[0]
    SLICE_X59Y54         LUT2 (Prop_lut2_I1_O)        0.045     0.421 r  disp/cdcnt[2]_i_4/O
                         net (fo=2, routed)           0.208     0.630    disp/cdcnt[2]_i_4_n_0
    SLICE_X57Y54         LUT2 (Prop_lut2_I1_O)        0.042     0.672 f  disp/cdcnt[2]_i_2/O
                         net (fo=9, routed)           0.294     0.965    disp/cdcnt[2]_i_2_n_0
    SLICE_X52Y55         LUT6 (Prop_lut6_I0_O)        0.107     1.072 r  disp/cdcnt[2]_i_3/O
                         net (fo=6, routed)           0.189     1.261    disp/cdcnt[2]_i_3_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.045     1.306 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.306    disp/rdcnt[2]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.821    -0.864    disp/clk_100MHz
    SLICE_X51Y57         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.262    -0.046    
    SLICE_X51Y57         FDRE (Hold_fdre_C_D)         0.092     0.046    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  1.260    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       39.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.262ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.773ns (35.004%)  route 1.435ns (64.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.829     0.561    init_count_reg__0[1]
    SLICE_X112Y61        LUT3 (Prop_lut3_I1_O)        0.295     0.856 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.606     1.462    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_D)       -0.067    40.724    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.724    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                 39.262    

Slack (MET) :             39.313ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.774ns (38.323%)  route 1.246ns (61.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.418     1.273    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.619    40.898    
                         clock uncertainty           -0.107    40.791    
    SLICE_X113Y61        FDRE (Setup_fdre_C_CE)      -0.205    40.586    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                         40.586    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 39.313    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             39.410ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.774ns (39.076%)  route 1.207ns (60.924%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 f  init_count_reg[4]/Q
                         net (fo=3, routed)           0.828     0.559    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I1_O)        0.296     0.855 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.379     1.234    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_CE)      -0.169    40.644    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                 39.410    

Slack (MET) :             40.056ns  (required time - arrival time)
  Source:                 init_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.803ns (49.517%)  route 0.819ns (50.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[4]/Q
                         net (fo=3, routed)           0.819     0.550    init_count_reg__0[4]
    SLICE_X112Y61        LUT5 (Prop_lut5_I4_O)        0.325     0.875 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000     0.875    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 40.056    

Slack (MET) :             40.119ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.642ns (42.235%)  route 0.878ns (57.765%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.878     0.649    init_count_reg__0[0]
    SLICE_X112Y61        LUT4 (Prop_lut4_I1_O)        0.124     0.773 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.773    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.079    40.892    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                         40.892    
                         arrival time                          -0.773    
  -------------------------------------------------------------------
                         slack                                 40.119    

Slack (MET) :             40.447ns  (required time - arrival time)
  Source:                 init_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.765ns (62.145%)  route 0.466ns (37.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.269 r  init_count_reg[1]/Q
                         net (fo=5, routed)           0.466     0.197    init_count_reg__0[1]
    SLICE_X112Y61        LUT2 (Prop_lut2_I1_O)        0.287     0.484 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.484    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.118    40.931    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.931    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                 40.447    

Slack (MET) :             40.451ns  (required time - arrival time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.642ns (54.172%)  route 0.543ns (45.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 40.279 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.865    -0.747    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.518    -0.229 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.543     0.315    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     0.439 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.439    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           1.686    40.279    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.641    40.920    
                         clock uncertainty           -0.107    40.813    
    SLICE_X112Y61        FDRE (Setup_fdre_C_D)        0.077    40.890    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                         40.890    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 40.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT5 (Prop_lut5_I3_O)        0.049    -0.158 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.158    p_0_in[4]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.207    init_count_reg__0[3]
    SLICE_X112Y61        LUT4 (Prop_lut4_I3_O)        0.045    -0.162 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    p_0_in[3]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.121    -0.314    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.193    init_count_reg__0[0]
    SLICE_X112Y61        LUT2 (Prop_lut2_I0_O)        0.043    -0.150 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    p_0_in[1]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.131    -0.304    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.193    init_count_reg__0[0]
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045    -0.148 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    p_0_in[0]
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_D)         0.120    -0.315    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 init_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.413%)  route 0.311ns (62.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  init_count_reg[2]/Q
                         net (fo=5, routed)           0.113    -0.288    init_count_reg__0[2]
    SLICE_X112Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.243 r  init_count[2]_i_1/O
                         net (fo=1, routed)           0.198    -0.045    p_0_in[2]
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X113Y61        FDRE (Hold_fdre_C_D)         0.070    -0.365    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.359%)  route 0.262ns (55.641%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.116    -0.071    sel
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.543    
                         clock uncertainty            0.107    -0.435    
    SLICE_X112Y61        FDRE (Hold_fdre_C_CE)       -0.016    -0.451    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.209ns (41.627%)  route 0.293ns (58.373%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.636    -0.543    cam_sysclk_OBUF
    SLICE_X112Y61        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.379 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.146    -0.232    init_count_reg__0[0]
    SLICE_X112Y61        LUT5 (Prop_lut5_I2_O)        0.045    -0.187 r  init_count[4]_i_1/O
                         net (fo=5, routed)           0.147    -0.040    sel
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=6, routed)           0.908    -0.777    cam_sysclk_OBUF
    SLICE_X113Y61        FDRE                                         r  init_count_reg[2]/C
                         clock pessimism              0.247    -0.530    
                         clock uncertainty            0.107    -0.422    
    SLICE_X113Y61        FDRE (Hold_fdre_C_CE)       -0.039    -0.461    init_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.421    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       19.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.082ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.348ns  (logic 6.396ns (31.434%)  route 13.952ns (68.566%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.572 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         11.172    18.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y59        LUT6 (Prop_lut6_I3_O)        0.124    18.678 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.725    19.403    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.646    38.572    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y12         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.034    
                         clock uncertainty           -0.106    38.928    
    RAMB36_X5Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.485    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.485    
                         arrival time                         -19.403    
  -------------------------------------------------------------------
                         slack                                 19.082    

Slack (MET) :             19.537ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.896ns  (logic 6.396ns (32.147%)  route 13.500ns (67.853%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         11.004    18.386    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124    18.510 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.441    18.952    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb_array[13]
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y10         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.037    
                         clock uncertainty           -0.106    38.931    
    RAMB36_X5Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.488    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.488    
                         arrival time                         -18.952    
  -------------------------------------------------------------------
                         slack                                 19.537    

Slack (MET) :             19.819ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.612ns  (logic 6.396ns (32.612%)  route 13.216ns (67.388%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.720    18.102    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y57        LUT6 (Prop_lut6_I2_O)        0.124    18.226 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.441    18.668    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[5]
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.648    38.574    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y11         RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.462    39.036    
                         clock uncertainty           -0.106    38.930    
    RAMB36_X5Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.487    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.487    
                         arrival time                         -18.668    
  -------------------------------------------------------------------
                         slack                                 19.819    

Slack (MET) :             20.550ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.905ns  (logic 6.396ns (33.832%)  route 12.509ns (66.168%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.013    17.395    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y42        LUT6 (Prop_lut6_I2_O)        0.124    17.519 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.441    17.961    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[8]
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y8          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -17.961    
  -------------------------------------------------------------------
                         slack                                 20.550    

Slack (MET) :             20.551ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.901ns  (logic 6.396ns (33.839%)  route 12.505ns (66.160%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 38.581 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)         10.009    17.391    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y37        LUT6 (Prop_lut6_I5_O)        0.124    17.515 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.441    17.956    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[9]
    RAMB36_X5Y7          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.655    38.581    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y7          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.057    
                         clock uncertainty           -0.106    38.951    
    RAMB36_X5Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.508    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.508    
                         arrival time                         -17.956    
  -------------------------------------------------------------------
                         slack                                 20.551    

Slack (MET) :             20.579ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.878ns  (logic 6.396ns (33.880%)  route 12.482ns (66.120%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.986    17.368    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y47        LUT6 (Prop_lut6_I2_O)        0.124    17.492 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.441    17.934    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/enb_array[12]
    RAMB36_X5Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y9          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -17.934    
  -------------------------------------------------------------------
                         slack                                 20.579    

Slack (MET) :             21.274ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.173ns  (logic 6.396ns (35.196%)  route 11.777ns (64.804%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 38.575 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.281    16.663    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y32        LUT6 (Prop_lut6_I2_O)        0.124    16.787 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.441    17.228    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[4]
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.649    38.575    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.051    
                         clock uncertainty           -0.106    38.945    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.502    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -17.228    
  -------------------------------------------------------------------
                         slack                                 21.274    

Slack (MET) :             21.282ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.174ns  (logic 6.396ns (35.194%)  route 11.778ns (64.806%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 38.584 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          9.142    16.524    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y14        LUT6 (Prop_lut6_I1_O)        0.124    16.648 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__43/O
                         net (fo=1, routed)           0.581    17.229    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/enb_array[68]
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.658    38.584    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.060    
                         clock uncertainty           -0.106    38.954    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -17.229    
  -------------------------------------------------------------------
                         slack                                 21.282    

Slack (MET) :             21.332ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.108ns  (logic 6.396ns (35.321%)  route 11.712ns (64.679%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 38.569 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 r  addrb0/P[13]
                         net (fo=61, routed)          9.216    16.598    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y27        LUT6 (Prop_lut6_I3_O)        0.124    16.722 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__45/O
                         net (fo=1, routed)           0.441    17.163    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/ram_enb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.643    38.569    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y5          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.045    
                         clock uncertainty           -0.106    38.939    
    RAMB36_X5Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.496    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.496    
                         arrival time                         -17.163    
  -------------------------------------------------------------------
                         slack                                 21.332    

Slack (MET) :             21.456ns  (required time - arrival time)
  Source:                 vga/vcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.003ns  (logic 6.396ns (35.528%)  route 11.607ns (64.472%))
  Logic Levels:           4  (DSP48E1=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.667    -0.945    vga/CLK
    SLICE_X37Y47         FDRE                                         r  vga/vcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.419    -0.526 f  vga/vcounter_reg[8]/Q
                         net (fo=13, routed)          1.010     0.484    vga/vcount[8]
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.299     0.783 r  vga/addrb1_i_1/O
                         net (fo=8, routed)           1.043     1.826    vga_n_29
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036     5.862 r  addrb1/PCOUT[47]
                         net (fo=1, routed)           0.002     5.864    addrb1_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.382 f  addrb0/P[13]
                         net (fo=61, routed)          8.565    15.947    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[13]
    SLICE_X106Y14        LUT6 (Prop_lut6_I1_O)        0.124    16.071 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.987    17.058    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.063    
                         clock uncertainty           -0.106    38.957    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.514    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                 21.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.070    -0.409    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X59Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.250    -0.586    
                         clock uncertainty            0.106    -0.479    
    SLICE_X59Y40         FDRE (Hold_fdre_C_D)         0.066    -0.413    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.323    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y40         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.059    -0.433    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.150%)  route 0.202ns (58.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=11, routed)          0.202    -0.260    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.273    -0.570    
                         clock uncertainty            0.106    -0.463    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.070    -0.393    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.601%)  route 0.182ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.182    -0.279    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X58Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.841    -0.844    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.253    -0.591    
                         clock uncertainty            0.106    -0.484    
    SLICE_X58Y31         FDRE (Hold_fdre_C_D)         0.059    -0.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.865%)  route 0.152ns (42.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X38Y47         FDRE                                         r  vga/hcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/hcounter_reg[1]/Q
                         net (fo=9, routed)           0.152    -0.301    vga/hcount[1]
    SLICE_X39Y46         LUT3 (Prop_lut3_I0_O)        0.045    -0.256 r  vga/addrb0_i_10/O
                         net (fo=2, routed)           0.000    -0.256    vga/D[2]
    SLICE_X39Y46         FDRE                                         r  vga/hcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.827    -0.858    vga/CLK
    SLICE_X39Y46         FDRE                                         r  vga/hcounter_reg[2]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.106    -0.496    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.091    -0.405    vga/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.738%)  route 0.214ns (60.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.576    -0.603    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y33         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=11, routed)          0.214    -0.248    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.842    -0.843    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X61Y31         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.273    -0.570    
                         clock uncertainty            0.106    -0.463    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.066    -0.397    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.201    -0.253    vga/Q[0]
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.043    -0.210 r  vga/vcounter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/plusOp[1]
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.131    -0.380    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.207ns (50.772%)  route 0.201ns (49.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/vcounter_reg[0]/Q
                         net (fo=10, routed)          0.201    -0.253    vga/Q[0]
    SLICE_X36Y47         LUT4 (Prop_lut4_I1_O)        0.043    -0.210 r  vga/vcounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    vga/plusOp[3]
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X36Y47         FDRE                                         r  vga/vcounter_reg[3]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.131    -0.380    vga/vcounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.561    -0.618    vga/CLK
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  vga/hcounter_reg[8]/Q
                         net (fo=18, routed)          0.200    -0.254    vga/hcount[8]
    SLICE_X38Y48         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  vga/addrb0_i_4/O
                         net (fo=2, routed)           0.000    -0.209    vga/D[8]
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.828    -0.857    vga/CLK
    SLICE_X38Y48         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.239    -0.618    
                         clock uncertainty            0.106    -0.511    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.120    -0.391    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        4.558ns  (logic 0.704ns (15.446%)  route 3.854ns (84.554%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          3.077   192.648    disp/LEDs_OBUF[0]
    SLICE_X39Y60         LUT3 (Prop_lut3_I1_O)        0.124   192.772 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.777   193.549    camctl/LEDs_OBUF[3]
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124   193.673 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   193.673    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.081   198.504    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.504    
                         arrival time                        -193.673    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        4.067ns  (logic 0.608ns (14.949%)  route 3.459ns (85.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          3.077   192.648    disp/LEDs_OBUF[0]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.152   192.800 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.383   193.183    camctl/current_state_reg[2]
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.262   198.432    
    SLICE_X39Y60         FDRE (Setup_fdre_C_CE)      -0.413   198.019    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.019    
                         arrival time                        -193.183    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0_1 rise@190.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.602%)  route 2.715ns (82.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.715   192.286    camctl/LEDs_OBUF[0]
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124   192.410 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.410    camctl/next_state[0]
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.262   198.432    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029   198.461    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.461    
                         arrival time                        -192.410    
  -------------------------------------------------------------------
                         slack                                  6.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.143%)  route 0.966ns (83.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.966     0.509    camctl/LEDs_OBUF[2]
    SLICE_X40Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.554 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.554    camctl/next_state[0]
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     0.048    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.190ns (13.878%)  route 1.179ns (86.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.060     0.602    disp/LEDs_OBUF[2]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.049     0.651 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.120     0.771    camctl/current_state_reg[2]
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X39Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.149    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.231ns (14.514%)  route 1.361ns (85.486%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.060     0.602    disp/LEDs_OBUF[2]
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.647 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.301     0.948    camctl/LEDs_OBUF[3]
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.993 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.993    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.262    -0.051    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     0.070    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      177.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             177.179ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.434ns  (logic 7.605ns (33.900%)  route 14.829ns (66.100%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 f  camctl/left_i_3/O
                         net (fo=54, routed)         11.889    20.387    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y139       LUT6 (Prop_lut6_I5_O)        0.348    20.735 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.725    21.460    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -21.460    
  -------------------------------------------------------------------
                         slack                                177.179    

Slack (MET) :             177.240ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.367ns  (logic 7.355ns (32.883%)  route 15.012ns (67.117%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         12.167    20.828    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I4_O)        0.124    20.952 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__11/O
                         net (fo=1, routed)           0.441    21.394    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -21.394    
  -------------------------------------------------------------------
                         slack                                177.240    

Slack (MET) :             177.357ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        22.254ns  (logic 7.355ns (33.050%)  route 14.899ns (66.950%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         12.054    20.715    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y137       LUT6 (Prop_lut6_I0_O)        0.124    20.839 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.441    21.281    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -21.281    
  -------------------------------------------------------------------
                         slack                                177.357    

Slack (MET) :             177.921ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.675ns  (logic 7.605ns (35.087%)  route 14.070ns (64.913%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 f  camctl/left_i_3/O
                         net (fo=54, routed)         11.414    19.912    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y122       LUT6 (Prop_lut6_I0_O)        0.348    20.260 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    20.701    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -20.701    
  -------------------------------------------------------------------
                         slack                                177.921    

Slack (MET) :             178.061ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.541ns  (logic 7.355ns (34.144%)  route 14.186ns (65.856%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  camctl/left_i_5/O
                         net (fo=54, routed)         11.341    20.002    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I3_O)        0.124    20.126 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__14/O
                         net (fo=1, routed)           0.441    20.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                178.061    

Slack (MET) :             178.376ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.232ns  (logic 7.355ns (34.641%)  route 13.877ns (65.359%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns = ( 198.744 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         11.032    19.693    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y112       LUT6 (Prop_lut6_I0_O)        0.124    19.817 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__15/O
                         net (fo=1, routed)           0.441    20.259    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.817   198.744    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y22         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.220    
                         clock uncertainty           -0.142   199.078    
    RAMB36_X5Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.635    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.635    
                         arrival time                         -20.259    
  -------------------------------------------------------------------
                         slack                                178.376    

Slack (MET) :             178.603ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        21.000ns  (logic 7.355ns (35.024%)  route 13.645ns (64.976%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  camctl/left_i_5/O
                         net (fo=54, routed)         10.800    19.461    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y117       LUT6 (Prop_lut6_I3_O)        0.124    19.585 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__10/O
                         net (fo=1, routed)           0.441    20.026    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y23         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                178.603    

Slack (MET) :             178.937ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.674ns  (logic 7.605ns (36.785%)  route 13.069ns (63.215%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 r  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 r  camctl/left_i_3/O
                         net (fo=54, routed)         10.414    18.912    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y107       LUT6 (Prop_lut6_I5_O)        0.348    19.260 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__20/O
                         net (fo=1, routed)           0.441    19.701    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y21         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -19.701    
  -------------------------------------------------------------------
                         slack                                178.937    

Slack (MET) :             178.943ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.670ns  (logic 7.605ns (36.792%)  route 13.065ns (63.208%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.532 r  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.816     8.348    camctl/lwrite0_n_91
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.150     8.498 r  camctl/left_i_3/O
                         net (fo=54, routed)         10.410    18.907    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y102       LUT6 (Prop_lut6_I5_O)        0.348    19.255 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__21/O
                         net (fo=1, routed)           0.441    19.697    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -19.697    
  -------------------------------------------------------------------
                         slack                                178.943    

Slack (MET) :             179.154ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        20.286ns  (logic 7.355ns (36.257%)  route 12.931ns (63.743%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 198.575 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.638    -0.974    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.518    -0.456 f  camctl/num_lines_reg[10]/Q
                         net (fo=5, routed)           0.859     0.403    camctl/num_lines_reg_n_0_[10]
    SLICE_X35Y72         LUT1 (Prop_lut1_I0_O)        0.124     0.527 r  camctl/lwrite2_carry__0_i_2/O
                         net (fo=1, routed)           0.000     0.527    camctl/lwrite2_carry__0_i_2_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.925 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.925    camctl/lwrite2_carry__0_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.259 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.538     1.797    camctl/A[13]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.215     6.012 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.014    camctl/lwrite1_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.532 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           1.005     8.537    camctl/lwrite0_n_93
    SLICE_X36Y74         LUT2 (Prop_lut2_I0_O)        0.124     8.661 f  camctl/left_i_5/O
                         net (fo=54, routed)         10.086    18.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y97        LUT6 (Prop_lut6_I0_O)        0.124    18.871 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__19/O
                         net (fo=1, routed)           0.441    19.312    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.649   198.575    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y19         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.051    
                         clock uncertainty           -0.142   198.909    
    RAMB36_X5Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.466    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.466    
                         arrival time                         -19.312    
  -------------------------------------------------------------------
                         slack                                179.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.833%)  route 0.152ns (42.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.152    -0.313    camctl/image_sel
    SLICE_X38Y69         LUT5 (Prop_lut5_I4_O)        0.045    -0.268 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121    -0.351    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_rrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.973%)  route 0.134ns (39.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDRE (Prop_fdre_C_Q)         0.164    -0.465 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.134    -0.331    camctl/fifo_oe_reg_0[1]
    SLICE_X37Y69         LUT6 (Prop_lut6_I3_O)        0.045    -0.286 r  camctl/fifo_rrst_i_1/O
                         net (fo=1, routed)           0.000    -0.286    camctl/fifo_rrst_i_1_n_0
    SLICE_X37Y69         FDRE                                         r  camctl/fifo_rrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X37Y69         FDRE                                         r  camctl/fifo_rrst_reg/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091    -0.381    camctl/fifo_rrst_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 camctl/fifo_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/fifo_oe_reg/Q
                         net (fo=3, routed)           0.175    -0.291    camctl/fifo_oe
    SLICE_X38Y71         LUT4 (Prop_lut4_I3_O)        0.043    -0.248 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.248    camctl/fifo_oe_i_1_n_0
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X38Y71         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.240    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X38Y71         FDRE (Hold_fdre_C_D)         0.133    -0.355    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 camctl/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/buffer_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.134%)  route 0.178ns (48.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.556    -0.623    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  camctl/state_reg[0]/Q
                         net (fo=14, routed)          0.178    -0.304    camctl/fifo_oe_reg_0[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.045    -0.259 r  camctl/buffer_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.259    camctl/buffer_ready_i_1_n_0
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.825    -0.860    camctl/clk_5MHz
    SLICE_X40Y59         FDRE                                         r  camctl/buffer_ready_reg/C
                         clock pessimism              0.254    -0.606    
                         clock uncertainty            0.142    -0.463    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.091    -0.372    camctl/buffer_ready_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/pixel_reg[6]/Q
                         net (fo=9, routed)           0.173    -0.316    camctl/pixel[6]
    SLICE_X44Y72         LUT3 (Prop_lut3_I2_O)        0.045    -0.271 r  camctl/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    camctl/pixel[6]_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X44Y72         FDRE                                         r  camctl/pixel_reg[6]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X44Y72         FDRE (Hold_fdre_C_D)         0.092    -0.396    camctl/pixel_reg[6]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.022%)  route 0.190ns (50.978%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.489 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.190    -0.298    camctl/num_lines_reg_n_0_[0]
    SLICE_X37Y70         LUT1 (Prop_lut1_I0_O)        0.042    -0.256 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    camctl/num_lines[0]_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X37Y70         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X37Y70         FDRE (Hold_fdre_C_D)         0.105    -0.382    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  camctl/image_sel_reg/Q
                         net (fo=13, routed)          0.187    -0.278    camctl/image_sel
    SLICE_X38Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.233    camctl/image_sel_i_1_n_0
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X38Y70         FDRE                                         r  camctl/image_sel_reg/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X38Y70         FDRE (Hold_fdre_C_D)         0.120    -0.367    camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/num_lines_reg[11]/Q
                         net (fo=5, routed)           0.139    -0.328    camctl/num_lines_reg_n_0_[11]
    SLICE_X36Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.218 r  camctl/num_lines0_carry__1/O[2]
                         net (fo=1, routed)           0.000    -0.218    camctl/num_lines0[11]
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X36Y72         FDRE                                         r  camctl/num_lines_reg[11]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X36Y72         FDRE (Hold_fdre_C_D)         0.134    -0.354    camctl/num_lines_reg[11]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.490 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.185    -0.305    camctl/wen_r_reg_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.260 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.260    camctl/wen_r_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X40Y72         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.091    -0.397    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/pixel_reg[3]/Q
                         net (fo=8, routed)           0.200    -0.267    camctl/pixel[3]
    SLICE_X42Y72         LUT4 (Prop_lut4_I3_O)        0.045    -0.222 r  camctl/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    camctl/pixel[3]_i_1_n_0
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.813    -0.872    camctl/clk_5MHz
    SLICE_X42Y72         FDRE                                         r  camctl/pixel_reg[3]/C
                         clock pessimism              0.241    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.120    -0.368    camctl/pixel_reg[3]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.146    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        4.558ns  (logic 0.704ns (15.446%)  route 3.854ns (84.554%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 198.397 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          3.077   192.648    disp/LEDs_OBUF[0]
    SLICE_X39Y60         LUT3 (Prop_lut3_I1_O)        0.124   192.772 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.777   193.549    camctl/LEDs_OBUF[3]
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.124   193.673 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000   193.673    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.471   198.397    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.288   198.685    
                         clock uncertainty           -0.262   198.423    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.081   198.504    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                        198.504    
                         arrival time                        -193.673    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        4.067ns  (logic 0.608ns (14.949%)  route 3.459ns (85.051%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          3.077   192.648    disp/LEDs_OBUF[0]
    SLICE_X39Y60         LUT5 (Prop_lut5_I1_O)        0.152   192.800 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.383   193.183    camctl/current_state_reg[2]
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.262   198.432    
    SLICE_X39Y60         FDRE (Setup_fdre_C_CE)      -0.413   198.019    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                        198.019    
                         arrival time                        -193.183    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 disp/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_100MHz_clk_wiz_0 rise@190.000ns)
  Data Path Delay:        3.295ns  (logic 0.580ns (17.602%)  route 2.715ns (82.398%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.594ns = ( 198.406 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 189.115 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                    190.000   190.000 r  
    Y9                                                0.000   190.000 r  sysclk (IN)
                         net (fo=0)                   0.000   190.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   191.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   192.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343   185.432 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855   187.287    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   187.388 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         1.727   189.115    disp/clk_100MHz
    SLICE_X59Y49         FDRE                                         r  disp/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.456   189.571 f  disp/current_state_reg[0]/Q
                         net (fo=69, routed)          2.715   192.286    camctl/LEDs_OBUF[0]
    SLICE_X40Y60         LUT6 (Prop_lut6_I4_O)        0.124   192.410 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000   192.410    camctl/next_state[0]
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.480   198.406    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.288   198.694    
                         clock uncertainty           -0.262   198.432    
    SLICE_X40Y60         FDRE (Setup_fdre_C_D)        0.029   198.461    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                        198.461    
                         arrival time                        -192.410    
  -------------------------------------------------------------------
                         slack                                  6.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.186ns (16.143%)  route 0.966ns (83.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          0.966     0.509    camctl/LEDs_OBUF[2]
    SLICE_X40Y60         LUT6 (Prop_lut6_I3_O)        0.045     0.554 r  camctl/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.554    camctl/next_state[0]
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X40Y60         FDRE                                         r  camctl/state_reg[0]/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X40Y60         FDRE (Hold_fdre_C_D)         0.091     0.048    camctl/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.920ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/trigger_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.190ns (13.878%)  route 1.179ns (86.122%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.060     0.602    disp/LEDs_OBUF[2]
    SLICE_X39Y60         LUT5 (Prop_lut5_I0_O)        0.049     0.651 r  disp/trigger_i_1/O
                         net (fo=1, routed)           0.120     0.771    camctl/current_state_reg[2]
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.824    -0.861    camctl/clk_5MHz
    SLICE_X39Y60         FDRE                                         r  camctl/trigger_reg/C
                         clock pessimism              0.556    -0.305    
                         clock uncertainty            0.262    -0.043    
    SLICE_X39Y60         FDRE (Hold_fdre_C_CE)       -0.106    -0.149    camctl/trigger_reg
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 disp/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.231ns (14.514%)  route 1.361ns (85.486%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=939, routed)         0.580    -0.599    disp/clk_100MHz
    SLICE_X57Y52         FDRE                                         r  disp/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 f  disp/current_state_reg[2]/Q
                         net (fo=49, routed)          1.060     0.602    disp/LEDs_OBUF[2]
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.045     0.647 r  disp/LEDs_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.301     0.948    camctl/LEDs_OBUF[3]
    SLICE_X38Y69         LUT5 (Prop_lut5_I0_O)        0.045     0.993 r  camctl/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.993    camctl/next_state[1]
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X38Y69         FDRE                                         r  camctl/state_reg[1]/C
                         clock pessimism              0.556    -0.313    
                         clock uncertainty            0.262    -0.051    
    SLICE_X38Y69         FDRE (Hold_fdre_C_D)         0.121     0.070    camctl/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.923    





