INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Xilinx_FPGA_courses/Lab4/Lab_4_3/Lab_4_3.srcs/sources_1/new/Lab_4_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab_4_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/Xilinx_FPGA_courses/Lab4/Lab_4_3/Lab_4_3.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
