

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_CHANNEL_KERN_I'
================================================================
* Date:           Wed Mar 22 12:24:22 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28|  0.280 us|  0.280 us|   28|   28|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL_KERN_I  |       26|       26|         7|          1|          1|    21|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%val_V = alloca i32 1"   --->   Operation 10 'alloca' 'val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_lcssa14 = alloca i32 1"   --->   Operation 12 'alloca' 'p_lcssa14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%chan = alloca i32 1"   --->   Operation 13 'alloca' 'chan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten249 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i112 %conv_wt_buf_V"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln46_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln46"   --->   Operation 16 'read' 'zext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1317_5_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_5"   --->   Operation 17 'read' 'zext_ln1317_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln1317_4_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_4"   --->   Operation 18 'read' 'zext_ln1317_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1317_3_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_3"   --->   Operation 19 'read' 'zext_ln1317_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1317_2_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_2"   --->   Operation 20 'read' 'zext_ln1317_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1317_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317_1"   --->   Operation 21 'read' 'zext_ln1317_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1317_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln1317"   --->   Operation 22 'read' 'zext_ln1317_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln31_1_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln31_1"   --->   Operation 23 'read' 'select_ln31_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sub_ln1319_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %sub_ln1319"   --->   Operation 24 'read' 'sub_ln1319_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_lcssa_lcssa_lcssa17_read = read i112 @_ssdm_op_Read.ap_auto.i112, i112 %p_lcssa_lcssa_lcssa17"   --->   Operation 25 'read' 'p_lcssa_lcssa_lcssa17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sub_ln1319_cast = sext i6 %sub_ln1319_read"   --->   Operation 26 'sext' 'sub_ln1319_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten249"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %chan"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i112 %p_lcssa_lcssa_lcssa17_read, i112 %p_lcssa14"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %val_V"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body16.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%chan_1 = load i2 %chan" [conv_7x7.cpp:46]   --->   Operation 33 'load' 'chan_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten249_load = load i5 %indvar_flatten249" [conv_7x7.cpp:46]   --->   Operation 34 'load' 'indvar_flatten249_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i2 %chan_1"   --->   Operation 35 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.82ns)   --->   "%add_ln1319 = add i7 %sub_ln1319_cast, i7 %zext_ln1319"   --->   Operation 36 'add' 'add_ln1319' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1319_1)   --->   "%shl_ln1319 = shl i7 %add_ln1319, i7 3"   --->   Operation 37 'shl' 'shl_ln1319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln1319_1 = sub i7 %shl_ln1319, i7 %add_ln1319"   --->   Operation 38 'sub' 'sub_ln1319_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp_eq  i5 %indvar_flatten249_load, i5 21" [conv_7x7.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.78ns)   --->   "%add_ln46_7 = add i5 %indvar_flatten249_load, i5 1" [conv_7x7.cpp:46]   --->   Operation 41 'add' 'add_ln46_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc50.i, void %_ZN13ap_fixed_baseILi17ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i.exitStub" [conv_7x7.cpp:46]   --->   Operation 42 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [conv_7x7.cpp:52]   --->   Operation 43 'load' 'i_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.56ns)   --->   "%add_ln46 = add i2 %chan_1, i2 1" [conv_7x7.cpp:46]   --->   Operation 44 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.13ns)   --->   "%icmp_ln52 = icmp_eq  i3 %i_load, i3 7" [conv_7x7.cpp:52]   --->   Operation 45 'icmp' 'icmp_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.98ns)   --->   "%select_ln46 = select i1 %icmp_ln52, i3 0, i3 %i_load" [conv_7x7.cpp:46]   --->   Operation 46 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i2 %add_ln46"   --->   Operation 47 'zext' 'zext_ln1319_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.82ns)   --->   "%add_ln1319_1 = add i7 %sub_ln1319_cast, i7 %zext_ln1319_1"   --->   Operation 48 'add' 'add_ln1319_1' <Predicate = (!icmp_ln46)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1319_2)   --->   "%shl_ln1319_1 = shl i7 %add_ln1319_1, i7 3"   --->   Operation 49 'shl' 'shl_ln1319_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.87ns) (out node of the LUT)   --->   "%sub_ln1319_2 = sub i7 %shl_ln1319_1, i7 %add_ln1319_1"   --->   Operation 50 'sub' 'sub_ln1319_2' <Predicate = (!icmp_ln46)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.99ns)   --->   "%select_ln46_1 = select i1 %icmp_ln52, i2 %add_ln46, i2 %chan_1" [conv_7x7.cpp:46]   --->   Operation 51 'select' 'select_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.99ns)   --->   "%select_ln46_2 = select i1 %icmp_ln52, i7 %sub_ln1319_2, i7 %sub_ln1319_1" [conv_7x7.cpp:46]   --->   Operation 52 'select' 'select_ln46_2' <Predicate = (!icmp_ln46)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.65ns)   --->   "%add_ln52 = add i3 %select_ln46, i3 1" [conv_7x7.cpp:52]   --->   Operation 53 'add' 'add_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln52 = store i5 %add_ln46_7, i5 %indvar_flatten249" [conv_7x7.cpp:52]   --->   Operation 54 'store' 'store_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln52 = store i2 %select_ln46_1, i2 %chan" [conv_7x7.cpp:52]   --->   Operation 55 'store' 'store_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln52 = store i3 %add_ln52, i3 %i" [conv_7x7.cpp:52]   --->   Operation 56 'store' 'store_ln52' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.61>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%select_ln46_1_cast = zext i2 %select_ln46_1" [conv_7x7.cpp:46]   --->   Operation 57 'zext' 'select_ln46_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node empty_41)   --->   "%empty_39 = mul i8 %select_ln46_1_cast, i8 52" [conv_7x7.cpp:46]   --->   Operation 58 'mul' 'empty_39' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1319_2 = zext i7 %select_ln46_2"   --->   Operation 59 'zext' 'zext_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_2"   --->   Operation 60 'getelementptr' 'conv_wt_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load = load i7 %conv_wt_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 61 'load' 'conv_wt_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 62 [1/1] (1.87ns)   --->   "%add_ln46_1 = add i7 %select_ln46_2, i7 1" [conv_7x7.cpp:46]   --->   Operation 62 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1319_3 = zext i7 %add_ln46_1"   --->   Operation 63 'zext' 'zext_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_1 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_3"   --->   Operation 64 'getelementptr' 'conv_wt_buf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_1 = load i7 %conv_wt_buf_V_addr_1" [conv_7x7.cpp:46]   --->   Operation 65 'load' 'conv_wt_buf_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%add_ln46_2 = add i7 %select_ln46_2, i7 2" [conv_7x7.cpp:46]   --->   Operation 66 'add' 'add_ln46_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln1319_4 = zext i7 %add_ln46_2"   --->   Operation 67 'zext' 'zext_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_2 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_4"   --->   Operation 68 'getelementptr' 'conv_wt_buf_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_2 = load i7 %conv_wt_buf_V_addr_2" [conv_7x7.cpp:46]   --->   Operation 69 'load' 'conv_wt_buf_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 70 [1/1] (1.87ns)   --->   "%add_ln46_3 = add i7 %select_ln46_2, i7 3" [conv_7x7.cpp:46]   --->   Operation 70 'add' 'add_ln46_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln1319_5 = zext i7 %add_ln46_3"   --->   Operation 71 'zext' 'zext_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_3 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_5"   --->   Operation 72 'getelementptr' 'conv_wt_buf_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_3 = load i7 %conv_wt_buf_V_addr_3" [conv_7x7.cpp:46]   --->   Operation 73 'load' 'conv_wt_buf_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 74 [1/1] (1.87ns)   --->   "%add_ln46_4 = add i7 %select_ln46_2, i7 4" [conv_7x7.cpp:46]   --->   Operation 74 'add' 'add_ln46_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1319_6 = zext i7 %add_ln46_4"   --->   Operation 75 'zext' 'zext_ln1319_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_4 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_6"   --->   Operation 76 'getelementptr' 'conv_wt_buf_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_4 = load i7 %conv_wt_buf_V_addr_4" [conv_7x7.cpp:46]   --->   Operation 77 'load' 'conv_wt_buf_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 78 [1/1] (1.87ns)   --->   "%add_ln46_5 = add i7 %select_ln46_2, i7 5" [conv_7x7.cpp:46]   --->   Operation 78 'add' 'add_ln46_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln1319_7 = zext i7 %add_ln46_5"   --->   Operation 79 'zext' 'zext_ln1319_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_5 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_7"   --->   Operation 80 'getelementptr' 'conv_wt_buf_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_5 = load i7 %conv_wt_buf_V_addr_5" [conv_7x7.cpp:46]   --->   Operation 81 'load' 'conv_wt_buf_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 82 [1/1] (1.87ns)   --->   "%add_ln46_6 = add i7 %select_ln46_2, i7 6" [conv_7x7.cpp:46]   --->   Operation 82 'add' 'add_ln46_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1319_8 = zext i7 %add_ln46_6"   --->   Operation 83 'zext' 'zext_ln1319_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%conv_wt_buf_V_addr_6 = getelementptr i112 %conv_wt_buf_V, i64 0, i64 %zext_ln1319_8"   --->   Operation 84 'getelementptr' 'conv_wt_buf_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%conv_wt_buf_V_load_6 = load i7 %conv_wt_buf_V_addr_6" [conv_7x7.cpp:46]   --->   Operation 85 'load' 'conv_wt_buf_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%i_1_cast = zext i3 %select_ln46" [conv_7x7.cpp:46]   --->   Operation 86 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (1.82ns)   --->   "%empty_40 = add i6 %i_1_cast, i6 %select_ln31_1_read" [conv_7x7.cpp:46]   --->   Operation 87 'add' 'empty_40' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast = zext i6 %empty_40" [conv_7x7.cpp:46]   --->   Operation 88 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns) (root node of the DSP)   --->   "%empty_41 = add i8 %empty_39, i8 %p_cast" [conv_7x7.cpp:46]   --->   Operation 89 'add' 'empty_41' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast1 = zext i8 %empty_41" [conv_7x7.cpp:46]   --->   Operation 90 'zext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i736 %conv_in_buf_V, i64 0, i64 %p_cast1" [conv_7x7.cpp:46]   --->   Operation 91 'getelementptr' 'conv_in_buf_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i8 %conv_in_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 92 'load' 'conv_in_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load = load i7 %conv_wt_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 93 'load' 'conv_wt_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_1 = load i7 %conv_wt_buf_V_addr_1" [conv_7x7.cpp:46]   --->   Operation 94 'load' 'conv_wt_buf_V_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_2 = load i7 %conv_wt_buf_V_addr_2" [conv_7x7.cpp:46]   --->   Operation 95 'load' 'conv_wt_buf_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_3 = load i7 %conv_wt_buf_V_addr_3" [conv_7x7.cpp:46]   --->   Operation 96 'load' 'conv_wt_buf_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_4 = load i7 %conv_wt_buf_V_addr_4" [conv_7x7.cpp:46]   --->   Operation 97 'load' 'conv_wt_buf_V_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_5 = load i7 %conv_wt_buf_V_addr_5" [conv_7x7.cpp:46]   --->   Operation 98 'load' 'conv_wt_buf_V_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%conv_wt_buf_V_load_6 = load i7 %conv_wt_buf_V_addr_6" [conv_7x7.cpp:46]   --->   Operation 99 'load' 'conv_wt_buf_V_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 112> <Depth = 84> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%conv_in_buf_V_load = load i8 %conv_in_buf_V_addr" [conv_7x7.cpp:46]   --->   Operation 100 'load' 'conv_in_buf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 736> <Depth = 156> <RAM>

State 4 <SV = 3> <Delay = 5.94>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %select_ln46, i4 0" [conv_7x7.cpp:46]   --->   Operation 101 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln1317_6 = zext i10 %zext_ln1317_read"   --->   Operation 102 'zext' 'zext_ln1317_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (5.94ns)   --->   "%lshr_ln1317 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_6"   --->   Operation 103 'lshr' 'lshr_ln1317' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1317 = trunc i736 %lshr_ln1317"   --->   Operation 104 'trunc' 'trunc_ln1317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1319_9 = zext i7 %tmp_s"   --->   Operation 105 'zext' 'zext_ln1319_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (4.90ns)   --->   "%lshr_ln1319 = lshr i112 %conv_wt_buf_V_load, i112 %zext_ln1319_9"   --->   Operation 106 'lshr' 'lshr_ln1319' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1319 = trunc i112 %lshr_ln1319"   --->   Operation 107 'trunc' 'trunc_ln1319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1317_7 = zext i10 %zext_ln1317_1_read"   --->   Operation 108 'zext' 'zext_ln1317_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (5.94ns)   --->   "%lshr_ln1317_1 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_7"   --->   Operation 109 'lshr' 'lshr_ln1317_1' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln1317_1 = trunc i736 %lshr_ln1317_1"   --->   Operation 110 'trunc' 'trunc_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln1319_10 = zext i7 %tmp_s"   --->   Operation 111 'zext' 'zext_ln1319_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (4.90ns)   --->   "%lshr_ln1319_1 = lshr i112 %conv_wt_buf_V_load_1, i112 %zext_ln1319_10"   --->   Operation 112 'lshr' 'lshr_ln1319_1' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln1319_1 = trunc i112 %lshr_ln1319_1"   --->   Operation 113 'trunc' 'trunc_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1317_8 = zext i10 %zext_ln1317_2_read"   --->   Operation 114 'zext' 'zext_ln1317_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (5.94ns)   --->   "%lshr_ln1317_2 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_8"   --->   Operation 115 'lshr' 'lshr_ln1317_2' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln1317_2 = trunc i736 %lshr_ln1317_2"   --->   Operation 116 'trunc' 'trunc_ln1317_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln1319_11 = zext i7 %tmp_s"   --->   Operation 117 'zext' 'zext_ln1319_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (4.90ns)   --->   "%lshr_ln1319_2 = lshr i112 %conv_wt_buf_V_load_2, i112 %zext_ln1319_11"   --->   Operation 118 'lshr' 'lshr_ln1319_2' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln1319_2 = trunc i112 %lshr_ln1319_2"   --->   Operation 119 'trunc' 'trunc_ln1319_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1317_9 = zext i10 %zext_ln1317_3_read"   --->   Operation 120 'zext' 'zext_ln1317_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (5.94ns)   --->   "%lshr_ln1317_3 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_9"   --->   Operation 121 'lshr' 'lshr_ln1317_3' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln1317_3 = trunc i736 %lshr_ln1317_3"   --->   Operation 122 'trunc' 'trunc_ln1317_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1319_12 = zext i7 %tmp_s"   --->   Operation 123 'zext' 'zext_ln1319_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (4.90ns)   --->   "%lshr_ln1319_3 = lshr i112 %conv_wt_buf_V_load_3, i112 %zext_ln1319_12"   --->   Operation 124 'lshr' 'lshr_ln1319_3' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln1319_3 = trunc i112 %lshr_ln1319_3"   --->   Operation 125 'trunc' 'trunc_ln1319_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1317_10 = zext i10 %zext_ln1317_4_read"   --->   Operation 126 'zext' 'zext_ln1317_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (5.94ns)   --->   "%lshr_ln1317_4 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_10"   --->   Operation 127 'lshr' 'lshr_ln1317_4' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln1317_4 = trunc i736 %lshr_ln1317_4"   --->   Operation 128 'trunc' 'trunc_ln1317_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln1319_13 = zext i7 %tmp_s"   --->   Operation 129 'zext' 'zext_ln1319_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (4.90ns)   --->   "%lshr_ln1319_4 = lshr i112 %conv_wt_buf_V_load_4, i112 %zext_ln1319_13"   --->   Operation 130 'lshr' 'lshr_ln1319_4' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln1319_4 = trunc i112 %lshr_ln1319_4"   --->   Operation 131 'trunc' 'trunc_ln1319_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1317_11 = zext i10 %zext_ln1317_5_read"   --->   Operation 132 'zext' 'zext_ln1317_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (5.94ns)   --->   "%lshr_ln1317_5 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_11"   --->   Operation 133 'lshr' 'lshr_ln1317_5' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln1317_5 = trunc i736 %lshr_ln1317_5"   --->   Operation 134 'trunc' 'trunc_ln1317_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1319_14 = zext i7 %tmp_s"   --->   Operation 135 'zext' 'zext_ln1319_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (4.90ns)   --->   "%lshr_ln1319_5 = lshr i112 %conv_wt_buf_V_load_5, i112 %zext_ln1319_14"   --->   Operation 136 'lshr' 'lshr_ln1319_5' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln1319_5 = trunc i112 %lshr_ln1319_5"   --->   Operation 137 'trunc' 'trunc_ln1319_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln1317_12 = zext i10 %zext_ln46_read"   --->   Operation 138 'zext' 'zext_ln1317_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (5.94ns)   --->   "%lshr_ln1317_6 = lshr i736 %conv_in_buf_V_load, i736 %zext_ln1317_12"   --->   Operation 139 'lshr' 'lshr_ln1317_6' <Predicate = true> <Delay = 5.94> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 5.94> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1317_6 = trunc i736 %lshr_ln1317_6"   --->   Operation 140 'trunc' 'trunc_ln1317_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1319_15 = zext i7 %tmp_s"   --->   Operation 141 'zext' 'zext_ln1319_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (4.90ns)   --->   "%lshr_ln1319_6 = lshr i112 %conv_wt_buf_V_load_6, i112 %zext_ln1319_15"   --->   Operation 142 'lshr' 'lshr_ln1319_6' <Predicate = true> <Delay = 4.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.90> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1319_6 = trunc i112 %lshr_ln1319_6"   --->   Operation 143 'trunc' 'trunc_ln1319_6' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln864 = sext i16 %trunc_ln1317"   --->   Operation 144 'sext' 'sext_ln864' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln864_1 = sext i16 %trunc_ln1319"   --->   Operation 145 'sext' 'sext_ln864_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864 = mul i29 %sext_ln864_1, i29 %sext_ln864"   --->   Operation 146 'mul' 'mul_ln864' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln864_2 = sext i16 %trunc_ln1317_1"   --->   Operation 147 'sext' 'sext_ln864_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln864_3 = sext i16 %trunc_ln1319_1"   --->   Operation 148 'sext' 'sext_ln864_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_1 = mul i29 %sext_ln864_3, i29 %sext_ln864_2"   --->   Operation 149 'mul' 'mul_ln864_1' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln864_4 = sext i16 %trunc_ln1317_2"   --->   Operation 150 'sext' 'sext_ln864_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln864_5 = sext i16 %trunc_ln1319_2"   --->   Operation 151 'sext' 'sext_ln864_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_2 = mul i29 %sext_ln864_5, i29 %sext_ln864_4"   --->   Operation 152 'mul' 'mul_ln864_2' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln864_6 = sext i16 %trunc_ln1317_3"   --->   Operation 153 'sext' 'sext_ln864_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln864_7 = sext i16 %trunc_ln1319_3"   --->   Operation 154 'sext' 'sext_ln864_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_3 = mul i29 %sext_ln864_7, i29 %sext_ln864_6"   --->   Operation 155 'mul' 'mul_ln864_3' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln864_8 = sext i16 %trunc_ln1317_4"   --->   Operation 156 'sext' 'sext_ln864_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln864_9 = sext i16 %trunc_ln1319_4"   --->   Operation 157 'sext' 'sext_ln864_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_4 = mul i29 %sext_ln864_9, i29 %sext_ln864_8"   --->   Operation 158 'mul' 'mul_ln864_4' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln864_10 = sext i16 %trunc_ln1317_5"   --->   Operation 159 'sext' 'sext_ln864_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln864_11 = sext i16 %trunc_ln1319_5"   --->   Operation 160 'sext' 'sext_ln864_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_5 = mul i29 %sext_ln864_11, i29 %sext_ln864_10"   --->   Operation 161 'mul' 'mul_ln864_5' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln864_12 = sext i16 %trunc_ln1317_6"   --->   Operation 162 'sext' 'sext_ln864_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln864_13 = sext i16 %trunc_ln1319_6"   --->   Operation 163 'sext' 'sext_ln864_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln864_6 = mul i29 %sext_ln864_13, i29 %sext_ln864_12"   --->   Operation 164 'mul' 'mul_ln864_6' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 5.98>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864, i32 13, i32 28"   --->   Operation 165 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln864_1 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_1, i32 13, i32 28"   --->   Operation 166 'partselect' 'trunc_ln864_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln864_2 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_2, i32 13, i32 28"   --->   Operation 167 'partselect' 'trunc_ln864_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln864_3 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_3, i32 13, i32 28"   --->   Operation 168 'partselect' 'trunc_ln864_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln864_4 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_4, i32 13, i32 28"   --->   Operation 169 'partselect' 'trunc_ln864_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln864_5 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_5, i32 13, i32 28"   --->   Operation 170 'partselect' 'trunc_ln864_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln864_6 = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %mul_ln864_6, i32 13, i32 28"   --->   Operation 171 'partselect' 'trunc_ln864_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_6_6 = bitconcatenate i112 @_ssdm_op_BitConcatenate.i112.i16.i16.i16.i16.i16.i16.i16, i16 %trunc_ln864_6, i16 %trunc_ln864_5, i16 %trunc_ln864_4, i16 %trunc_ln864_3, i16 %trunc_ln864_2, i16 %trunc_ln864_1, i16 %trunc_ln4" [conv_7x7.cpp:63]   --->   Operation 172 'bitconcatenate' 'tmp_6_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859 = add i16 %trunc_ln864_1, i16 %trunc_ln864_2"   --->   Operation 173 'add' 'add_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 174 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_1 = add i16 %add_ln859, i16 %trunc_ln4"   --->   Operation 174 'add' 'add_ln859_1' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 175 [1/1] (2.07ns)   --->   "%add_ln859_2 = add i16 %trunc_ln864_4, i16 %trunc_ln864_3"   --->   Operation 175 'add' 'add_ln859_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_3 = add i16 %add_ln859_2, i16 %trunc_ln864_5"   --->   Operation 176 'add' 'add_ln859_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_4 = add i16 %add_ln859_3, i16 %trunc_ln864_6"   --->   Operation 177 'add' 'add_ln859_4' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln52 = store i112 %tmp_6_6, i112 %p_lcssa14" [conv_7x7.cpp:52]   --->   Operation 178 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%val_V_load_1 = load i16 %val_V"   --->   Operation 188 'load' 'val_V_load_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%p_lcssa14_load = load i112 %p_lcssa14"   --->   Operation 189 'load' 'p_lcssa14_load' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i112P0A, i112 %p_lcssa14_out, i112 %p_lcssa14_load"   --->   Operation 190 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %val_V_out, i16 %val_V_load_1"   --->   Operation 191 'write' 'write_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.49>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%val_V_load = load i16 %val_V"   --->   Operation 179 'load' 'val_V_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CHANNEL_KERN_I_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 181 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 182 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [conv_7x7.cpp:43]   --->   Operation 183 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_5 = add i16 %add_ln859_4, i16 %add_ln859_1"   --->   Operation 184 'add' 'add_ln859_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 185 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln859_6 = add i16 %add_ln859_5, i16 %val_V_load"   --->   Operation 185 'add' 'add_ln859_6' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln52 = store i16 %add_ln859_6, i16 %val_V" [conv_7x7.cpp:52]   --->   Operation 186 'store' 'store_ln52' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln52 = br void %for.body16.i" [conv_7x7.cpp:52]   --->   Operation 187 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.25ns
The critical path consists of the following:
	'alloca' operation ('chan') [18]  (0 ns)
	'load' operation ('chan', conv_7x7.cpp:46) on local variable 'chan' [39]  (0 ns)
	'add' operation ('add_ln46', conv_7x7.cpp:46) [52]  (1.56 ns)
	'add' operation ('add_ln1319_1') [58]  (1.83 ns)
	'sub' operation ('sub_ln1319_2') [60]  (1.87 ns)
	'select' operation ('select_ln46_2', conv_7x7.cpp:46) [64]  (0.993 ns)

 <State 2>: 6.61ns
The critical path consists of the following:
	'mul' operation of DSP[97] ('empty_39', conv_7x7.cpp:46) [63]  (3.36 ns)
	'add' operation of DSP[97] ('empty_41', conv_7x7.cpp:46) [97]  (0 ns)
	'getelementptr' operation ('conv_in_buf_V_addr', conv_7x7.cpp:46) [99]  (0 ns)
	'load' operation ('conv_in_buf_V_load', conv_7x7.cpp:46) on array 'conv_in_buf_V' [100]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('conv_wt_buf_V_load', conv_7x7.cpp:46) on array 'conv_wt_buf_V' [67]  (3.25 ns)

 <State 4>: 5.94ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln1317') [103]  (5.94 ns)

 <State 5>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[110] ('mul_ln864') [110]  (6.38 ns)

 <State 6>: 5.98ns
The critical path consists of the following:
	'add' operation ('add_ln859_2') [175]  (2.08 ns)
	'add' operation ('add_ln859_3') [176]  (0 ns)
	'add' operation ('add_ln859_4') [177]  (3.9 ns)

 <State 7>: 5.49ns
The critical path consists of the following:
	'load' operation ('val_V_load') on local variable 'val.V' [50]  (0 ns)
	'add' operation ('add_ln859_6') [179]  (3.9 ns)
	'store' operation ('store_ln52', conv_7x7.cpp:52) of variable 'add_ln859_6' on local variable 'val.V' [185]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
