<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005751A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005751</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17783641</doc-number><date>20200723</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>201911398950.3</doc-number><date>20191230</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>308</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>3086</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>3081</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">TIP-TO-TIP GRAPHIC PREPARATION METHOD</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SHANGHAI IC R&#x26;D CENTER CO., LTD</orgname><address><city>Shanghai</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Li</last-name><first-name>Yanli</first-name><address><city>Shanghai</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Yang</last-name><first-name>Yushu</first-name><address><city>Shanghai</city><country>CN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Wu</last-name><first-name>Qiang</first-name><address><city>Shanghai</city><country>CN</country></address></addressbook></inventor></inventors></us-parties><pct-or-regional-filing-data><document-id><country>WO</country><doc-number>PCT/CN2020/103760</doc-number><date>20200723</date></document-id><us-371c12-date><date>20220608</date></us-371c12-date></pct-or-regional-filing-data></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">The present invention disclosures a Tip-to-Tip pattern preparation method, comprising: providing a substrate, and sequentially forming a layer to be etched, a first hard mask layer, a second hard mask layer, a sacrificial layer, a first dielectric layer and a first photoresist layer on the substrate, forming a first patterned photoresist layer which has a first Tip-to-Tip pattern by EUV lithography, and transferring the first Tip-to-Tip pattern to the second hard mask layer by etching; then forming a second patterned photoresist layer which has a second Tip-to-Tip pattern by the EUV lithography, and transferring the second Tip-to-Tip pattern to the second hard mask layer by etching; finally, transferring the first Tip-to-Tip pattern and the second Tip-to-Tip pattern to the layer to be etched. The above method needs only performing the EUV lithography twice to form the small-sized Tip-to-Tip pattern with a period halved, that is, the EUV lithography and etching are used for reducing lithography layers and realizing to form the small-sized Tip-to-Tip pattern with the period halved.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="51.65mm" wi="88.56mm" file="US20230005751A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="242.49mm" wi="72.31mm" file="US20230005751A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="242.65mm" wi="90.59mm" file="US20230005751A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="214.04mm" wi="82.47mm" file="US20230005751A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="200.15mm" wi="82.04mm" file="US20230005751A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="176.78mm" wi="85.34mm" file="US20230005751A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="198.80mm" wi="89.32mm" file="US20230005751A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="205.66mm" wi="83.31mm" file="US20230005751A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">This application claims priority of International Patent Application Serial No. PCT/CN2020/103760, filed Jul. 23, 2020, which is related to and claims priority of Chinese Patent Application Serial No. CN201911398950.3, filed Dec. 30, 2019. The entirety of each of the above-mentioned patent applications is hereby incorporated herein by reference and made a part of this specification.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">TECHNICAL FIELD</heading><p id="p-0003" num="0002">The disclosure relates to the technical field of semiconductors, in particular to a Tip-to-Tip pattern preparation method.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">Lithography is a process that transferring desired patterns to a substrate (usually the target area of the substrate), so as to create the patterns in different device current regions. Specifically, the lithography realizes to transfer the patterns to a photoresist layer (a material is a photosensitive resist) on the surface of the substrate by exposing.</p><p id="p-0005" num="0004">In the prior art, if it is necessary to form a small periodical and small-sized Tip-to-Tip pattern, in addition to multiple lithography steps for two main patterns, two extra multiple lithography steps for lithography cutting layers are required, all of the patterns are formed on amorphous silicon (&#x3b1;-Si) and finally transferred to a hard mask layer. Please refer to <figref idref="DRAWINGS">FIG. <b>1</b><i>a</i></figref>&#x2dc;<b>1</b><i>b, </i>the two extra multiple lithography steps for the lithography cutting layers are as follows: successively forming a layer <b>02</b> to be etched, a hard mask layer <b>03</b> and an amorphous Si layer <b>04</b> on a substrate <b>01</b>, depositing a cutting layer material on the amorphous Si layer <b>04</b>, forming a first cutting layer <b>0402</b> and a cutting layer opening <b>0401</b> in the amorphous Si layer <b>04</b> by lithography and etching, thus a small-size first pattern can be formed on the amorphous Si layer <b>04</b> after exposing a first main pattern and etching subsequently, and then forming an organic carbon layer <b>05</b> and a silicon oxide layer <b>06</b> on the cutting layer opening <b>0401</b>, the amorphous Si layer <b>04</b> and the upper surface of the hard mask layer <b>03</b> where the first cutting layer <b>0402</b> are positioned; forming a second cutting layer <b>07</b> and an opening <b>0403</b> by depositing a spacer material, coating photoresist and performing lithography and etching, thus a small-size second pattern can be formed on the amorphous Si layer <b>04</b> after exposing a second main pattern and etching subsequently; finally, the first main pattern and the second main pattern are transferred from the amorphous Si to the hard mask layer.</p><p id="p-0006" num="0005">How to form a small periodical and small-sized Tip-to-Tip pattern and save lithography cutting layers simultaneously is a problem currently concerned.</p><heading id="h-0004" level="1">SUMMARY</heading><p id="p-0007" num="0006">The object of the present invention is to provide a Tip-to-Tip pattern preparation method. Extreme ultraviolet lithography (EUV) and etching are used for saving lithography cutting layers and achieving a half-cycle and small-sized Tip-to-Tip pattern.</p><p id="p-0008" num="0007">In order to achieve the above objective, the present invention provides a Tip-to-Tip pattern preparation method, comprising:</p><p id="p-0009" num="0008">step S<b>1</b>: providing a substrate, and sequentially forming a layer to be etched, a first hard mask layer, a second hard mask layer, a sacrificial layer, a first dielectric layer and a first photoresist layer on the substrate, performing EUV lithography on the first photoresist layer to form a first patterned photoresist layer, which has a first Tip-to-Tip pattern;</p><p id="p-0010" num="0009">step S<b>2</b>: using the first patterned photoresist layer as a mask, sequentially etching the first dielectric layer and the sacrificial layer to the upper surface of the second hard mask layer, thus forming a patterned sacrificial layer which has the first Tip-to-Tip pattern;</p><p id="p-0011" num="0010">step S<b>3</b>: forming a spacer layer on the sidewall of the patterned sacrificial layer to fill Tip-to-Tip spaces of the first Tip-to-Tip pattern and expose a part of the upper surface of the second hard mask layer in other area;</p><p id="p-0012" num="0011">step S<b>4</b>: forming a patterned protective layer to mask areas exposed by the patterned sacrificial layer and the spacer layer and expose the upper surface of the patterned sacrificial layer, using the patterned protective layer as a mask to remove the patterned sacrificial layer and the second hard mask layer thereunder, thus exposing a part of the upper surface of the first hard mask layer;</p><p id="p-0013" num="0012">step S<b>5</b>: removing the patterned protective layer and sequentially forming a second dielectric layer and a second photoresist layer above the first hard mask layer, the second hard mask layer, and the spacer layer, and performing the EUV lithography on the second photoresist layer to form a second patterned photoresist layer, which has a second Tip-to-Tip pattern, the second Tip-to-Tip pattern and the first Tip-to-Tip pattern are interlaced;</p><p id="p-0014" num="0013">step S<b>6</b>: using the second patterned photoresist layer as a mask, sequentially etching the second dielectric layer, the spacer layer and the second hard mask layer to the upper surface of the first hard mask layer, thus transferring the second Tip-to-Tip pattern into the spacer layer and the second hard mask layer;</p><p id="p-0015" num="0014">step S<b>7</b>: removing the second patterned photoresist layer and the second dielectric layer, using the spacer layer and the second hard mask layer as a mask and etching the first hard mask layer and the layer to be etched to the upper surface of the substrate, thus forming a Tip-to-Tip pattern composed of the first Tip-to-Tip pattern interlaced with the second Tip-to-Tip pattern in the layer to be etched.</p><p id="p-0016" num="0015">Further, the first hard mask layer comprises a metal nitride layer or a metal conductive layer; the layer to be etched comprises a low-K dielectric layer and a TEOS layer thereon, the first hard mask layer is covered above the TEOS layer.</p><p id="p-0017" num="0016">Further, in step S<b>1</b>, the first Tip-to-Tip pattern comprises multiple first Tip-to-Tip lines and trenches between the adjacent first Tip-to-Tip lines, each of the first Tip-to-Tip lines has a first Tip-to-Tip space, line width of each of the first Tip-to-Tip lines is 14 nm&#x2dc;24 nm, line width of each of the trenches between the adjacent first Tip-to-Tip lines is 26 nm&#x2dc;36 nm, and line width of each the first Tip-to-Tip space is 18 nm&#x2dc;25 nm; in step S<b>7</b>, line width of each of Tip-to-Tip lines in the Tip-to-Tip pattern is 10 nm&#x2dc;15 nm, line width of each of trenches between the adjacent Tip-to-Tip lines is 10 nm&#x2dc;15 nm, and line width of a Tip-to-Tip space in each of the Tip-to-Tip lines is 20 nm&#x2dc;25 nm.</p><p id="p-0018" num="0017">Further, in step S<b>1</b>, the trenches in the first Tip-to-Tip pattern are periodic and corresponding periodic width thereof is 40 nm&#x2dc;60 nm; in step S<b>7</b>, the trenches in the Tip-to-Tip pattern are periodic and corresponding periodic width thereof is 20 nm&#x2dc;30 nm.</p><p id="p-0019" num="0018">Further, in step S<b>4</b>, the formation process of the patterned protective layer comprises: step S<b>41</b>: coating a protective layer on the upper surfaces of the patterned sacrificial layer, the spacer layer and the second hard mask layer, the upper surface of the protective layer is not lower than the upper surface of the patterned sacrificial layer; step S<b>42</b>: removing the excess protective layer to form the patterned protective layer, the upper surface of the patterned protective layer is flush with the upper surface of the patterned sacrificial layer.</p><p id="p-0020" num="0019">Further, the protective layer comprises an organic carbon layer.</p><p id="p-0021" num="0020">Further, in step S<b>3</b>, the formation process of the spacer layer comprises: step S<b>31</b>: coating a spacer material on the upper surfaces of the patterned sacrificial layer and the second hard mask layer; step S<b>32</b>: retaining the spacer material on the side wall of the patterned sacrificial layer and in the first Tip-to-Tip spaces of the first Tip-to-Tip pattern, and removing the excess spacer material.</p><p id="p-0022" num="0021">Further, the thickness of the spacer layer is 13 nm&#x2dc;15 nm.</p><p id="p-0023" num="0022">Further, in step S<b>32</b>, removing the excess spacer material by a dry etching process.</p><p id="p-0024" num="0023">Further, the material of the spacer layer comprises TiO<sub>x</sub>, wherein x is any value between 1 and 2.</p><p id="p-0025" num="0024">In summary, the present invention disclosures the Tip-to-Tip pattern preparation method, the first Tip-to-Tip pattern and the second Tip-to-Tip pattern are transferred to the second hard mask layer by performing the EUV lithography twice, and then transferred to the layer to be etched by etching. Since the exposure wavelength of the EUV lithography is very short and lithography resolution thereof is very high, the preparation method of the Tip-to-Tip pattern provided by the present invention only requires performing the EUV lithography twice and realizes to form the small-sized Tip-to-Tip pattern with the period halved, that is, there is no need to add extra lithography layers for the small-sized Tip-to-Tip pattern. Therefore, the Tip-to-Tip pattern preparation method of the present invention adopts the EUV lithography and etching, which are used for reducing lithography layers and realizing to form the small-sized Tip-to-Tip pattern with the period halved.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>1</b><i>a</i>-<b>2</b><i>b </i></figref>show an extra lithography process of forming a small-sized Tip-to-Tip pattern;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>3</b><i>a</i>-<b>3</b><i>b </i></figref>are a cross-sectional view and a top view of a first patterned photoresist layer in an embodiment of the present invention;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>4</b><i>a</i>-<b>4</b><i>b </i></figref>are a cross-sectional view and a top view of a patterned sacrificial layer in an embodiment of the present invention;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>5</b><i>a</i>-<b>5</b><i>c </i></figref>are a top view of a spacer layer and a process diagram of forming the spacer layer according to an embodiment of the present invention;</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>6</b><i>a</i>-<b>6</b><i>c </i></figref>are process diagrams of forming a first patterned second hard mask layer in an embodiment of the present invention;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>7</b><i>a</i>-<b>7</b><i>b </i></figref>are a cross-sectional view and a top view of a protective layer removed in an embodiment of the present invention;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a cross-sectional view of a second patterned photoresist layer in an embodiment of the present invention;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>9</b><i>a</i>-<b>9</b><i>b </i></figref>are a cross-sectional view and a top view of a s second hard mask layer with a second patterned in an embodiment of the present invention;</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a cross-sectional view of a combined Tip-to-Tip pattern in an embodiment of the present invention;</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is the top view of the combined Tip-to-Tip pattern in <figref idref="DRAWINGS">FIG. <b>10</b></figref>;</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><p id="p-0036" num="0035">wherein, in <figref idref="DRAWINGS">FIG. <b>1</b><i>a</i></figref>-<b>2</b><i>b: </i></p><p id="p-0037" num="0036"><b>01</b>&#x2014;substrate, <b>02</b>&#x2014;layer to be etched, <b>03</b>&#x2014;hard mask layer, <b>04</b>&#x2014;amorphous Si layer, <b>0401</b>&#x2014;cutting layer opening, <b>0402</b>&#x2014;first cutting layer, <b>0403</b>&#x2014;opening, <b>05</b>&#x2014;organic carbon layer, <b>06</b>&#x2014;silicon oxide layer, <b>07</b>&#x2014;second cutting layer;</p><p id="p-0038" num="0037">in <figref idref="DRAWINGS">FIG. <b>3</b><i>a</i></figref>-<b>11</b>:</p><p id="p-0039" num="0038"><b>10</b>&#x2014;Substrate, <b>20</b>&#x2014;layer to be etched, <b>201</b>&#x2014;low-K dielectric layer, <b>2011</b>&#x2014;patterned low-K dielectric layer, <b>202</b>&#x2014;TEOS layer, <b>2021</b>&#x2014;patterned TEOS layer, <b>30</b>&#x2014;first hard mask layer, <b>301</b>&#x2014;patterned first hard mask layer, <b>40</b>&#x2014;second hard mask layer, <b>401</b>&#x2014;first patterned second hard mask layer, <b>402</b>&#x2014;second patterned second hard mask layer, <b>50</b>&#x2014;sacrificial layer, <b>501</b>&#x2014;patterned sacrificial layer, <b>60</b>&#x2014;first dielectric layer, <b>601</b>&#x2014;first organic carbon layer, <b>602</b>&#x2014;first anti&#x2014;reflection layer, <b>61</b>&#x2014;second dielectric layer, <b>611</b>&#x2014;second organic carbon layer, <b>612</b>&#x2014;second anti&#x2014;reflective layer, <b>70</b>&#x2014;first patterned photoresist layer, <b>71</b>&#x2014;second patterned photoresist layer, <b>80</b>&#x2014;spacer layer, <b>801</b>&#x2014;pre&#x2014;spacer layer, <b>90</b>&#x2014;protective layer, <b>901</b>&#x2014;patterned protective layer.</p><heading id="h-0006" level="1">DETAILED DESCRIPTION</heading><p id="p-0040" num="0039">In order to make the objectives, technical solutions and advantages of the present invention clearer, the specific embodiments of the present invention will be further described in detail below in conjunction with the accompanying drawings.</p><p id="p-0041" num="0040">In order to achieve a purpose of saving lithography layers and forming a small-sized and small periodical Tip-to-Tip pattern through lithography and etching, the present invention provides a Tip-to-Tip pattern preparation method, please refer to FIG.<b>3</b><i>a</i>-<b>11</b>, the Tip-to-Tip pattern preparation method comprises:</p><p id="p-0042" num="0041">step S<b>1</b>: providing a substrate <b>10</b>, and sequentially forming a layer <b>20</b> to be etched, a first hard mask layer <b>30</b>, a second hard mask layer <b>40</b>, a sacrificial layer <b>50</b>, a first dielectric layer <b>60</b> and a first photoresist layer on the substrate <b>10</b>, performing EUV lithography on the first photoresist layer to form a first patterned photoresist layer, which has a first Tip-to-Tip pattern;</p><p id="p-0043" num="0042">step S<b>2</b>: using the first patterned photoresist layer <b>70</b> as a mask, sequentially etching the first dielectric layer <b>60</b> and the sacrificial layer <b>50</b> to the upper surface of the second hard mask layer <b>40</b>, thus forming a patterned sacrificial layer <b>501</b> which has the first Tip-to-Tip pattern;</p><p id="p-0044" num="0043">step S<b>3</b>: forming a spacer layer <b>80</b> on the sidewall of the patterned sacrificial layer <b>501</b> to fill Tip-to-Tip spaces of the first Tip-to-Tip pattern and expose a part of the upper surface of the second hard mask layer <b>40</b> in other area;</p><p id="p-0045" num="0044">step S<b>4</b>: forming a patterned protective layer <b>901</b> to mask areas exposed by the patterned sacrificial layer <b>501</b> and the spacer layer <b>80</b> and expose the upper surface of the patterned sacrificial layer <b>501</b>, using the patterned protective layer <b>901</b> as a mask to remove the patterned sacrificial layer <b>501</b> and the second hard mask layer <b>40</b> thereunder, thus exposing a part of the upper surface of the first hard mask layer <b>30</b>;</p><p id="p-0046" num="0045">step S<b>5</b>: removing the patterned protective layer <b>901</b> and sequentially forming a second dielectric layer <b>61</b> and a second photoresist layer above the first hard mask layer <b>30</b>, the second hard mask layer <b>40</b>, and the spacer layer <b>80</b>, and performing the EUV lithography on the second photoresist layer to form a second patterned photoresist layer <b>71</b> which has a second Tip-to-Tip pattern, the second Tip-to-Tip pattern and the first Tip-to-Tip pattern are interlaced;</p><p id="p-0047" num="0046">step S<b>6</b>: using the second patterned photoresist layer <b>71</b> as a mask, sequentially etching the second dielectric layer <b>61</b>, the spacer layer <b>80</b> and the second hard mask layer <b>40</b> to the upper surface of the first hard mask layer <b>30</b>, thus transferring the second Tip-to-Tip pattern into the spacer layer <b>80</b> and the second hard mask layer <b>40</b>;</p><p id="p-0048" num="0047">step S<b>7</b>: removing the second patterned photoresist layer <b>71</b> and the second dielectric layer <b>61</b>, using the spacer layer <b>80</b> and the second hard mask layer <b>40</b> as a mask, and etching the first hard mask layer <b>30</b> and the layer <b>20</b> to be etched to the upper surface of the substrate <b>10</b>, thus forming a Tip-to-Tip pattern composed of the first Tip-to-Tip pattern interlaced with the second Tip-to-Tip pattern in the layer <b>20</b> to be etched.</p><p id="p-0049" num="0048">Please refer to <figref idref="DRAWINGS">FIGS. <b>3</b><i>a </i>and <b>3</b><i>b</i></figref>, in step S<b>1</b>, providing the substrate <b>10</b>, the substrate <b>10</b> can be a silicon substrate, another commonly used substrate, or a substrate with a semiconductor structure, which is not limited herein. The layer <b>20</b> to be etched is formed on the substrate <b>10</b> and preferably comprises a low-K dielectric layer <b>201</b> and a TEOS layer <b>202</b> thereon.</p><p id="p-0050" num="0049">Forming the first hard mask layer <b>30</b> on the layer <b>20</b> to be etched, the first hard mask layer <b>30</b> can be a metal nitride layer or a metal conductive layer, such as a TiN layer. In the embodiment, the first hard mask layer <b>30</b> is covered on the TEOS layer <b>202</b>, the second hard mask layer <b>40</b> is formed above the first hard mask layer <b>30</b>, and the preferred material of the second hard mask layer <b>40</b> is silicon nitride. A sacrificial layer <b>50</b> is formed above the second hard mask layer <b>40</b>. The sacrificial layer <b>50</b> is preferably an amorphous silicon layer, which needs to has a higher etching selection ratio compared with the second hard mask layer <b>40</b> and subsequent layers overlying thereon during an etching process. The first dielectric layer <b>60</b> is formed on the sacrificial layer <b>50</b> and comprise a first organic carbon layer (SOC) <b>601</b> and a first anti-reflection layer <b>602</b> positioned thereon. Preferably, the first anti-reflection layer <b>602</b> and a second anti-reflection layer <b>612</b> formed lately are bottom anti-reflective coatings (BARC). Forming a first photoresist layer above the first dielectric layer <b>60</b>, and performing the EUV lithography (extreme ultraviolet lithography) on the first photoresist layer to form the first patterned photoresist layer <b>70</b>, the pattern of the first patterned photoresist layer <b>70</b> is the first pattern, which is the first Tip-to-Tip pattern. Since the exposure wavelength of the EUV lithography is very short and the resolution thereof is extremely high, thus the small-sized first Tip-to-Tip pattern can be formed by the EUV lithography. The first Tip-to-Tip pattern comprises multiple first Tip-to-Tip lines and trenches between the adjacent first Tip-to-Tip lines, each of the first Tip-to-Tip lines has a first Tip-to-Tip space, line width L<sub>30 </sub>of each of the first head lines is 14 nm&#x2dc;24 nm, line width L<sub>20 </sub>of each of the trenches between the adjacent first Tip-to-Tip lines is 26 nm&#x2dc;36 nm, line width L<sub>10 </sub>of each the first Tip-to-Tip space is 18 nm&#x2dc;25 nm; the line width of each the Tip-to-Tip space in the first Tip-to-Tip pattern has reached the minimum value. The trenches (lateral trenches) in the first Tip-to-Tip pattern have periodicity, corresponding periodic width thereof is 40 nm&#x2dc;60 nm.</p><p id="p-0051" num="0050">Please refer to <figref idref="DRAWINGS">FIGS. <b>4</b><i>a </i>and <b>4</b><i>b</i></figref>, in step S<b>2</b>, using the first patterned photoresist layer <b>70</b> as a mask, sequentially etching the first dielectric layer <b>60</b> and the sacrificial layer <b>50</b> and stopping at the upper surface of the second hard mask layer <b>40</b> to form a patterned sacrificial layer <b>501</b> which has the first Tip-to-Tip pattern. That is, the pattern of the first patterned photoresist layer <b>70</b> is transferred to the first dielectric layer <b>60</b> and the sacrificial layer <b>50</b> by etching. The first Tip-to-Tip pattern in the patterned sacrificial layer <b>501</b> also comprises multiple first Tip-to-Tip lines and trenches between adjacent first Tip-to-Tip lines, and each of the first Tip-to-Tip lines has a first Tip-to-Tip space, line width L<sub>21 </sub>of the trenches between the adjacent first Tip-to-Tip lines in the patterned sacrificial layer <b>501</b> can be 38 nm&#x2dc;45 nm, and line width L<sub>31 </sub>of each of the first Tip-to-Tip lines can be 8 nm&#x2dc;15 nm, line width L<sub>11 </sub>of each the first Tip-to-Tip space can be 20 nm&#x2dc;25 nm. That is, the first Tip-to-Tip pattern in the patterned sacrificial layer <b>501</b> and the first Tip-to-Tip pattern in the first photoresist layer can have a certain deviation due to process deviation during pattern transferring, but the first Tip-to-Tip pattern in the patterned sacrificial layer <b>501</b> is substantially the same as the first Tip-to-Tip pattern in the first photoresist layer.</p><p id="p-0052" num="0051">Please refer to <b>5</b><i>a</i>-<b>5</b><i>c, </i>in step S<b>3</b>, forming the spacer layer <b>80</b> on the sidewall of the patterned sacrificial layer <b>501</b> to fill the Tip-to-Tip spaces of the first Tip-to-Tip pattern and expose the part of the surface of the second hard mask layer <b>40</b> in other area. Wherein, the formation process of the spacer layer <b>80</b> comprises:</p><p id="p-0053" num="0052">step S<b>31</b>: coating a spacer material on the upper surfaces of the patterned sacrificial layer and the second hard mask layer, thus forming a pre-spacer layer <b>801</b>;</p><p id="p-0054" num="0053">step S<b>32</b>: retaining the spacer material on the side wall of the patterned sacrificial layer and in the Tip-to-Tip spaces of the first Tip-to-Tip pattern, and removing the excess spacer material.</p><p id="p-0055" num="0054">Wherein, the material of the spacer layer <b>80</b> is preferably TiO<sub>x </sub>(titanium oxide), wherein x is any value between <b>1</b> and <b>2</b>, and the thickness of the spacer layer <b>80</b> is preferably 13 nm&#x2dc;15 nm. Removing the excess spacer material to retain the spacer material on the side wall of the patterned sacrificial layer and in the Tip-to-Tip spaces of the first Tip-to-Tip pattern, and remove the spacer material on other positions. Further, a removing method is preferably dry etching, and an etching reagent is preferably Cl<sub>2</sub>, BCl<sub>3</sub>, O<sub>2</sub>, etc.</p><p id="p-0056" num="0055">Please refer to <b>6</b><i>a</i>-<b>6</b><i>c, </i>in step S<b>4</b>, forming the patterned protective layer <b>901</b> to mask areas exposed by the patterned sacrificial layer <b>501</b> and the spacer layer <b>80</b> and expose the upper surface of the patterned sacrificial layer <b>501</b>. Since a part of the upper surface of the second hard mask layer <b>40</b> has been exposed after the formation of the patterned sacrificial layer <b>501</b>, first coating a protective layer to protect a part of the second hard mask layer where the second pattern is positioned, the protective layer is preferably an organic carbon layer (SOC). The formation process of the patterned protective layer <b>901</b> comprises:</p><p id="p-0057" num="0056">step S<b>41</b>: coating a protective material to form the protective layer <b>90</b> on the upper surfaces of the patterned sacrificial layer <b>501</b>, the spacer layer <b>80</b> and the second hard mask layer <b>40</b>.</p><p id="p-0058" num="0057">step S<b>42</b>: removing the excess protective layer, then the patterned protective layer <b>901</b> is formed by the remaining protective layer, and the upper surface of the patterned protective layer <b>901</b> is flush with the upper surface of the patterned sacrificial layer <b>501</b>.</p><p id="p-0059" num="0058">Wherein, in step S<b>41</b>, the upper surface of the protective layer <b>90</b> is not lower than the upper surface of the patterned sacrificial layer <b>501</b>.</p><p id="p-0060" num="0059">In step S<b>42</b>, since a part of the protective layer <b>90</b> is removed by etching or chemical mechanical polishing, thus the upper surface of the patterned protective layer <b>901</b> formed is flush with the upper surface of the patterned sacrificial layer <b>501</b>.</p><p id="p-0061" num="0060">After forming the patterned protective layer <b>901</b>, using the patterned protective layer <b>901</b> as a mask to remove the patterned sacrificial layer <b>501</b> and the second hard mask layer <b>40</b> below, so as to expose a part of the surface of the first hard mask layer <b>30</b>. That is, removing the patterned sacrificial layer <b>501</b> by using an etching selection ratio, the second hard mask layer <b>40</b> at the position of the patterned sacrificial layer <b>501</b> is also removed simultaneously to form a first patterned second hard mask layer <b>401</b>, etching and stopping on the upper surface of the first hard mask layer <b>30</b>, which is ready for the subsequent etching the second hard mask layer <b>40</b> again and stopping on the upper surface of the first hard mask layer <b>30</b>. Meanwhile, the first patterned second hard mask layer <b>401</b> has the first Tip-to-Tip pattern.</p><p id="p-0062" num="0061">Please refer to <figref idref="DRAWINGS">FIG. <b>7</b><i>a</i>-<b>7</b><i>b </i></figref>and <figref idref="DRAWINGS">FIG. <b>8</b></figref>, in step S<b>5</b>, removing the patterned protective layer <b>901</b> and sequentially forming a second dielectric layer <b>61</b> and a second photoresist layer above the first hard mask layer <b>30</b>, the second hard mask layer <b>40</b> and the spacer layer <b>80</b>, and performing EUV lithography on the second photoresist layer to form a second patterned photoresist layer <b>71</b>. Wherein, the second dielectric layer <b>61</b> can comprises a second organic carbon layer <b>611</b> and a second anti-reflective layer <b>612</b> thereon, the pattern of the second patterned photoresist layer <b>71</b> is the second pattern, the second patterned photoresist layer <b>71</b> has the second Tip-to-Tip pattern, which is interlaced with the first Tip-to-Tip pattern. Taking advantages of the short exposure wavelength and the high resolution of the EUV lithography, the small-sized second Tip-to-Tip pattern can be formed by the EUV lithography and no extra exposure of lithography cutting layers is required. The second Tip-to-Tip pattern comprises multiple second Tip-to-Tip lines and trenches between the adjacent second Tip-to-Tip lines. Each of the second Tip-to-Tip lines has a second Tip-to-Tip space, line width of each of the trenches between the adjacent two Tip-to-Tip lines is 20 nm&#x2dc;26 nm, and line width of each of the second Tip-to-Tip spaces is 18 nm&#x2dc;25 nm. In addition, the trenches in the second Tip-to-Tip pattern have periodicity, and corresponding periodic width thereof can be 40 nm&#x2dc;60 nm. In this embodiment, the patterns of the second patterned photoresist layer <b>71</b> and the first patterned photoresist layer <b>70</b> can be the same, relative to the first photoresist layer <b>70</b>, the pattern of the second patterned photoresist layer <b>71</b> is simply a position shift to the right or left and a position shift to the front or back relative to the upper surface of the substrate. It should be noticed that, in other embodiments of the present invention, the patterns of the second patterned photoresist layer <b>71</b> and the first patterned photoresist layer <b>70</b> can also be different, for example, the line widths of the Tip-to-Tip lines are different.</p><p id="p-0063" num="0062">Please refer to <figref idref="DRAWINGS">FIG. <b>9</b><i>a</i></figref>-<b>9</b><i>b, </i>in step S<b>6</b>, using the second patterned photoresist layer <b>71</b> as a mask, sequentially etching the second dielectric layer <b>61</b>, the spacer layer <b>80</b> and the second hard mask layer <b>40</b> to the upper surface of the first hard mask layer <b>30</b>, so as to form a second patterned second hard mask layer <b>402</b>. The second Tip-to-Tip pattern is transferred to the spacer layer <b>80</b> and the second hard mask layer <b>40</b>, that is, the second Tip-to-Tip pattern is formed in the second patterned second hard mask layer <b>402</b>. The method for etching the second hard mask layer is preferably self-aligned etching the spacer layer. Meanwhile, the pattern of the second patterned second hard mask layer <b>402</b> is composed of the second Tip-to-Tip pattern and the first Tip-to-Tip pattern that are interleaved with each other.</p><p id="p-0064" num="0063">Please refer to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, in step S<b>7</b>, removing the second patterned photoresist layer <b>71</b> and the second dielectric layer <b>61</b>, using the spacer layer <b>80</b> and the second hard mask layer <b>40</b> as a mask to etch the first hard mask layer <b>30</b> to form a patterned first hard mask layer <b>301</b>, and using the patterned first hard mask layer <b>301</b> as a mask to etch the layer <b>20</b> to be etched to the upper surface of the substrate <b>10</b>, so as to form the Tip-to-Tip pattern composed of the first Tip-to-Tip pattern interlaced with the second Tip-to-Tip pattern in the layer <b>20</b> to be etched. Finally, removing the spacer layer <b>80</b> and the second hard mask layer <b>40</b>.</p><p id="p-0065" num="0064">The specific formation process of the combined Tip-to-Tip pattern comprises: using the second patterned second hard mask layer <b>402</b> and the spacer layer <b>80</b> as a mask to etch the first hard mask layer <b>30</b>, so as to form the pattern first hard mask layer <b>301</b>, and then using the patterned first hard mask layer <b>301</b> as a mask to etch the layer <b>20</b> to be etched, that is, etching the TEOS layer <b>202</b> and the low-K dielectric layer <b>201</b>, so as to form a patterned TEOS layer <b>2021</b> and a patterned low-K dielectric layer <b>2011</b>. Please refer to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, wherein A is the first Tip-to-Tip pattern transferred to the low-K dielectric layer <b>201</b>, and B is the second Tip-to-Tip pattern transferred to the low-K dielectric layer <b>201</b>, a final target pattern of the low-K dielectric layer <b>201</b> is composed of A and B, that is the Tip-to-Tip pattern composed of the first Tip-to-Tip pattern interlaced with the second Tip-to-Tip pattern. The trenches of the combined Tip-to-Tip pattern have periodicity, and corresponding periodic width thereof is 20 nm&#x2dc;30 nm. Line width of each of the Tip-to-Tip lines of the combined Tip-to-Tip pattern is 10 nm&#x2dc;15 nm, line width of the trench between the adjacent Tip-to-Tip lines is 10 nm&#x2dc;15 nm, and line width of each the Tip-to-Tip space of each of the Tip-to-Tip lines is 20 nm&#x2dc;25 nm. In the present invention, periodic width of a pattern exposed by lithography is 40 nm&#x2dc;60 nm, and periodic width after being exposed twice is 40 nm&#x2dc;60 nm, that is, a period is reduced by half, and the smallest line width of each the smallest Tip-to-Tip space can be 20 nm&#x2dc;25 nm.</p><p id="p-0066" num="0065">Since the exposure wavelength of the EUV lithography can be reduced to 13.5 nm, which is equivalent to 1/14 of 193 nm, and the shorter the wavelength, the higher the lithography resolution. thus, the EUV lithography can provide extremely high lithography resolution (which can be dozens of nanometers), directly form a small-size pattern, and does not require extra exposures for lithographic cutting layers. On the 5 nm technology node, it is possible to form a small-cycle and small-size Tip-to-Tip pattern exposed twice by the EUV lithography, so as to achieve a purpose of saving lithography layers.</p><p id="p-0067" num="0066">Therefore, the present invention adopts the EUV lithography that can provide extremely high lithography resolution, performing the EUV lithography twice to form a small-sized Tip-to-Tip pattern with a period halved, which does not require extra lithography layers for the Tip-to-Tip pattern, that is, the EUV lithography and etching are used for reducing lithography layers and realizing to form the small-sized Tip-to-Tip pattern with the period halved.</p><p id="p-0068" num="0067">The above descriptions are only the preferred embodiments of the present invention, and the described embodiments are not used to limit the scope of patent protection of the present invention. Therefore, any equivalent structural changes made using the contents of the description and drawings of the present invention should be included of the same reasoning. Within the protection scope of the appended claims of the present invention.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A Tip-to-Tip pattern preparation method, comprising:<claim-text>step S<b>1</b>: providing a substrate, and sequentially forming a layer to be etched, a first hard mask layer, a second hard mask layer, a sacrificial layer, a first dielectric layer and a first photoresist layer on the substrate, performing EUV lithography on the first photoresist layer to form a first patterned photoresist layer, which has a first Tip-to-Tip pattern;</claim-text><claim-text>step S<b>2</b>: using the first patterned photoresist layer as a mask, sequentially etching the first dielectric layer and the sacrificial layer to the upper surface of the second hard mask layer, thus forming a patterned sacrificial layer which has the first Tip-to-Tip pattern;</claim-text><claim-text>step S<b>3</b>: forming a spacer layer on the sidewall of the patterned sacrificial layer to fill Tip-to-Tip spaces of the first Tip-to-Tip pattern and expose a part of the upper surface of the second hard mask layer in other area;</claim-text><claim-text>step S<b>4</b>: forming a patterned protective layer to mask areas exposed by the patterned sacrificial layer and the spacer layer and expose the upper surface of the patterned sacrificial layer, using the patterned protective layer as a mask to remove the patterned sacrificial layer and the second hard mask layer thereunder, thus exposing a part of the upper surface of the first hard mask layer;</claim-text><claim-text>step S<b>5</b>: removing the patterned protective layer and sequentially forming a second dielectric layer and a second photoresist layer above the first hard mask layer, the second hard mask layer, and the spacer layer, and performing the EUV lithography on the second photoresist layer to form a second patterned photoresist layer, which has a second Tip-to-Tip pattern, the second Tip-to-Tip pattern and the first Tip-to-Tip pattern are interlaced;</claim-text><claim-text>step S<b>6</b>: using the second patterned photoresist layer as a mask, sequentially etching the second dielectric layer, the spacer layer and the second hard mask layer to the upper surface of the first hard mask layer, thus transferring the second Tip-to-Tip pattern into the spacer layer and the second hard mask layer;</claim-text><claim-text>step S<b>7</b>: removing the second patterned photoresist layer and the second dielectric layer, using the spacer layer and the second hard mask layer as a mask and etching the first hard mask layer and the layer to be etched to the upper surface of the substrate, thus forming a Tip-to-Tip pattern composed of the first Tip-to-Tip pattern interlaced with the second Tip-to-Tip pattern in the layer to be etched.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first hard mask layer comprises a metal nitride layer or a metal conductive layer; the layer to be etched comprises a low-K dielectric layer and a TEOS layer thereon, the first hard mask layer is covered above the TEOS layer.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein in step S<b>1</b>, the first Tip-to-Tip pattern comprises multiple first Tip-to-Tip lines and trenches between the adjacent first Tip-to-Tip lines, each of the first Tip-to-Tip lines has a first Tip-to-Tip space, line width of each of the first Tip-to-Tip lines is 14 nm&#x2dc;24 nm, line width of each of the trenches between the adjacent first Tip-to-Tip lines is 26 nm&#x2dc;36 nm, and line width of each the first Tip-to-Tip space is 18 nm&#x2dc;25 nm; in step S<b>7</b>, line width of each of Tip-to-Tip lines in the Tip-to-Tip pattern is 10 nm&#x2dc;15 nm, line width of each of trenches between the adjacent Tip-to-Tip lines is 10 nm&#x2dc;15 nm, and line width of a Tip-to-Tip space in each of the Tip-to-Tip lines is 20 nm&#x2dc;25 nm.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein in step S<b>1</b>, the trenches in the first Tip-to-Tip pattern are periodic and corresponding periodic width thereof is 40 nm&#x2dc;60 nm; in step S<b>7</b>, the trenches in the Tip-to-Tip pattern are periodic and corresponding periodic width thereof is 20 nm&#x2dc;30 nm.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein in step S<b>4</b>, the formation process of the patterned protective layer comprises:<claim-text>step S<b>41</b>: coating a protective layer on the upper surfaces of the patterned sacrificial layer, the spacer layer and the second hard mask layer, the upper surface of the protective layer is not lower than the upper surface of the patterned sacrificial layer;</claim-text><claim-text>step S<b>42</b>: removing the excess protective layer to form the patterned protective layer, the upper surface of the patterned protective layer is flush with the upper surface of the patterned sacrificial layer.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the protective layer comprises an organic carbon layer.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein in step S<b>3</b>, the formation process of the spacer layer comprises:<claim-text>step S<b>31</b>: coating a spacer material on the upper surfaces of the patterned sacrificial layer and the second hard mask layer;</claim-text><claim-text>step S<b>32</b>: retaining the spacer material on the side wall of the patterned sacrificial layer and in the first Tip-to-Tip spaces of the first Tip-to-Tip pattern, and removing the excess spacer material.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the thickness of the spacer layer is 13 nm&#x2dc;15 nm.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein in step S<b>32</b>, removing the excess spacer material by a dry etching process.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The Tip-to-Tip pattern preparation method of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the material of the spacer layer comprises TiO<sub>x</sub>, wherein x is any value between 1 and 2.</claim-text></claim></claims></us-patent-application>