// Seed: 2813357376
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri1 id_7
);
  bit  id_9 = id_9;
  wire id_10;
  ;
  assign id_1 = id_4;
  always id_9 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    inout uwire id_2,
    input supply0 id_3,
    output tri0 id_4
);
  assign id_1 = 1'b0 && -1'b0 && id_2 && 1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_3,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_7;
  assign id_0 = -1;
endmodule
