
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _0998_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    43    0.264529    0.275966    0.204464    2.204464 ^ rst_n (in)
                                                         rst_n (net)
                      0.277510    0.000000    2.204464 ^ _0998_/RESET_B (sg13g2_dfrbpq_1)
                                              2.204464   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.137626   10.137626 ^ clk (in)
                                                         clk (net)
                      0.184452    0.000000   10.137626 ^ _0998_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.887626   clock uncertainty
                                  0.000000    9.887626   clock reconvergence pessimism
                                 -0.173726    9.713900   library recovery time
                                              9.713900   data required time
---------------------------------------------------------------------------------------------
                                              9.713900   data required time
                                             -2.204464   data arrival time
---------------------------------------------------------------------------------------------
                                              7.509435   slack (MET)


Startpoint: x_int4[0] (input port clocked by clk)
Endpoint: _1007_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.000000    2.000000 ^ input external delay
    14    0.056382    0.070520    0.047166    2.047166 ^ x_int4[0] (in)
                                                         x_int4[0] (net)
                      0.070692    0.000000    2.047166 ^ _0654_/A (sg13g2_and2_1)
    25    0.121792    0.495945    0.427988    2.475154 ^ _0654_/X (sg13g2_and2_1)
                                                         _0196_ (net)
                      0.495976    0.003300    2.478454 ^ _0759_/B (sg13g2_xnor2_1)
     3    0.013029    0.207136    0.255447    2.733902 ^ _0759_/Y (sg13g2_xnor2_1)
                                                         _0297_ (net)
                      0.207136    0.000120    2.734022 ^ _0761_/B (sg13g2_xnor2_1)
     2    0.009146    0.149370    0.158263    2.892285 ^ _0761_/Y (sg13g2_xnor2_1)
                                                         _0299_ (net)
                      0.149370    0.000089    2.892374 ^ _0763_/B (sg13g2_xor2_1)
     2    0.009343    0.109554    0.169351    3.061725 ^ _0763_/X (sg13g2_xor2_1)
                                                         _0301_ (net)
                      0.109554    0.000064    3.061789 ^ _0764_/B (sg13g2_xor2_1)
     3    0.013018    0.135660    0.179753    3.241543 ^ _0764_/X (sg13g2_xor2_1)
                                                         _0302_ (net)
                      0.135660    0.000166    3.241709 ^ _0766_/B (sg13g2_xnor2_1)
     3    0.010557    0.126323    0.147988    3.389697 ^ _0766_/Y (sg13g2_xnor2_1)
                                                         _0304_ (net)
                      0.126323    0.000057    3.389754 ^ _0780_/B (sg13g2_nor2_1)
     2    0.007263    0.047948    0.071414    3.461168 v _0780_/Y (sg13g2_nor2_1)
                                                         _0317_ (net)
                      0.047948    0.000027    3.461195 v _0781_/B1 (sg13g2_a22oi_1)
     1    0.003338    0.071354    0.082534    3.543728 ^ _0781_/Y (sg13g2_a22oi_1)
                                                         _0318_ (net)
                      0.071354    0.000014    3.543743 ^ _0782_/B1 (sg13g2_o21ai_1)
     2    0.007815    0.065193    0.077246    3.620989 v _0782_/Y (sg13g2_o21ai_1)
                                                         _0319_ (net)
                      0.065193    0.000121    3.621110 v _0838_/A1 (sg13g2_a221oi_1)
     4    0.019354    0.298291    0.288820    3.909930 ^ _0838_/Y (sg13g2_a221oi_1)
                                                         _0371_ (net)
                      0.298292    0.000487    3.910417 ^ _0868_/A1 (sg13g2_o21ai_1)
     3    0.011085    0.112584    0.169070    4.079487 v _0868_/Y (sg13g2_o21ai_1)
                                                         _0399_ (net)
                      0.112584    0.000162    4.079649 v _0882_/A1 (sg13g2_a21oi_1)
     1    0.006401    0.081732    0.109584    4.189233 ^ _0882_/Y (sg13g2_a21oi_1)
                                                         _0412_ (net)
                      0.081732    0.000066    4.189299 ^ _0888_/A (sg13g2_xnor2_1)
     1    0.003432    0.045285    0.082734    4.272033 v _0888_/Y (sg13g2_xnor2_1)
                                                         _0418_ (net)
                      0.045285    0.000022    4.272054 v _0890_/A2 (sg13g2_o21ai_1)
     1    0.001562    0.075136    0.072560    4.344615 ^ _0890_/Y (sg13g2_o21ai_1)
                                                         _0019_ (net)
                      0.075136    0.000008    4.344623 ^ _1007_/D (sg13g2_dfrbpq_1)
                                              4.344623   data arrival time

                                 10.000000   10.000000   clock clk (rise edge)
                                  0.000000   10.000000   clock source latency
    43    0.172763    0.183533    0.134333   10.134334 ^ clk (in)
                                                         clk (net)
                      0.183954    0.000000   10.134334 ^ _1007_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    9.884334   clock uncertainty
                                  0.000000    9.884334   clock reconvergence pessimism
                                 -0.106233    9.778100   library setup time
                                              9.778100   data required time
---------------------------------------------------------------------------------------------
                                              9.778100   data required time
                                             -4.344623   data arrival time
---------------------------------------------------------------------------------------------
                                              5.433478   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk                                       8     43    -35 (VIOLATED)
rst_n                                     8     43    -35 (VIOLATED)
_0950_/Y                                  8     36    -28 (VIOLATED)
_0654_/X                                  8     25    -17 (VIOLATED)
_0513_/Y                                  8     21    -13 (VIOLATED)
x_int4[2]                                 8     15     -7 (VIOLATED)
x_int4[0]                                 8     14     -6 (VIOLATED)
_0525_/Y                                  8     12     -4 (VIOLATED)
_0737_/Y                                  8     12     -4 (VIOLATED)
x_int4[3]                                 8     10     -2 (VIOLATED)
x_int4[1]                                 8      9        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 43 partially unannotated drivers.
 _0988_/Q
 _0989_/Q
 _0990_/Q
 _0991_/Q
 _0992_/Q
 _0993_/Q
 _0994_/Q
 _0995_/Q
 _0996_/Q
 _0997_/Q
 _0998_/Q
 _0999_/Q
 _1000_/Q
 _1001_/Q
 _1002_/Q
 _1003_/Q
 _1004_/Q
 _1005_/Q
 _1006_/Q
 _1007_/Q
 _1008_/Q
 _1009_/Q
 _1010_/Q
 _1011_/Q
 _1012_/Q
 _1013_/Q
 _1014_/Q
 _1015_/Q
 _1016_/Q
 _1017_/Q
 _1018_/Q
 _1019_/Q
 _1020_/Q
 _1021_/Q
 _1022_/Q
 _1023_/Q
 _1024_/Q
 _1025_/Q
 _1026_/Q
 _1027_/Q
 _1028_/Q
 _1029_/Q
 _1030_/Q

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 11
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 11
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
