
---------- Begin Simulation Statistics ----------
final_tick                               3718824543000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163084                       # Simulator instruction rate (inst/s)
host_mem_usage                                2639304                       # Number of bytes of host memory used
host_op_rate                                   192809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4896.55                       # Real time elapsed on the host
host_tick_rate                              759478560                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   798546877                       # Number of instructions simulated
sim_ops                                     944097422                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.718825                       # Number of seconds simulated
sim_ticks                                3718824543000                       # Number of ticks simulated
system.bootmem.bw_inst_read::.cpu_cluster.cpus.inst          155                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                155                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu_cluster.cpus.inst          155                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::.cpu_cluster.cpus.data           12                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                     167                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::.cpu_cluster.cpus.inst          155                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::.cpu_cluster.cpus.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                    167                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bytes_inst_read::.cpu_cluster.cpus.inst          576                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total             576                       # Number of instructions bytes read from this memory
system.bootmem.bytes_read::.cpu_cluster.cpus.inst          576                       # Number of bytes read from this memory
system.bootmem.bytes_read::.cpu_cluster.cpus.data           44                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                  620                       # Number of bytes read from this memory
system.bootmem.num_reads::.cpu_cluster.cpus.inst            9                       # Number of read requests responded to by this memory
system.bootmem.num_reads::.cpu_cluster.cpus.data            6                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    15                       # Number of read requests responded to by this memory
system.bootmem.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_cluster.clk_domain.clock               250                       # Clock period in ticks
system.cpu_cluster.cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu_cluster.cpus.branchPred.BTBHitPct    35.637308                       # BTB Hit Percentage
system.cpu_cluster.cpus.branchPred.BTBHits     76614159                       # Number of BTB hits
system.cpu_cluster.cpus.branchPred.BTBLookups    214983016                       # Number of BTB lookups
system.cpu_cluster.cpus.branchPred.RASInCorrect      1229170                       # Number of incorrect RAS predictions.
system.cpu_cluster.cpus.branchPred.condIncorrect     28491590                       # Number of conditional branches incorrect
system.cpu_cluster.cpus.branchPred.condPredicted    170902174                       # Number of conditional branches predicted
system.cpu_cluster.cpus.branchPred.indirectHits      5167854                       # Number of indirect target hits.
system.cpu_cluster.cpus.branchPred.indirectLookups      7468070                       # Number of indirect predictor lookups.
system.cpu_cluster.cpus.branchPred.indirectMisses      2300216                       # Number of indirect misses.
system.cpu_cluster.cpus.branchPred.lookups    274584524                       # Number of BP lookups
system.cpu_cluster.cpus.branchPred.usedRAS     38249803                       # Number of times the RAS was used to get a target.
system.cpu_cluster.cpus.branchPredindirectMispredicted       823684                       # Number of mispredicted indirect branches.
system.cpu_cluster.cpus.committedInsts      798546877                       # Number of instructions committed
system.cpu_cluster.cpus.committedOps        944097422                       # Number of ops (including micro ops) committed
system.cpu_cluster.cpus.cpi                  3.180049                       # CPI: cycles per instruction
system.cpu_cluster.cpus.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 18227.386502                       # average CleanInvalidReq mshr miss latency
system.cpu_cluster.cpus.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 18227.386502                       # average CleanInvalidReq mshr miss latency
system.cpu_cluster.cpus.dcache.CleanInvalidReq_mshr_miss_latency::.cpu_cluster.cpus.data  17935803000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.CleanInvalidReq_mshr_miss_latency::total  17935803000                       # number of CleanInvalidReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.CleanInvalidReq_mshr_miss_rate::.cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu_cluster.cpus.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu_cluster.cpus.dcache.CleanInvalidReq_mshr_misses::.cpu_cluster.cpus.data       984003                       # number of CleanInvalidReq MSHR misses
system.cpu_cluster.cpus.dcache.CleanInvalidReq_mshr_misses::total       984003                       # number of CleanInvalidReq MSHR misses
system.cpu_cluster.cpus.dcache.CleanSharedReq_avg_miss_latency::.cpu_cluster.cpus.data          inf                       # average CleanSharedReq miss latency
system.cpu_cluster.cpus.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu_cluster.cpus.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 981413.653333                       # average CleanSharedReq mshr miss latency
system.cpu_cluster.cpus.dcache.CleanSharedReq_avg_mshr_miss_latency::total 981413.653333                       # average CleanSharedReq mshr miss latency
system.cpu_cluster.cpus.dcache.CleanSharedReq_miss_latency::.cpu_cluster.cpus.data          500                       # number of CleanSharedReq miss cycles
system.cpu_cluster.cpus.dcache.CleanSharedReq_miss_latency::total          500                       # number of CleanSharedReq miss cycles
system.cpu_cluster.cpus.dcache.CleanSharedReq_mshr_hits::.cpu_cluster.cpus.data         2700                       # number of CleanSharedReq MSHR hits
system.cpu_cluster.cpus.dcache.CleanSharedReq_mshr_hits::total         2700                       # number of CleanSharedReq MSHR hits
system.cpu_cluster.cpus.dcache.CleanSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data     73606024                       # number of CleanSharedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.CleanSharedReq_mshr_miss_latency::total     73606024                       # number of CleanSharedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.CleanSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu_cluster.cpus.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu_cluster.cpus.dcache.CleanSharedReq_mshr_misses::.cpu_cluster.cpus.data           75                       # number of CleanSharedReq MSHR misses
system.cpu_cluster.cpus.dcache.CleanSharedReq_mshr_misses::total           75                       # number of CleanSharedReq MSHR misses
system.cpu_cluster.cpus.dcache.HardPFReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 57604.378305                       # average HardPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.HardPFReq_avg_mshr_miss_latency::total 57604.378305                       # average HardPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 166517379596                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_latency::total 166517379596                       # number of HardPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher      2890707                       # number of HardPFReq MSHR misses
system.cpu_cluster.cpus.dcache.HardPFReq_mshr_misses::total      2890707                       # number of HardPFReq MSHR misses
system.cpu_cluster.cpus.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 14248.442368                       # average InvalidateReq mshr miss latency
system.cpu_cluster.cpus.dcache.InvalidateReq_avg_mshr_miss_latency::total 14248.442368                       # average InvalidateReq mshr miss latency
system.cpu_cluster.cpus.dcache.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus.data      9147500                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.InvalidateReq_mshr_miss_latency::total      9147500                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.cpus.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.cpus.dcache.InvalidateReq_mshr_misses::.cpu_cluster.cpus.data          642                       # number of InvalidateReq MSHR misses
system.cpu_cluster.cpus.dcache.InvalidateReq_mshr_misses::total          642                       # number of InvalidateReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::.cpu_cluster.cpus.data      3963618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_accesses::total      3963618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::.cpu_cluster.cpus.data 12406.347369                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_miss_latency::total 12406.347369                       # average LoadLockedReq miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data  9072.510184                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9072.510184                       # average LoadLockedReq mshr miss latency
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::.cpu_cluster.cpus.data      3828013                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_hits::total      3828013                       # number of LoadLockedReq hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::.cpu_cluster.cpus.data   1682362735                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_latency::total   1682362735                       # number of LoadLockedReq miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::.cpu_cluster.cpus.data     0.034212                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_miss_rate::total     0.034212                       # miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::.cpu_cluster.cpus.data       135605                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_misses::total       135605                       # number of LoadLockedReq misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_hits::.cpu_cluster.cpus.data       118666                       # number of LoadLockedReq MSHR hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_hits::total       118666                       # number of LoadLockedReq MSHR hits
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::.cpu_cluster.cpus.data    153679250                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_latency::total    153679250                       # number of LoadLockedReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.004274                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_miss_rate::total     0.004274                       # mshr miss rate for LoadLockedReq accesses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::.cpu_cluster.cpus.data        16939                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.LoadLockedReq_mshr_misses::total        16939                       # number of LoadLockedReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_accesses::.cpu_cluster.cpus.data    160759377                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_accesses::total    160759377                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.data 21255.824756                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_miss_latency::total 21255.824756                       # average ReadReq miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 20019.279410                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_miss_latency::total 20019.279410                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus.data 196471.012477                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196471.012477                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus.dcache.ReadReq_hits::.cpu_cluster.cpus.data    154721573                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_hits::total    154721573                       # number of ReadReq hits
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::.cpu_cluster.cpus.data 128338503738                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_latency::total 128338503738                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::.cpu_cluster.cpus.data     0.037558                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_miss_rate::total     0.037558                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_misses::.cpu_cluster.cpus.data      6037804                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_misses::total      6037804                       # number of ReadReq misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::.cpu_cluster.cpus.data       930529                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_hits::total       930529                       # number of ReadReq MSHR hits
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.data 102243965250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_latency::total 102243965250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.031770                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_miss_rate::total     0.031770                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::.cpu_cluster.cpus.data      5107275                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_misses::total      5107275                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dcache.ReadReq_mshr_uncacheable::.cpu_cluster.cpus.data        12583                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus.dcache.ReadReq_mshr_uncacheable::total        12583                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus.dcache.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus.data   2472194750                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus.dcache.ReadReq_mshr_uncacheable_latency::total   2472194750                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus.dcache.SoftPFExReq_accesses::.cpu_cluster.cpus.data      4363698                       # number of SoftPFExReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFExReq_accesses::total      4363698                       # number of SoftPFExReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 45662.768091                       # average SoftPFExReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFExReq_avg_mshr_miss_latency::total 45662.768091                       # average SoftPFExReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFExReq_hits::.cpu_cluster.cpus.data      3738811                       # number of SoftPFExReq hits
system.cpu_cluster.cpus.dcache.SoftPFExReq_hits::total      3738811                       # number of SoftPFExReq hits
system.cpu_cluster.cpus.dcache.SoftPFExReq_miss_rate::.cpu_cluster.cpus.data     0.143201                       # miss rate for SoftPFExReq accesses
system.cpu_cluster.cpus.dcache.SoftPFExReq_miss_rate::total     0.143201                       # miss rate for SoftPFExReq accesses
system.cpu_cluster.cpus.dcache.SoftPFExReq_misses::.cpu_cluster.cpus.data       624887                       # number of SoftPFExReq misses
system.cpu_cluster.cpus.dcache.SoftPFExReq_misses::total       624887                       # number of SoftPFExReq misses
system.cpu_cluster.cpus.dcache.SoftPFExReq_mshr_miss_latency::.cpu_cluster.cpus.data  16687641250                       # number of SoftPFExReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFExReq_mshr_miss_latency::total  16687641250                       # number of SoftPFExReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.083749                       # mshr miss rate for SoftPFExReq accesses
system.cpu_cluster.cpus.dcache.SoftPFExReq_mshr_miss_rate::total     0.083749                       # mshr miss rate for SoftPFExReq accesses
system.cpu_cluster.cpus.dcache.SoftPFExReq_mshr_misses::.cpu_cluster.cpus.data       365454                       # number of SoftPFExReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFExReq_mshr_misses::total       365454                       # number of SoftPFExReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFReq_accesses::.cpu_cluster.cpus.data      1026947                       # number of SoftPFReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFReq_accesses::total      1026947                       # number of SoftPFReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 39314.310983                       # average SoftPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFReq_avg_mshr_miss_latency::total 39314.310983                       # average SoftPFReq mshr miss latency
system.cpu_cluster.cpus.dcache.SoftPFReq_hits::.cpu_cluster.cpus.data        78698                       # number of SoftPFReq hits
system.cpu_cluster.cpus.dcache.SoftPFReq_hits::total        78698                       # number of SoftPFReq hits
system.cpu_cluster.cpus.dcache.SoftPFReq_miss_rate::.cpu_cluster.cpus.data     0.923367                       # miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_miss_rate::total     0.923367                       # miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_misses::.cpu_cluster.cpus.data       948249                       # number of SoftPFReq misses
system.cpu_cluster.cpus.dcache.SoftPFReq_misses::total       948249                       # number of SoftPFReq misses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_latency::.cpu_cluster.cpus.data  36251018500                       # number of SoftPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_latency::total  36251018500                       # number of SoftPFReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.897887                       # mshr miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_miss_rate::total     0.897887                       # mshr miss rate for SoftPFReq accesses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_misses::.cpu_cluster.cpus.data       922082                       # number of SoftPFReq MSHR misses
system.cpu_cluster.cpus.dcache.SoftPFReq_mshr_misses::total       922082                       # number of SoftPFReq MSHR misses
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::.cpu_cluster.cpus.data      3962076                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_accesses::total      3962076                       # number of StoreCondReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::.cpu_cluster.cpus.data      3962076                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.StoreCondReq_hits::total      3962076                       # number of StoreCondReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::.cpu_cluster.cpus.data      2875838                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_accesses::total      2875838                       # number of WriteLineReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::.cpu_cluster.cpus.data 44452.714887                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_miss_latency::total 44452.714887                       # average WriteLineReq miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 14150.207473                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_avg_mshr_miss_latency::total 14150.207473                       # average WriteLineReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::.cpu_cluster.cpus.data       370006                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_hits::total       370006                       # number of WriteLineReq hits
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::.cpu_cluster.cpus.data 111391035451                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_latency::total 111391035451                       # number of WriteLineReq miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::.cpu_cluster.cpus.data     0.871340                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_miss_rate::total     0.871340                       # miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::.cpu_cluster.cpus.data      2505832                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_misses::total      2505832                       # number of WriteLineReq misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_hits::.cpu_cluster.cpus.data      1530280                       # number of WriteLineReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_hits::total      1530280                       # number of WriteLineReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::.cpu_cluster.cpus.data  13804263201                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_latency::total  13804263201                       # number of WriteLineReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.339224                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_miss_rate::total     0.339224                       # mshr miss rate for WriteLineReq accesses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::.cpu_cluster.cpus.data       975552                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteLineReq_mshr_misses::total       975552                       # number of WriteLineReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_accesses::.cpu_cluster.cpus.data    137593438                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_accesses::total    137593438                       # number of WriteReq accesses(hits+misses)
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::.cpu_cluster.cpus.data 38763.042991                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_miss_latency::total 38763.042991                       # average WriteReq miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 37140.992180                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_avg_mshr_miss_latency::total 37140.992180                       # average WriteReq mshr miss latency
system.cpu_cluster.cpus.dcache.WriteReq_hits::.cpu_cluster.cpus.data    134109608                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_hits::total    134109608                       # number of WriteReq hits
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::.cpu_cluster.cpus.data 135043852064                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_latency::total 135043852064                       # number of WriteReq miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::.cpu_cluster.cpus.data     0.025320                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_miss_rate::total     0.025320                       # miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_misses::.cpu_cluster.cpus.data      3483830                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_misses::total      3483830                       # number of WriteReq misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::.cpu_cluster.cpus.data      1573963                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_hits::total      1573963                       # number of WriteReq MSHR hits
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::.cpu_cluster.cpus.data  70934355312                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_latency::total  70934355312                       # number of WriteReq MSHR miss cycles
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.013881                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_miss_rate::total     0.013881                       # mshr miss rate for WriteReq accesses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::.cpu_cluster.cpus.data      1909867                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_misses::total      1909867                       # number of WriteReq MSHR misses
system.cpu_cluster.cpus.dcache.WriteReq_mshr_uncacheable::.cpu_cluster.cpus.data        14893                       # number of WriteReq MSHR uncacheable
system.cpu_cluster.cpus.dcache.WriteReq_mshr_uncacheable::total        14893                       # number of WriteReq MSHR uncacheable
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_mshrs    34.005740                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_mshrs        42681                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_mshrs      1451399                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dcache.demand_accesses::.cpu_cluster.cpus.data    301228653                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_accesses::total    301228653                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::.cpu_cluster.cpus.data 31159.796357                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_miss_latency::total 31159.796357                       # average overall miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 23394.187712                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_avg_mshr_miss_latency::total 23394.187712                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.demand_hits::.cpu_cluster.cpus.data    289201187                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_hits::total    289201187                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dcache.demand_miss_latency::.cpu_cluster.cpus.data 374773391253                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_latency::total 374773391253                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dcache.demand_miss_rate::.cpu_cluster.cpus.data     0.039928                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_miss_rate::total     0.039928                       # miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_misses::.cpu_cluster.cpus.data     12027466                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_misses::total     12027466                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dcache.demand_mshr_hits::.cpu_cluster.cpus.data      4034772                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_hits::total      4034772                       # number of demand (read+write) MSHR hits
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::.cpu_cluster.cpus.data 186982583763                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_latency::total 186982583763                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.026534                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_miss_rate::total     0.026534                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::.cpu_cluster.cpus.data      7992694                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.demand_mshr_misses::total      7992694                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dcache.overall_accesses::.cpu_cluster.cpus.data    306619298                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_accesses::total    306619298                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::.cpu_cluster.cpus.data 27555.647261                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_miss_latency::total 27555.647261                       # average overall miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 25852.941523                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 57604.378305                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_miss_latency::total 33394.193324                       # average overall mshr miss latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus.data 89976.515868                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus.dcache.overall_avg_mshr_uncacheable_latency::total 89976.515868                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus.dcache.overall_hits::.cpu_cluster.cpus.data    293018696                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_hits::total    293018696                       # number of overall hits
system.cpu_cluster.cpus.dcache.overall_miss_latency::.cpu_cluster.cpus.data 374773391253                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_latency::total 374773391253                       # number of overall miss cycles
system.cpu_cluster.cpus.dcache.overall_miss_rate::.cpu_cluster.cpus.data     0.044357                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_miss_rate::total     0.044357                       # miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_misses::.cpu_cluster.cpus.data     13600602                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_misses::total     13600602                       # number of overall misses
system.cpu_cluster.cpus.dcache.overall_mshr_hits::.cpu_cluster.cpus.data      4034772                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_hits::total      4034772                       # number of overall MSHR hits
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.data 239921243513                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 166517379596                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_latency::total 406438623109                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.030266                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_miss_rate::total     0.039694                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.data      9280230                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher      2890707                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_misses::total     12170937                       # number of overall MSHR misses
system.cpu_cluster.cpus.dcache.overall_mshr_uncacheable_latency::.cpu_cluster.cpus.data   2472194750                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus.dcache.overall_mshr_uncacheable_latency::total   2472194750                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus.dcache.overall_mshr_uncacheable_misses::.cpu_cluster.cpus.data        27476                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus.dcache.overall_mshr_uncacheable_misses::total        27476                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus.dcache.prefetcher.num_hwpf_issued      3230349                       # number of hwpf issued
system.cpu_cluster.cpus.dcache.prefetcher.pfBufferHit      4124741                       # number of redundant prefetches already in prefetch queue
system.cpu_cluster.cpus.dcache.prefetcher.pfIdentified     12097687                       # number of prefetch candidates identified
system.cpu_cluster.cpus.dcache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu_cluster.cpus.dcache.prefetcher.pfRemovedFull       869402                       # number of prefetches dropped due to prefetch queue size
system.cpu_cluster.cpus.dcache.prefetcher.pfSpanPage       604713                       # number of prefetches that crossed the page
system.cpu_cluster.cpus.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.replacements     11206696                       # number of replacements
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1022::1          108                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.avg_refs    25.922252                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.data_accesses   1274240459                       # Number of data accesses
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.data   473.741153                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_blocks::.cpu_cluster.cpus.dcache.prefetcher    36.724057                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.data     0.925276                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::.cpu_cluster.cpus.dcache.prefetcher     0.071727                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_percent::total     0.997002                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1022          109                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dcache.tags.sampled_refs     12110811                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.tag_accesses   1274240459                       # Number of tag accesses
system.cpu_cluster.cpus.dcache.tags.tagsinuse   510.465211                       # Cycle average of tags in use
system.cpu_cluster.cpus.dcache.tags.total_refs    313939490                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dcache.tags.warmup_cycle    159554500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dcache.unused_prefetches      1568527                       # number of HardPF blocks evicted w/o reference
system.cpu_cluster.cpus.dcache.writebacks::.writebacks      8002748                       # number of writebacks
system.cpu_cluster.cpus.dcache.writebacks::total      8002748                       # number of writebacks
system.cpu_cluster.cpus.discardedOps         91488113                       # Number of ops (including micro ops) which were discarded before commit
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.dtb.accesses        319792578                       # DTB accesses
system.cpu_cluster.cpus.dtb.align_faults          337                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.dtb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.dtb.flush_entries        45862                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.dtb.flush_tlb               7                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.dtb.flush_tlb_asid          360                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.dtb.flush_tlb_mva            6                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.dtb.flush_tlb_mva_asid        42318                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.dtb.hits            318777600                       # DTB hits
system.cpu_cluster.cpus.dtb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.dtb.inst_hits               0                       # ITB inst hits
system.cpu_cluster.cpus.dtb.inst_misses             0                       # ITB inst misses
system.cpu_cluster.cpus.dtb.misses            1014978                       # DTB misses
system.cpu_cluster.cpus.dtb.perms_faults        87756                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.dtb.prefetch_faults        19430                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.dtb.read_accesses    172631121                       # DTB read accesses
system.cpu_cluster.cpus.dtb.read_hits       171775260                       # DTB read hits
system.cpu_cluster.cpus.dtb.read_misses        855861                       # DTB read misses
system.cpu_cluster.cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::samples       105360                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::mean 11197.280752                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::gmean  6323.584729                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::stdev 24786.827421                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::0-65535       100808     95.68%     95.68% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::65536-131071         3691      3.50%     99.18% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::131072-196607          459      0.44%     99.62% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::196608-262143          293      0.28%     99.90% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::262144-327679           67      0.06%     99.96% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::327680-393215           25      0.02%     99.98% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::393216-458751            9      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::458752-524287            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::524288-589823            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkCompletionTime::total       105360                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.dtb.walker.walkPageSizes::4K       104358     99.05%     99.05% # Table walker page sizes translated
system.cpu_cluster.cpus.dtb.walker.walkPageSizes::2M          981      0.93%     99.98% # Table walker page sizes translated
system.cpu_cluster.cpus.dtb.walker.walkPageSizes::1G           21      0.02%    100.00% # Table walker page sizes translated
system.cpu_cluster.cpus.dtb.walker.walkPageSizes::total       105360                       # Table walker page sizes translated
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Data      1014978                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Requested::total      1014978                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Data       105360                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin_Completed::total       105360                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkRequestOrigin::total      1120338                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.dtb.walker.walkWaitTime::samples      1014978                       # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus.dtb.walker.walkWaitTime::0      1014978    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus.dtb.walker.walkWaitTime::total      1014978                       # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus.dtb.walker.walks      1014978                       # Table walker walks requested
system.cpu_cluster.cpus.dtb.walker.walksLong      1014978                       # Table walker walks initiated with long descriptors
system.cpu_cluster.cpus.dtb.walker.walksLongTerminationLevel::Level1           21                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus.dtb.walker.walksLongTerminationLevel::Level2          981                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus.dtb.walker.walksLongTerminationLevel::Level3       104358                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus.dtb.walker.walksPending::samples    159457000                       # Table walker pending requests distribution
system.cpu_cluster.cpus.dtb.walker.walksPending::0    159457000    100.00%    100.00% # Table walker pending requests distribution
system.cpu_cluster.cpus.dtb.walker.walksPending::total    159457000                       # Table walker pending requests distribution
system.cpu_cluster.cpus.dtb.write_accesses    147161457                       # DTB write accesses
system.cpu_cluster.cpus.dtb.write_hits      147002340                       # DTB write hits
system.cpu_cluster.cpus.dtb.write_misses       159117                       # DTB write misses
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_accesses::.cpu_cluster.cpus.dtb.walker      1971378                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_accesses::total      1971378                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.dtb.walker 13508.053024                       # average ReadReq miss latency
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_avg_miss_latency::total 13508.053024                       # average ReadReq miss latency
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker 12508.053024                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12508.053024                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_hits::.cpu_cluster.cpus.dtb.walker      1857694                       # number of ReadReq hits
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_hits::total      1857694                       # number of ReadReq hits
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_miss_latency::.cpu_cluster.cpus.dtb.walker   1535649500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_miss_latency::total   1535649500                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_miss_rate::.cpu_cluster.cpus.dtb.walker     0.057667                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_miss_rate::total     0.057667                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_misses::.cpu_cluster.cpus.dtb.walker       113684                       # number of ReadReq misses
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_misses::total       113684                       # number of ReadReq misses
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker   1421965500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_mshr_miss_latency::total   1421965500                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.dtb.walker     0.057667                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.057667                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_mshr_misses::.cpu_cluster.cpus.dtb.walker       113684                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dtb_walker_cache.ReadReq_mshr_misses::total       113684                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.dtb_walker_cache.demand_accesses::.cpu_cluster.cpus.dtb.walker      1971378                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dtb_walker_cache.demand_accesses::total      1971378                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.dtb_walker_cache.demand_avg_miss_latency::.cpu_cluster.cpus.dtb.walker 13508.053024                       # average overall miss latency
system.cpu_cluster.cpus.dtb_walker_cache.demand_avg_miss_latency::total 13508.053024                       # average overall miss latency
system.cpu_cluster.cpus.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker 12508.053024                       # average overall mshr miss latency
system.cpu_cluster.cpus.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12508.053024                       # average overall mshr miss latency
system.cpu_cluster.cpus.dtb_walker_cache.demand_hits::.cpu_cluster.cpus.dtb.walker      1857694                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dtb_walker_cache.demand_hits::total      1857694                       # number of demand (read+write) hits
system.cpu_cluster.cpus.dtb_walker_cache.demand_miss_latency::.cpu_cluster.cpus.dtb.walker   1535649500                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.demand_miss_latency::total   1535649500                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.demand_miss_rate::.cpu_cluster.cpus.dtb.walker     0.057667                       # miss rate for demand accesses
system.cpu_cluster.cpus.dtb_walker_cache.demand_miss_rate::total     0.057667                       # miss rate for demand accesses
system.cpu_cluster.cpus.dtb_walker_cache.demand_misses::.cpu_cluster.cpus.dtb.walker       113684                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dtb_walker_cache.demand_misses::total       113684                       # number of demand (read+write) misses
system.cpu_cluster.cpus.dtb_walker_cache.demand_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker   1421965500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.demand_mshr_miss_latency::total   1421965500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.demand_mshr_miss_rate::.cpu_cluster.cpus.dtb.walker     0.057667                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dtb_walker_cache.demand_mshr_miss_rate::total     0.057667                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.dtb_walker_cache.demand_mshr_misses::.cpu_cluster.cpus.dtb.walker       113684                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dtb_walker_cache.demand_mshr_misses::total       113684                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.dtb_walker_cache.overall_accesses::.cpu_cluster.cpus.dtb.walker      1971378                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dtb_walker_cache.overall_accesses::total      1971378                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.dtb_walker_cache.overall_avg_miss_latency::.cpu_cluster.cpus.dtb.walker 13508.053024                       # average overall miss latency
system.cpu_cluster.cpus.dtb_walker_cache.overall_avg_miss_latency::total 13508.053024                       # average overall miss latency
system.cpu_cluster.cpus.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker 12508.053024                       # average overall mshr miss latency
system.cpu_cluster.cpus.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12508.053024                       # average overall mshr miss latency
system.cpu_cluster.cpus.dtb_walker_cache.overall_hits::.cpu_cluster.cpus.dtb.walker      1857694                       # number of overall hits
system.cpu_cluster.cpus.dtb_walker_cache.overall_hits::total      1857694                       # number of overall hits
system.cpu_cluster.cpus.dtb_walker_cache.overall_miss_latency::.cpu_cluster.cpus.dtb.walker   1535649500                       # number of overall miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.overall_miss_latency::total   1535649500                       # number of overall miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.overall_miss_rate::.cpu_cluster.cpus.dtb.walker     0.057667                       # miss rate for overall accesses
system.cpu_cluster.cpus.dtb_walker_cache.overall_miss_rate::total     0.057667                       # miss rate for overall accesses
system.cpu_cluster.cpus.dtb_walker_cache.overall_misses::.cpu_cluster.cpus.dtb.walker       113684                       # number of overall misses
system.cpu_cluster.cpus.dtb_walker_cache.overall_misses::total       113684                       # number of overall misses
system.cpu_cluster.cpus.dtb_walker_cache.overall_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker   1421965500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.overall_mshr_miss_latency::total   1421965500                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.dtb_walker_cache.overall_mshr_miss_rate::.cpu_cluster.cpus.dtb.walker     0.057667                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dtb_walker_cache.overall_mshr_miss_rate::total     0.057667                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.dtb_walker_cache.overall_mshr_misses::.cpu_cluster.cpus.dtb.walker       113684                       # number of overall MSHR misses
system.cpu_cluster.cpus.dtb_walker_cache.overall_mshr_misses::total       113684                       # number of overall MSHR misses
system.cpu_cluster.cpus.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.replacements        52614                       # number of replacements
system.cpu_cluster.cpus.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu_cluster.cpus.dtb_walker_cache.tags.age_task_id_blocks_1023::1           11                       # Occupied blocks per task id
system.cpu_cluster.cpus.dtb_walker_cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
system.cpu_cluster.cpus.dtb_walker_cache.tags.avg_refs    17.340857                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.data_accesses     15884708                       # Number of data accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.occ_blocks::.cpu_cluster.cpus.dtb.walker    15.599335                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.dtb_walker_cache.tags.occ_percent::.cpu_cluster.cpus.dtb.walker     0.974958                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dtb_walker_cache.tags.occ_percent::total     0.974958                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu_cluster.cpus.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.dtb_walker_cache.tags.sampled_refs       113684                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.tag_accesses     15884708                       # Number of tag accesses
system.cpu_cluster.cpus.dtb_walker_cache.tags.tagsinuse    15.599335                       # Cycle average of tags in use
system.cpu_cluster.cpus.dtb_walker_cache.tags.total_refs      1971378                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.dtb_walker_cache.tags.warmup_cycle    159462750                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.dtb_walker_cache.writebacks::.writebacks         8304                       # number of writebacks
system.cpu_cluster.cpus.dtb_walker_cache.writebacks::total         8304                       # number of writebacks
system.cpu_cluster.cpus.fetch2.amo_instructions            0                       # Number of memory atomic instructions successfully decoded
system.cpu_cluster.cpus.fetch2.fp_instructions            0                       # Number of floating point instructions successfully decoded
system.cpu_cluster.cpus.fetch2.int_instructions    672754830                       # Number of integer instructions successfully decoded
system.cpu_cluster.cpus.fetch2.load_instructions    169263691                       # Number of memory load instructions successfully decoded
system.cpu_cluster.cpus.fetch2.store_instructions     82898249                       # Number of memory store instructions successfully decoded
system.cpu_cluster.cpus.fetch2.vec_instructions       199756                       # Number of SIMD instructions successfully decoded
system.cpu_cluster.cpus.icache.ReadReq_accesses::.cpu_cluster.cpus.inst    403900159                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_accesses::total    403900159                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.inst  7511.778917                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_miss_latency::total  7511.778917                       # average ReadReq miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  7261.778931                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_miss_latency::total  7261.778931                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus.inst 62916.738475                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus.icache.ReadReq_avg_mshr_uncacheable_latency::total 62916.738475                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.cpus.icache.ReadReq_hits::.cpu_cluster.cpus.inst    386545783                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_hits::total    386545783                       # number of ReadReq hits
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::.cpu_cluster.cpus.inst 130362235750                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_latency::total 130362235750                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::.cpu_cluster.cpus.inst     0.042967                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_miss_rate::total     0.042967                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_misses::.cpu_cluster.cpus.inst     17354376                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_misses::total     17354376                       # number of ReadReq misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.inst 126023642000                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_latency::total 126023642000                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.042967                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_miss_rate::total     0.042967                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::.cpu_cluster.cpus.inst     17354376                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_misses::total     17354376                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.icache.ReadReq_mshr_uncacheable::.cpu_cluster.cpus.inst         2321                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus.icache.ReadReq_mshr_uncacheable::total         2321                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.cpus.icache.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus.inst    146029750                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus.icache.ReadReq_mshr_uncacheable_latency::total    146029750                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.icache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.icache.demand_accesses::.cpu_cluster.cpus.inst    403900159                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_accesses::total    403900159                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::.cpu_cluster.cpus.inst  7511.778917                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_miss_latency::total  7511.778917                       # average overall miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  7261.778931                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_avg_mshr_miss_latency::total  7261.778931                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.demand_hits::.cpu_cluster.cpus.inst    386545783                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_hits::total    386545783                       # number of demand (read+write) hits
system.cpu_cluster.cpus.icache.demand_miss_latency::.cpu_cluster.cpus.inst 130362235750                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_latency::total 130362235750                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.icache.demand_miss_rate::.cpu_cluster.cpus.inst     0.042967                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_miss_rate::total     0.042967                       # miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_misses::.cpu_cluster.cpus.inst     17354376                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_misses::total     17354376                       # number of demand (read+write) misses
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::.cpu_cluster.cpus.inst 126023642000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_latency::total 126023642000                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.042967                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_miss_rate::total     0.042967                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.icache.demand_mshr_misses::.cpu_cluster.cpus.inst     17354376                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.demand_mshr_misses::total     17354376                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.icache.overall_accesses::.cpu_cluster.cpus.inst    403900159                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_accesses::total    403900159                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::.cpu_cluster.cpus.inst  7511.778917                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_miss_latency::total  7511.778917                       # average overall miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst  7261.778931                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_miss_latency::total  7261.778931                       # average overall mshr miss latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus.inst 62916.738475                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus.icache.overall_avg_mshr_uncacheable_latency::total 62916.738475                       # average overall mshr uncacheable latency
system.cpu_cluster.cpus.icache.overall_hits::.cpu_cluster.cpus.inst    386545783                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_hits::total    386545783                       # number of overall hits
system.cpu_cluster.cpus.icache.overall_miss_latency::.cpu_cluster.cpus.inst 130362235750                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_latency::total 130362235750                       # number of overall miss cycles
system.cpu_cluster.cpus.icache.overall_miss_rate::.cpu_cluster.cpus.inst     0.042967                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_miss_rate::total     0.042967                       # miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_misses::.cpu_cluster.cpus.inst     17354376                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_misses::total     17354376                       # number of overall misses
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::.cpu_cluster.cpus.inst 126023642000                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_latency::total 126023642000                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.042967                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_miss_rate::total     0.042967                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.icache.overall_mshr_misses::.cpu_cluster.cpus.inst     17354376                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_misses::total     17354376                       # number of overall MSHR misses
system.cpu_cluster.cpus.icache.overall_mshr_uncacheable_latency::.cpu_cluster.cpus.inst    146029750                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus.icache.overall_mshr_uncacheable_latency::total    146029750                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.cpus.icache.overall_mshr_uncacheable_misses::.cpu_cluster.cpus.inst         2321                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus.icache.overall_mshr_uncacheable_misses::total         2321                       # number of overall MSHR uncacheable misses
system.cpu_cluster.cpus.icache.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.replacements     17352918                       # number of replacements
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.avg_refs    23.273679                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.data_accesses    825154693                       # Number of data accesses
system.cpu_cluster.cpus.icache.tags.occ_blocks::.cpu_cluster.cpus.inst   510.838006                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.icache.tags.occ_percent::.cpu_cluster.cpus.inst     0.997730                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_percent::total     0.997730                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu_cluster.cpus.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.icache.tags.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.icache.tags.sampled_refs     17354375                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.tag_accesses    825154693                       # Number of tag accesses
system.cpu_cluster.cpus.icache.tags.tagsinuse   510.838006                       # Cycle average of tags in use
system.cpu_cluster.cpus.icache.tags.total_refs    403900158                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.icache.tags.warmup_cycle    159140500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.icache.writebacks::.writebacks        14366                       # number of writebacks
system.cpu_cluster.cpus.icache.writebacks::total        14366                       # number of writebacks
system.cpu_cluster.cpus.idleCycles         1272257695                       # Total number of cycles that the object has spent stopped
system.cpu_cluster.cpus.ipc                  0.314461                       # IPC: instructions per cycle
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu_cluster.cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb.accesses        404230675                       # DTB accesses
system.cpu_cluster.cpus.itb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu_cluster.cpus.itb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu_cluster.cpus.itb.flush_entries        25013                       # Number of entries that have been flushed from TLB
system.cpu_cluster.cpus.itb.flush_tlb               7                       # Number of times complete TLB was flushed
system.cpu_cluster.cpus.itb.flush_tlb_asid          360                       # Number of times TLB was flushed by ASID
system.cpu_cluster.cpus.itb.flush_tlb_mva            6                       # Number of times TLB was flushed by MVA
system.cpu_cluster.cpus.itb.flush_tlb_mva_asid        42318                       # Number of times TLB was flushed by MVA & ASID
system.cpu_cluster.cpus.itb.hits            404144339                       # DTB hits
system.cpu_cluster.cpus.itb.inst_accesses    404230675                       # ITB inst accesses
system.cpu_cluster.cpus.itb.inst_hits       404144339                       # ITB inst hits
system.cpu_cluster.cpus.itb.inst_misses         86336                       # ITB inst misses
system.cpu_cluster.cpus.itb.misses              86336                       # DTB misses
system.cpu_cluster.cpus.itb.perms_faults       240010                       # Number of TLB faults due to permissions restrictions
system.cpu_cluster.cpus.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu_cluster.cpus.itb.read_accesses            0                       # DTB read accesses
system.cpu_cluster.cpus.itb.read_hits               0                       # DTB read hits
system.cpu_cluster.cpus.itb.read_misses             0                       # DTB read misses
system.cpu_cluster.cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::samples        73531                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::mean 12464.742762                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::gmean  6341.429936                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::stdev 25394.657410                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::0-65535        69043     93.90%     93.90% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::65536-131071         4019      5.47%     99.36% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::131072-196607          327      0.44%     99.81% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::196608-262143           52      0.07%     99.88% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::262144-327679           70      0.10%     99.97% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::327680-393215           15      0.02%     99.99% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::393216-458751            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkCompletionTime::total        73531                       # Table walker service (enqueue to completion) latency
system.cpu_cluster.cpus.itb.walker.walkPageSizes::4K        73474     99.92%     99.92% # Table walker page sizes translated
system.cpu_cluster.cpus.itb.walker.walkPageSizes::2M           55      0.07%    100.00% # Table walker page sizes translated
system.cpu_cluster.cpus.itb.walker.walkPageSizes::1G            2      0.00%    100.00% # Table walker page sizes translated
system.cpu_cluster.cpus.itb.walker.walkPageSizes::total        73531                       # Table walker page sizes translated
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::Inst        86336                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Requested::total        86336                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::Inst        73531                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin_Completed::total        73531                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkRequestOrigin::total       159867                       # Table walker requests started/completed, data/inst
system.cpu_cluster.cpus.itb.walker.walkWaitTime::samples        86336                       # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus.itb.walker.walkWaitTime::0        86336    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus.itb.walker.walkWaitTime::total        86336                       # Table walker wait (enqueue to first request) latency
system.cpu_cluster.cpus.itb.walker.walks        86336                       # Table walker walks requested
system.cpu_cluster.cpus.itb.walker.walksLong        86336                       # Table walker walks initiated with long descriptors
system.cpu_cluster.cpus.itb.walker.walksLongTerminationLevel::Level1            2                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus.itb.walker.walksLongTerminationLevel::Level2           55                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus.itb.walker.walksLongTerminationLevel::Level3        73474                       # Level at which table walker walks with long descriptors terminate
system.cpu_cluster.cpus.itb.walker.walksPending::samples    158944500                       # Table walker pending requests distribution
system.cpu_cluster.cpus.itb.walker.walksPending::0    158944500    100.00%    100.00% # Table walker pending requests distribution
system.cpu_cluster.cpus.itb.walker.walksPending::total    158944500                       # Table walker pending requests distribution
system.cpu_cluster.cpus.itb.write_accesses            0                       # DTB write accesses
system.cpu_cluster.cpus.itb.write_hits              0                       # DTB write hits
system.cpu_cluster.cpus.itb.write_misses            0                       # DTB write misses
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_accesses::.cpu_cluster.cpus.itb.walker       258448                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_accesses::total       258448                       # number of ReadReq accesses(hits+misses)
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_avg_miss_latency::.cpu_cluster.cpus.itb.walker 18871.735545                       # average ReadReq miss latency
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_avg_miss_latency::total 18871.735545                       # average ReadReq miss latency
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu_cluster.cpus.itb.walker 17871.735545                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 17871.735545                       # average ReadReq mshr miss latency
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_hits::.cpu_cluster.cpus.itb.walker       206908                       # number of ReadReq hits
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_hits::total       206908                       # number of ReadReq hits
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_miss_latency::.cpu_cluster.cpus.itb.walker    972649250                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_miss_latency::total    972649250                       # number of ReadReq miss cycles
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_miss_rate::.cpu_cluster.cpus.itb.walker     0.199421                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_miss_rate::total     0.199421                       # miss rate for ReadReq accesses
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_misses::.cpu_cluster.cpus.itb.walker        51540                       # number of ReadReq misses
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_misses::total        51540                       # number of ReadReq misses
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu_cluster.cpus.itb.walker    921109250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_mshr_miss_latency::total    921109250                       # number of ReadReq MSHR miss cycles
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu_cluster.cpus.itb.walker     0.199421                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.199421                       # mshr miss rate for ReadReq accesses
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_mshr_misses::.cpu_cluster.cpus.itb.walker        51540                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.itb_walker_cache.ReadReq_mshr_misses::total        51540                       # number of ReadReq MSHR misses
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.cpus.itb_walker_cache.demand_accesses::.cpu_cluster.cpus.itb.walker       258448                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.itb_walker_cache.demand_accesses::total       258448                       # number of demand (read+write) accesses
system.cpu_cluster.cpus.itb_walker_cache.demand_avg_miss_latency::.cpu_cluster.cpus.itb.walker 18871.735545                       # average overall miss latency
system.cpu_cluster.cpus.itb_walker_cache.demand_avg_miss_latency::total 18871.735545                       # average overall miss latency
system.cpu_cluster.cpus.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.itb.walker 17871.735545                       # average overall mshr miss latency
system.cpu_cluster.cpus.itb_walker_cache.demand_avg_mshr_miss_latency::total 17871.735545                       # average overall mshr miss latency
system.cpu_cluster.cpus.itb_walker_cache.demand_hits::.cpu_cluster.cpus.itb.walker       206908                       # number of demand (read+write) hits
system.cpu_cluster.cpus.itb_walker_cache.demand_hits::total       206908                       # number of demand (read+write) hits
system.cpu_cluster.cpus.itb_walker_cache.demand_miss_latency::.cpu_cluster.cpus.itb.walker    972649250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.itb_walker_cache.demand_miss_latency::total    972649250                       # number of demand (read+write) miss cycles
system.cpu_cluster.cpus.itb_walker_cache.demand_miss_rate::.cpu_cluster.cpus.itb.walker     0.199421                       # miss rate for demand accesses
system.cpu_cluster.cpus.itb_walker_cache.demand_miss_rate::total     0.199421                       # miss rate for demand accesses
system.cpu_cluster.cpus.itb_walker_cache.demand_misses::.cpu_cluster.cpus.itb.walker        51540                       # number of demand (read+write) misses
system.cpu_cluster.cpus.itb_walker_cache.demand_misses::total        51540                       # number of demand (read+write) misses
system.cpu_cluster.cpus.itb_walker_cache.demand_mshr_miss_latency::.cpu_cluster.cpus.itb.walker    921109250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.itb_walker_cache.demand_mshr_miss_latency::total    921109250                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.cpus.itb_walker_cache.demand_mshr_miss_rate::.cpu_cluster.cpus.itb.walker     0.199421                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.itb_walker_cache.demand_mshr_miss_rate::total     0.199421                       # mshr miss rate for demand accesses
system.cpu_cluster.cpus.itb_walker_cache.demand_mshr_misses::.cpu_cluster.cpus.itb.walker        51540                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.itb_walker_cache.demand_mshr_misses::total        51540                       # number of demand (read+write) MSHR misses
system.cpu_cluster.cpus.itb_walker_cache.overall_accesses::.cpu_cluster.cpus.itb.walker       258448                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.itb_walker_cache.overall_accesses::total       258448                       # number of overall (read+write) accesses
system.cpu_cluster.cpus.itb_walker_cache.overall_avg_miss_latency::.cpu_cluster.cpus.itb.walker 18871.735545                       # average overall miss latency
system.cpu_cluster.cpus.itb_walker_cache.overall_avg_miss_latency::total 18871.735545                       # average overall miss latency
system.cpu_cluster.cpus.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.itb.walker 17871.735545                       # average overall mshr miss latency
system.cpu_cluster.cpus.itb_walker_cache.overall_avg_mshr_miss_latency::total 17871.735545                       # average overall mshr miss latency
system.cpu_cluster.cpus.itb_walker_cache.overall_hits::.cpu_cluster.cpus.itb.walker       206908                       # number of overall hits
system.cpu_cluster.cpus.itb_walker_cache.overall_hits::total       206908                       # number of overall hits
system.cpu_cluster.cpus.itb_walker_cache.overall_miss_latency::.cpu_cluster.cpus.itb.walker    972649250                       # number of overall miss cycles
system.cpu_cluster.cpus.itb_walker_cache.overall_miss_latency::total    972649250                       # number of overall miss cycles
system.cpu_cluster.cpus.itb_walker_cache.overall_miss_rate::.cpu_cluster.cpus.itb.walker     0.199421                       # miss rate for overall accesses
system.cpu_cluster.cpus.itb_walker_cache.overall_miss_rate::total     0.199421                       # miss rate for overall accesses
system.cpu_cluster.cpus.itb_walker_cache.overall_misses::.cpu_cluster.cpus.itb.walker        51540                       # number of overall misses
system.cpu_cluster.cpus.itb_walker_cache.overall_misses::total        51540                       # number of overall misses
system.cpu_cluster.cpus.itb_walker_cache.overall_mshr_miss_latency::.cpu_cluster.cpus.itb.walker    921109250                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.itb_walker_cache.overall_mshr_miss_latency::total    921109250                       # number of overall MSHR miss cycles
system.cpu_cluster.cpus.itb_walker_cache.overall_mshr_miss_rate::.cpu_cluster.cpus.itb.walker     0.199421                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.itb_walker_cache.overall_mshr_miss_rate::total     0.199421                       # mshr miss rate for overall accesses
system.cpu_cluster.cpus.itb_walker_cache.overall_mshr_misses::.cpu_cluster.cpus.itb.walker        51540                       # number of overall MSHR misses
system.cpu_cluster.cpus.itb_walker_cache.overall_mshr_misses::total        51540                       # number of overall MSHR misses
system.cpu_cluster.cpus.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.replacements        31351                       # number of replacements
system.cpu_cluster.cpus.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu_cluster.cpus.itb_walker_cache.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.cpu_cluster.cpus.itb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu_cluster.cpus.itb_walker_cache.tags.avg_refs     5.014513                       # Average number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.data_accesses      2119124                       # Number of data accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.occ_blocks::.cpu_cluster.cpus.itb.walker    14.650644                       # Average occupied blocks per requestor
system.cpu_cluster.cpus.itb_walker_cache.tags.occ_percent::.cpu_cluster.cpus.itb.walker     0.915665                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.itb_walker_cache.tags.occ_percent::total     0.915665                       # Average percentage of cache occupancy
system.cpu_cluster.cpus.itb_walker_cache.tags.occ_task_id_blocks::1023           11                       # Occupied blocks per task id
system.cpu_cluster.cpus.itb_walker_cache.tags.occ_task_id_percent::1023     0.687500                       # Percentage of cache occupancy per task id
system.cpu_cluster.cpus.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.itb_walker_cache.tags.sampled_refs        51540                       # Sample count of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.tag_accesses      2119124                       # Number of tag accesses
system.cpu_cluster.cpus.itb_walker_cache.tags.tagsinuse    14.650644                       # Cycle average of tags in use
system.cpu_cluster.cpus.itb_walker_cache.tags.total_refs       258448                       # Total number of references to valid blocks.
system.cpu_cluster.cpus.itb_walker_cache.tags.warmup_cycle    159027500                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.cpus.itb_walker_cache.writebacks::.writebacks         7068                       # number of writebacks
system.cpu_cluster.cpus.itb_walker_cache.writebacks::total         7068                       # number of writebacks
system.cpu_cluster.cpus.kern.inst.arm               0                       # number of arm instructions executed
system.cpu_cluster.cpus.kern.inst.quiesce         6026                       # number of quiesce instructions executed
system.cpu_cluster.cpus.numCycles          2539418139                       # number of cpu cycles simulated
system.cpu_cluster.cpus.numFetchSuspends         6026                       # Number of times Execute suspended instruction fetching
system.cpu_cluster.cpus.numPwrStateTransitions        12052                       # Number of power state transitions
system.cpu_cluster.cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.cpu_cluster.cpus.numWorkItemsStarted            0                       # number of work items this cpu started
system.cpu_cluster.cpus.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntAlu    639923325     67.78%     67.78% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntMult      1747162      0.19%     67.97% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IntDiv        69506      0.01%     67.97% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatAdd            6      0.00%     67.97% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCmp           10      0.00%     67.97% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatCvt           17      0.00%     67.97% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMult            0      0.00%     67.97% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMultAcc            0      0.00%     67.97% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatDiv            0      0.00%     67.97% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMisc       106358      0.01%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatSqrt            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAdd           16      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAddAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAlu           12      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCmp           12      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdCvt            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMisc           11      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMult            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdMultAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShift            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShiftAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdDiv            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSqrt            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAdd            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatAlu            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCmp            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatCvt            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatDiv            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMisc            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMult            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatMultAcc            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatSqrt            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAdd            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceAlu            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdReduceCmp            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceAdd            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdFloatReduceCmp            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAes            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdAesMix            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha1Hash2            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdSha256Hash2            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma2            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdShaSigma3            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::SimdPredAlu            0      0.00%     67.99% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemRead    156815387     16.61%     84.60% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::MemWrite    145435596     15.40%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu_cluster.cpus.op_class_0::total    944097422                       # Class of committed instruction
system.cpu_cluster.cpus.pwrStateClkGateDist::samples         6026                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::mean 511777552.135081                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::stdev 13538915086.060490                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::underflows         5974     99.14%     99.14% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::1000-5e+10           43      0.71%     99.85% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::1.5e+11-2e+11            1      0.02%     99.87% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::2e+11-2.5e+11            2      0.03%     99.90% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::2.5e+11-3e+11            3      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::4.5e+11-5e+11            1      0.02%     99.97% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::5e+11-5.5e+11            2      0.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::min_value          251                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::max_value 500490635330                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateClkGateDist::total         6026                       # Distribution of time spent in the clock gated state
system.cpu_cluster.cpus.pwrStateResidencyTicks::ON 634853013834                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.pwrStateResidencyTicks::CLK_GATED 3083971529166                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.cpus.quiesceCycles     12337437317                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu_cluster.cpus.tickCycles         1267160444                       # Number of cycles that the object actually ticked
system.cpu_cluster.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu_cluster.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu_cluster.l2.CleanEvict_mshr_misses::.writebacks         2187                       # number of CleanEvict MSHR misses
system.cpu_cluster.l2.CleanEvict_mshr_misses::total         2187                       # number of CleanEvict MSHR misses
system.cpu_cluster.l2.CleanInvalidReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 16473.610359                       # average CleanInvalidReq mshr miss latency
system.cpu_cluster.l2.CleanInvalidReq_avg_mshr_miss_latency::total 16473.610359                       # average CleanInvalidReq mshr miss latency
system.cpu_cluster.l2.CleanInvalidReq_mshr_miss_latency::.cpu_cluster.cpus.data  16210082014                       # number of CleanInvalidReq MSHR miss cycles
system.cpu_cluster.l2.CleanInvalidReq_mshr_miss_latency::total  16210082014                       # number of CleanInvalidReq MSHR miss cycles
system.cpu_cluster.l2.CleanInvalidReq_mshr_miss_rate::.cpu_cluster.cpus.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu_cluster.l2.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu_cluster.l2.CleanInvalidReq_mshr_misses::.cpu_cluster.cpus.data       984003                       # number of CleanInvalidReq MSHR misses
system.cpu_cluster.l2.CleanInvalidReq_mshr_misses::total       984003                       # number of CleanInvalidReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_accesses::.cpu_cluster.cpus.data       975616                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::.cpu_cluster.cpus.dcache.prefetcher         7708                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_accesses::total       983324                       # number of InvalidateReq accesses(hits+misses)
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 14942.753969                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 12918.307427                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_avg_mshr_miss_latency::total 14935.105885                       # average InvalidateReq mshr miss latency
system.cpu_cluster.l2.InvalidateReq_hits::.cpu_cluster.cpus.data       212847                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_hits::.cpu_cluster.cpus.dcache.prefetcher         4813                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_hits::total       217660                       # number of InvalidateReq hits
system.cpu_cluster.l2.InvalidateReq_miss_rate::.cpu_cluster.cpus.data     0.781833                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.375584                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_miss_rate::total     0.778649                       # miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_misses::.cpu_cluster.cpus.data       762769                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_misses::.cpu_cluster.cpus.dcache.prefetcher         2895                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_misses::total       765664                       # number of InvalidateReq misses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus.data  11407462750                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher     37398500                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_latency::total  11444861250                       # number of InvalidateReq MSHR miss cycles
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.782491                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.375584                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_miss_rate::total     0.779302                       # mshr miss rate for InvalidateReq accesses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::.cpu_cluster.cpus.data       763411                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher         2895                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.InvalidateReq_mshr_misses::total       766306                       # number of InvalidateReq MSHR misses
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.data      2197859                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::.cpu_cluster.cpus.dcache.prefetcher           12                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_accesses::total      2197871                       # number of ReadExReq accesses(hits+misses)
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.data 65773.463339                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher        55775                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_miss_latency::total 65773.384019                       # average ReadExReq miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 64523.463339                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher        54525                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_avg_mshr_miss_latency::total 64523.384019                       # average ReadExReq mshr miss latency
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.data       937350                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::.cpu_cluster.cpus.dcache.prefetcher            2                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_hits::total       937352                       # number of ReadExReq hits
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.data  82908042500                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       557750                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_latency::total  82908600250                       # number of ReadExReq miss cycles
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.data     0.573517                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.833333                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_miss_rate::total     0.573518                       # miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.data      1260509                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::.cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_misses::total      1260519                       # number of ReadExReq misses
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.data  81332406250                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher       545250                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_latency::total  81332951500                       # number of ReadExReq MSHR miss cycles
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.573517                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.833333                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_miss_rate::total     0.573518                       # mshr miss rate for ReadExReq accesses
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.data      1260509                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher           10                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadExReq_mshr_misses::total      1260519                       # number of ReadExReq MSHR misses
system.cpu_cluster.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus.inst 57166.199914                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu_cluster.cpus.data 193720.933005                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.l2.ReadReq_avg_mshr_uncacheable_latency::total 172455.263688                       # average ReadReq mshr uncacheable latency
system.cpu_cluster.l2.ReadReq_mshr_uncacheable::.cpu_cluster.cpus.inst         2321                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.l2.ReadReq_mshr_uncacheable::.cpu_cluster.cpus.data        12583                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.l2.ReadReq_mshr_uncacheable::total        14904                       # number of ReadReq MSHR uncacheable
system.cpu_cluster.l2.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus.inst    132682750                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.l2.ReadReq_mshr_uncacheable_latency::.cpu_cluster.cpus.data   2437590500                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.l2.ReadReq_mshr_uncacheable_latency::total   2570273250                       # number of ReadReq MSHR uncacheable cycles
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.dtb.walker        56111                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.itb.walker        35896                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.inst     17353390                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.data      6015511                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::.cpu_cluster.cpus.dcache.prefetcher      2881648                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_accesses::total     26342556                       # number of ReadSharedReq accesses(hits+misses)
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.dtb.walker 73444.978427                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.itb.walker 73359.167966                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.inst 63959.490014                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.data 66296.368981                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 77885.189911                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_miss_latency::total 70849.433444                       # average ReadSharedReq miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker 72194.978427                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.itb.walker 72109.167966                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 62710.095090                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 65046.618718                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 76634.500980                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_avg_mshr_miss_latency::total 69599.412229                       # average ReadSharedReq mshr miss latency
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.dtb.walker        41185                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.itb.walker        25632                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.inst     16417306                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.data      4193598                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::.cpu_cluster.cpus.dcache.prefetcher       795113                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_hits::total     21472834                       # number of ReadSharedReq hits
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.dtb.walker   1096239748                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.itb.walker    752958500                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.inst  59871455250                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.data 120786216500                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 162510174730                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_latency::total 345017044728                       # number of ReadSharedReq miss cycles
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.dtb.walker     0.266008                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.itb.walker     0.285937                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.inst     0.053942                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.data     0.302869                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.724077                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_miss_rate::total     0.184861                       # miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.dtb.walker        14926                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.itb.walker        10264                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.inst       936084                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.data      1821913                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::.cpu_cluster.cpus.dcache.prefetcher      2086535                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_misses::total      4869722                       # number of ReadSharedReq misses
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.inst           15                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::.cpu_cluster.cpus.data           46                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_hits::total           61                       # number of ReadSharedReq MSHR hits
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker   1077582248                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.itb.walker    740128500                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.inst  58700976001                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.data 118506288103                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 159900568503                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_latency::total 338925543355                       # number of ReadSharedReq MSHR miss cycles
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.dtb.walker     0.266008                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.itb.walker     0.285937                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.inst     0.053942                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.302862                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.724077                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_miss_rate::total     0.184859                       # mshr miss rate for ReadSharedReq accesses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.dtb.walker        14926                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.itb.walker        10264                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.inst       936069                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.data      1821867                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher      2086535                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.ReadSharedReq_mshr_misses::total      4869661                       # number of ReadSharedReq MSHR misses
system.cpu_cluster.l2.UpgradeReq_accesses::.cpu_cluster.cpus.data        52213                       # number of UpgradeReq accesses(hits+misses)
system.cpu_cluster.l2.UpgradeReq_accesses::total        52213                       # number of UpgradeReq accesses(hits+misses)
system.cpu_cluster.l2.UpgradeReq_avg_miss_latency::.cpu_cluster.cpus.data  9363.803855                       # average UpgradeReq miss latency
system.cpu_cluster.l2.UpgradeReq_avg_miss_latency::total  9363.803855                       # average UpgradeReq miss latency
system.cpu_cluster.l2.UpgradeReq_avg_mshr_miss_latency::.cpu_cluster.cpus.data 13053.146259                       # average UpgradeReq mshr miss latency
system.cpu_cluster.l2.UpgradeReq_avg_mshr_miss_latency::total 13053.146259                       # average UpgradeReq mshr miss latency
system.cpu_cluster.l2.UpgradeReq_hits::.cpu_cluster.cpus.data        50449                       # number of UpgradeReq hits
system.cpu_cluster.l2.UpgradeReq_hits::total        50449                       # number of UpgradeReq hits
system.cpu_cluster.l2.UpgradeReq_miss_latency::.cpu_cluster.cpus.data     16517750                       # number of UpgradeReq miss cycles
system.cpu_cluster.l2.UpgradeReq_miss_latency::total     16517750                       # number of UpgradeReq miss cycles
system.cpu_cluster.l2.UpgradeReq_miss_rate::.cpu_cluster.cpus.data     0.033785                       # miss rate for UpgradeReq accesses
system.cpu_cluster.l2.UpgradeReq_miss_rate::total     0.033785                       # miss rate for UpgradeReq accesses
system.cpu_cluster.l2.UpgradeReq_misses::.cpu_cluster.cpus.data         1764                       # number of UpgradeReq misses
system.cpu_cluster.l2.UpgradeReq_misses::total         1764                       # number of UpgradeReq misses
system.cpu_cluster.l2.UpgradeReq_mshr_miss_latency::.cpu_cluster.cpus.data     23025750                       # number of UpgradeReq MSHR miss cycles
system.cpu_cluster.l2.UpgradeReq_mshr_miss_latency::total     23025750                       # number of UpgradeReq MSHR miss cycles
system.cpu_cluster.l2.UpgradeReq_mshr_miss_rate::.cpu_cluster.cpus.data     0.033785                       # mshr miss rate for UpgradeReq accesses
system.cpu_cluster.l2.UpgradeReq_mshr_miss_rate::total     0.033785                       # mshr miss rate for UpgradeReq accesses
system.cpu_cluster.l2.UpgradeReq_mshr_misses::.cpu_cluster.cpus.data         1764                       # number of UpgradeReq MSHR misses
system.cpu_cluster.l2.UpgradeReq_mshr_misses::total         1764                       # number of UpgradeReq MSHR misses
system.cpu_cluster.l2.WriteClean_accesses::.writebacks       905986                       # number of WriteClean accesses(hits+misses)
system.cpu_cluster.l2.WriteClean_accesses::total       905986                       # number of WriteClean accesses(hits+misses)
system.cpu_cluster.l2.WriteClean_hits::.writebacks       905986                       # number of WriteClean hits
system.cpu_cluster.l2.WriteClean_hits::total       905986                       # number of WriteClean hits
system.cpu_cluster.l2.WriteReq_mshr_uncacheable::.cpu_cluster.cpus.data        14893                       # number of WriteReq MSHR uncacheable
system.cpu_cluster.l2.WriteReq_mshr_uncacheable::total        14893                       # number of WriteReq MSHR uncacheable
system.cpu_cluster.l2.WritebackDirty_accesses::.writebacks      8032486                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_accesses::total      8032486                       # number of WritebackDirty accesses(hits+misses)
system.cpu_cluster.l2.WritebackDirty_hits::.writebacks      8032486                       # number of WritebackDirty hits
system.cpu_cluster.l2.WritebackDirty_hits::total      8032486                       # number of WritebackDirty hits
system.cpu_cluster.l2.avg_blocked_cycles::no_mshrs    80.361749                       # average number of cycles each access was blocked
system.cpu_cluster.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu_cluster.l2.blocked::no_mshrs         11895                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_mshrs       955903                       # number of cycles access was blocked
system.cpu_cluster.l2.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.dtb.walker        56111                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.itb.walker        35896                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.inst     17353390                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.data      8213370                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::.cpu_cluster.cpus.dcache.prefetcher      2881660                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_accesses::total     28540427                       # number of demand (read+write) accesses
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.dtb.walker 73444.978427                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.itb.walker 73359.167966                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.inst 63959.490014                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.data 66082.534773                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 77885.083945                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_miss_latency::total 69805.680556                       # average overall miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker 72194.978427                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.itb.walker 72109.167966                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 62710.095090                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.data 64832.679191                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 76634.395018                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_avg_mshr_miss_latency::total 68555.653318                       # average overall mshr miss latency
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.dtb.walker        41185                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.itb.walker        25632                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.inst     16417306                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.data      5130948                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::.cpu_cluster.cpus.dcache.prefetcher       795115                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_hits::total     22410186                       # number of demand (read+write) hits
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.dtb.walker   1096239748                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.itb.walker    752958500                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.inst  59871455250                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.data 203694259000                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 162510732480                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_latency::total 427925644978                       # number of demand (read+write) miss cycles
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.dtb.walker     0.266008                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.itb.walker     0.285937                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.inst     0.053942                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.data     0.375293                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.724077                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_miss_rate::total     0.214791                       # miss rate for demand accesses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.dtb.walker        14926                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.itb.walker        10264                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.inst       936084                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.data      3082422                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::.cpu_cluster.cpus.dcache.prefetcher      2086545                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_misses::total      6130241                       # number of demand (read+write) misses
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.inst           15                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::.cpu_cluster.cpus.data           46                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker   1077582248                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.itb.walker    740128500                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.inst  58700976001                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.data 199838694353                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 159901113753                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_latency::total 420258494855                       # number of demand (read+write) MSHR miss cycles
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.dtb.walker     0.266008                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.itb.walker     0.285937                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.inst     0.053942                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.data     0.375288                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.724077                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_miss_rate::total     0.214789                       # mshr miss rate for demand accesses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.dtb.walker        14926                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.itb.walker        10264                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.inst       936069                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.data      3082376                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher      2086545                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.demand_mshr_misses::total      6130180                       # number of demand (read+write) MSHR misses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.dtb.walker        56111                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.itb.walker        35896                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.inst     17353390                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.data      8213370                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::.cpu_cluster.cpus.dcache.prefetcher      2881660                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_accesses::total     28540427                       # number of overall (read+write) accesses
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.dtb.walker 73444.978427                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.itb.walker 73359.167966                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.inst 63959.490014                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.data 66082.534773                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 77885.083945                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_miss_latency::total 69805.680556                       # average overall miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker 72194.978427                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.itb.walker 72109.167966                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.inst 62710.095090                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.data 64832.679191                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 76634.395018                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_miss_latency::total 68555.653318                       # average overall mshr miss latency
system.cpu_cluster.l2.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus.inst 57166.199914                       # average overall mshr uncacheable latency
system.cpu_cluster.l2.overall_avg_mshr_uncacheable_latency::.cpu_cluster.cpus.data 88717.080361                       # average overall mshr uncacheable latency
system.cpu_cluster.l2.overall_avg_mshr_uncacheable_latency::total 86259.464040                       # average overall mshr uncacheable latency
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.dtb.walker        41185                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.itb.walker        25632                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.inst     16417306                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.data      5130948                       # number of overall hits
system.cpu_cluster.l2.overall_hits::.cpu_cluster.cpus.dcache.prefetcher       795115                       # number of overall hits
system.cpu_cluster.l2.overall_hits::total     22410186                       # number of overall hits
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.dtb.walker   1096239748                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.itb.walker    752958500                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.inst  59871455250                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.data 203694259000                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 162510732480                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_latency::total 427925644978                       # number of overall miss cycles
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.dtb.walker     0.266008                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.itb.walker     0.285937                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.inst     0.053942                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.data     0.375293                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.724077                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_miss_rate::total     0.214791                       # miss rate for overall accesses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.dtb.walker        14926                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.itb.walker        10264                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.inst       936084                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.data      3082422                       # number of overall misses
system.cpu_cluster.l2.overall_misses::.cpu_cluster.cpus.dcache.prefetcher      2086545                       # number of overall misses
system.cpu_cluster.l2.overall_misses::total      6130241                       # number of overall misses
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.inst           15                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::.cpu_cluster.cpus.data           46                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.dtb.walker   1077582248                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.itb.walker    740128500                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.inst  58700976001                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.data 199838694353                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::.cpu_cluster.cpus.dcache.prefetcher 159901113753                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_latency::total 420258494855                       # number of overall MSHR miss cycles
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.dtb.walker     0.266008                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.itb.walker     0.285937                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.inst     0.053942                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.data     0.375288                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::.cpu_cluster.cpus.dcache.prefetcher     0.724077                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_miss_rate::total     0.214789                       # mshr miss rate for overall accesses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.dtb.walker        14926                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.itb.walker        10264                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.inst       936069                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.data      3082376                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::.cpu_cluster.cpus.dcache.prefetcher      2086545                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_misses::total      6130180                       # number of overall MSHR misses
system.cpu_cluster.l2.overall_mshr_uncacheable_latency::.cpu_cluster.cpus.inst    132682750                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.l2.overall_mshr_uncacheable_latency::.cpu_cluster.cpus.data   2437590500                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.l2.overall_mshr_uncacheable_latency::total   2570273250                       # number of overall MSHR uncacheable cycles
system.cpu_cluster.l2.overall_mshr_uncacheable_misses::.cpu_cluster.cpus.inst         2321                       # number of overall MSHR uncacheable misses
system.cpu_cluster.l2.overall_mshr_uncacheable_misses::.cpu_cluster.cpus.data        27476                       # number of overall MSHR uncacheable misses
system.cpu_cluster.l2.overall_mshr_uncacheable_misses::total        29797                       # number of overall MSHR uncacheable misses
system.cpu_cluster.l2.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.replacements            5967319                       # number of replacements
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::1           57                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::2          582                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::3          800                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1022::4           29                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1023::2          122                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::1          926                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::2         6115                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::3         6125                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.age_task_id_blocks_1024::4         1342                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.avg_refs          8.323670                       # Average number of references to valid blocks.
system.cpu_cluster.l2.tags.data_accesses    967927103                       # Number of data accesses
system.cpu_cluster.l2.tags.occ_blocks::.writebacks   897.605948                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.dtb.walker    55.448558                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.itb.walker    27.657421                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.inst  6930.738139                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.data  6782.593591                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_blocks::.cpu_cluster.cpus.dcache.prefetcher  1652.215723                       # Average occupied blocks per requestor
system.cpu_cluster.l2.tags.occ_percent::.writebacks     0.054786                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.dtb.walker     0.003384                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.itb.walker     0.001688                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.inst     0.423019                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.data     0.413977                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::.cpu_cluster.cpus.dcache.prefetcher     0.100843                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_percent::total     0.997696                       # Average percentage of cache occupancy
system.cpu_cluster.l2.tags.occ_task_id_blocks::1022         1468                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1023          132                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_blocks::1024        14606                       # Occupied blocks per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1022     0.089600                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1023     0.008057                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.occ_task_id_percent::1024     0.891479                       # Percentage of cache occupancy per task id
system.cpu_cluster.l2.tags.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.l2.tags.sampled_refs       7113407                       # Sample count of references to valid blocks.
system.cpu_cluster.l2.tags.tag_accesses     967927103                       # Number of tag accesses
system.cpu_cluster.l2.tags.tagsinuse     16346.259381                       # Cycle average of tags in use
system.cpu_cluster.l2.tags.total_refs        59209654                       # Total number of references to valid blocks.
system.cpu_cluster.l2.tags.warmup_cycle     159026000                       # Cycle when the warmup percentage was hit.
system.cpu_cluster.l2.writebacks::.writebacks      3907342                       # number of writebacks
system.cpu_cluster.l2.writebacks::total       3907342                       # number of writebacks
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side     52065325                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side     38458484                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.itb_walker_cache.mem_side::system.cpu_cluster.l2.cpu_side       118787                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count_system.cpu_cluster.cpus.dtb_walker_cache.mem_side::system.cpu_cluster.l2.cpu_side       222409                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_count::total     90865005                       # Packet count per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.icache.mem_side::system.cpu_cluster.l2.cpu_side   1111684864                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dcache.mem_side::system.cpu_cluster.l2.cpu_side   1280332930                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.itb_walker_cache.mem_side::system.cpu_cluster.l2.cpu_side      2749696                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size_system.cpu_cluster.cpus.dtb_walker_cache.mem_side::system.cpu_cluster.l2.cpu_side      4122560                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pkt_size::total   2398890050                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_cluster.toL2Bus.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.cpu_cluster.toL2Bus.reqLayer0.occupancy  17913605039                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer0.occupancy   8678650784                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer1.occupancy   6085475909                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer2.occupancy     25770000                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.respLayer3.occupancy     56842249                       # Layer occupancy (ticks)
system.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu_cluster.toL2Bus.snoopTraffic     257357888                       # Total snoop traffic (bytes)
system.cpu_cluster.toL2Bus.snoop_fanout::samples     36699249                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::mean     0.013766                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::stdev     0.133678                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::0     36272832     98.84%     98.84% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::1       347657      0.95%     99.79% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::2        78747      0.21%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::3           13      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::4            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::max_value            3                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_fanout::total     36699249                       # Request fanout histogram
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_requests       389642                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_multi_snoops         7850                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_requests     29534883                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.hit_single_snoops        51374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu_cluster.toL2Bus.snoop_filter.tot_requests     59338629                       # Total number of requests made to the snoop filter.
system.cpu_cluster.toL2Bus.snoop_filter.tot_snoops        59224                       # Total number of snoops made to the snoop filter.
system.cpu_cluster.toL2Bus.snoops             6106053                       # Total snoops (count)
system.cpu_cluster.toL2Bus.trans_dist::ReadReq        14904                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadResp     26463511                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WriteReq        14893                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WriteResp        14893                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WritebackDirty     11939828                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::WriteClean       913393                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanEvict     22671070                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::UpgradeReq        77057                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::UpgradeResp        77057                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExReq      2198551                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadExResp      2198551                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::ReadSharedReq     26448608                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanSharedReq         2774                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanInvalidReq       984003                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::CleanInvalidResp       984003                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateReq       983981                       # Transaction distribution
system.cpu_cluster.toL2Bus.trans_dist::InvalidateResp       983981                       # Transaction distribution
system.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts
system.iobridge.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.iobus.pkt_count_system.iobridge.master::system.pci_devices.pio         2082                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.iobridge.master::system.realview.realview_io.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.iobridge.master::system.realview.uart.pio        42446                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.iobridge.master::system.realview.pci_host.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.iobridge.master::system.realview.vio0.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.iobridge.master::system.realview.vio1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.iobridge.master::total        44872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   44872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::system.pci_devices.pio         1564                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::system.realview.realview_io.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::system.realview.uart.pio        42466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::system.realview.pci_host.pio          312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::system.realview.vio0.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::system.realview.vio1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.iobridge.master::total        44638                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    44638                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer0.occupancy              1981003                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy                4000                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy               125002                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy             44405759                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer7.occupancy               150751                       # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy                 3750                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            33594000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.trans_dist::ReadReq                11158                       # Transaction distribution
system.iobus.trans_dist::ReadResp               11158                       # Transaction distribution
system.iobus.trans_dist::WriteReq               11278                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11278                       # Transaction distribution
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     339524.65                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                33432.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples   4817913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.dtb.walker::samples     14875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.itb.walker::samples     10243.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.inst::samples    938380.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.data::samples   3047644.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu_cluster.cpus.dcache.prefetcher::samples   2077442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     14682.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       104.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    105.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        82.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     82.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu_cluster.cpus.inst     16149275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16149275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.dtb.walker       256873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.itb.walker       176641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.inst     16149275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.data     53046835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu_cluster.cpus.dcache.prefetcher     35908895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             105538518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       82915834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.dtb.walker       256873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.itb.walker       176641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.inst     16149275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.data     53052369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu_cluster.cpus.dcache.prefetcher     35908895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            188459887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       82915834                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu_cluster.cpus.data         5534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             82921368                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples      2052053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    340.152930                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.588099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.763846                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       797624     38.87%     38.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       422565     20.59%     59.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       162245      7.91%     67.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        88299      4.30%     71.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        57583      2.81%     74.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       153209      7.47%     81.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        37052      1.81%     83.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39789      1.94%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       293687     14.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2052053                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM              389648448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys               392479232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                 2831232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               308365632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys            308370020                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu_cluster.cpus.inst     60056320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      60056320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.dtb.walker       955264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.itb.walker       656896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.inst     60056320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.data    197271872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu_cluster.cpus.dcache.prefetcher    133538880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          392479232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    308349440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu_cluster.cpus.data        20580                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       308370020                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.dtb.walker        14926                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.itb.walker        10264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.inst       938380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.data      3082380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu_cluster.cpus.dcache.prefetcher      2086545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.dtb.walker     37711.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.itb.walker     37598.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.inst     28205.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.data     30436.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu_cluster.cpus.dcache.prefetcher     39450.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.dtb.walker       952000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.itb.walker       655552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.inst     60056320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.data    195027840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu_cluster.cpus.dcache.prefetcher    132956288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.dtb.walker 255994.868537684582                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.itb.walker 176279.357205479202                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.inst 16149274.940396131948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.data 52443409.939063638449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu_cluster.cpus.dcache.prefetcher 35752234.735103495419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.dtb.walker    562875244                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.itb.walker    385906252                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.inst  26467096002                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.data  93817286464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu_cluster.cpus.dcache.prefetcher  82315418582                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks      4817960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu_cluster.cpus.data         2573                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  19806370.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu_cluster.cpus.data   4852660.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks    308344704                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.cpu_cluster.cpus.data         2612                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 82914560.887364774942                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.cpu_cluster.cpus.data 702.372475441630                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 95426300317494                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.cpu_cluster.cpus.data  12485895748                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                  2293                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds       257524                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState            16531551                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4586913                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                       114                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds       257524                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu_cluster.cpus.dtb.walker        14926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.itb.walker        10264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.inst       938380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.data      3082380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu_cluster.cpus.dcache.prefetcher      2086545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6132495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4817960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu_cluster.cpus.data         2573                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4820533                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    81.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0            339425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            358952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            390330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            412718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            382689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            370893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            407871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            370104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            416727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            392506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           419917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           410260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           371828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           347115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           360303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           336619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            298784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            301213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            297840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            298747                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            284911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            290718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            306980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            301534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            319366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            317443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           321450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           316034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           290017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           290690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           288175                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      3.364559654500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples       257524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.641319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     35.023511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        257520    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        257524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 4202613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1738608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  144363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   6132495                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6132487                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     6132495                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 81.54                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                  4964593                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                  44238                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                30441285000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  3718823042750                       # Total gap between requests
system.mem_ctrls.totMemAccLat            203548582544                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  89393763794                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples       257524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.709763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.525112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     10.582927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31         240330     93.32%     93.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63         11108      4.31%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95          6072      2.36%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1472-1503            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        257524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  47173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 117008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 171588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 274368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 336029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 336370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 338009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 342340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 318905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 352364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 309345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 310917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 288271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 277699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 274650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 270368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  11129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   7949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    336                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  4820533                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                 2572                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4817960                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    4820533                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                80.73                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                 3889816                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy         268207385040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               7179719820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            486.448475                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 3121964636494                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF  124179640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  472680266506                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy         1202169774240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               3816092610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy             21655491480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         293560668960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1809016527090                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy            12427394940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         270708376320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               7471995720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            486.797504                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 3116472641294                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF  124179640000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  478172261706                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy         1200063676320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               3971448525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy             21814663500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         293560668960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1810314506265                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy            12723676920                       # Energy for write commands per rank (pJ)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port     20924746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.iobridge.slave        44872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.realview.gic.pio         4906                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::system.bootmem.port           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu_cluster.l2.mem_side::total     20974554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20974554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.mem_ctrls.port    700849252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.iobridge.slave        44638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.realview.gic.pio         9812                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::system.bootmem.port          620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu_cluster.l2.mem_side::total    700904322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               700904322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         39288749922                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            42677735                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             4332700                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy               25234                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        32405581977                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7936899                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7936899    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7936899                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6906198                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13874166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                            24847                       # Total snoops (count)
system.membus.trans_dist::ReadReq               14904                       # Transaction distribution
system.membus.trans_dist::ReadResp            4884564                       # Transaction distribution
system.membus.trans_dist::WriteReq              14893                       # Transaction distribution
system.membus.trans_dist::WriteResp             14893                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3907341                       # Transaction distribution
system.membus.trans_dist::WriteClean           910619                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2059726                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            26612                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1260515                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1260515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4869660                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       984003                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        766309                       # Transaction distribution
system.pci_devices.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 3718824543000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------