#
##FILES (PROGRESS)
######MODULES
-------------
alu.v (*Work In Progress, Not Complete/Almost Done?*)    
regfile.v (*Work In Progress, Done?*)    
fetchUnit.v (*Not Complete*)    
instrROM.v (*Done?*)  
######TESTS
-----------
alu_testbench.v (*Work In Progress, Not Complete*)    
regfile_testbench.v (*Work In Progress, Done?*)    
fetchUnit_testbench.v (*Not Complete*)    
instrROM_testbench.v (*Done?*)    
######OTHER FILES
-----------
opcode.v (*Completed*)

