{
  "models": { "ILA":"m0", "VERILOG": "m1" },
  "state mapping": {
      "arg_0_TVALID": "arg_0_TVALID",
      "hls_target_Loop_1_proc.arg_0_V_last_V_1_data_reg": "hls_target_Loop_1_proc.arg_0_V_last_V_1_data_reg",
      "hls_target_Loop_1_proc.exitcond_flatten_reg_2790": "hls_target_Loop_1_proc.exitcond_flatten_reg_2790",
      "hls_target_Loop_1_proc.indvar_flatten_reg_434": "hls_target_Loop_1_proc.indvar_flatten_reg_434",
      "hls_target_Loop_1_proc.p_hw_output_1_x_scan_dim_0_reg_456": "hls_target_Loop_1_proc.p_hw_output_1_x_scan_dim_0_reg_456",
      "hls_target_Loop_1_proc.p_hw_output_1_y_scan_dim_1_mi_reg_2799": "hls_target_Loop_1_proc.p_hw_output_1_y_scan_dim_1_mi_reg_2799",
      "hls_target_Loop_1_proc.p_hw_output_1_y_scan_dim_1_reg_445": "hls_target_Loop_1_proc.p_hw_output_1_y_scan_dim_1_reg_445",
      "hls_target_call_Loop_LB2D_buf_proc.col_cast_reg_711": "hls_target_call_Loop_LB2D_buf_proc.col_cast_reg_711",
      "hls_target_call_Loop_LB2D_buf_proc.col_reg_349 xx": "hls_target_call_Loop_LB2D_buf_proc.col_reg_349 xx",
      "hls_target_call_Loop_LB2D_buf_proc.p_write_idx_1_1_reg_723": "hls_target_call_Loop_LB2D_buf_proc.p_write_idx_1_1_reg_723",
      "hls_target_call_Loop_LB2D_buf_proc.row_1_reg_693": "hls_target_call_Loop_LB2D_buf_proc.row_1_reg_693",
      "hls_target_call_Loop_LB2D_buf_proc.row_reg_327": "hls_target_call_Loop_LB2D_buf_proc.row_reg_327",
      "hls_target_call_Loop_LB2D_buf_proc.write_idx_1_1_reg_338": "hls_target_call_Loop_LB2D_buf_proc.write_idx_1_1_reg_338",
      "hls_target_call_Loop_LB2D_shift_proc.i_0_i_i_reg_152": "hls_target_call_Loop_LB2D_shift_proc.i_0_i_i_reg_152",
      "hls_target_call_Loop_LB2D_shift_proc.n1_1_reg_1246": "hls_target_call_Loop_LB2D_shift_proc.n1_1_reg_1246",
      "hls_target_linebuffer_Loop_1_proc.in_axi_stream_V_last_V_0_in_rdy": "hls_target_linebuffer_Loop_1_proc.in_axi_stream_V_last_V_0_in_rdy",
      "hls_target_linebuffer_Loop_1_proc.indvar_flatten_reg_61": "hls_target_linebuffer_Loop_1_proc.indvar_flatten_reg_61",
      "hls_target_linebuffer_Loop_1_proc.indvar_flatten_reg_61": "hls_target_linebuffer_Loop_1_proc.indvar_flatten_reg_61"
    },

  "interface mapping": {
      "ap_rst_n_inv":"**RESET**",
      "ap_clk":"**CLOCK**"
  },
  "mapping control": [
   ]
}
