module vga_ctrl(
    input  vga_clk,
    input  sys_rstn,
    input  [15:0] pix_data,
    output [9:0] pix_x,
    output [9:0] pix_y,
    output hsync,
    output vsync,
    output [15:0] vga_rgb 
    );
    
    parameter H_SYNC=10'd96;
    parameter H_BACK=10'd40;
    parameter H_LEFT=10'd8;
    parameter H_VALID=10'd640;
    parameter H_RIGHT=10'd8;
    parameter H_FRONT=10'd8;
    parameter H_TOTAL=10'd800;
    
    parameter V_SYNC=10'd2;
    parameter V_BACK=10'd25;
    parameter V_TOP=10'd8;
    parameter V_VALID=10'd480;
    parameter V_BOTTOM=10'd8;
    parameter V_FRONT=10'd2;
    parameter V_TOTAL=10'd525 ; 
    
    reg [9:0] cnt_h;
    reg [9:0] cnt_v;
    wire rgb_valid;
    
    always@(posedge vga_clk or negedge rstn)
    if(!sys_rstn)
        cnt_h<=10'd0;
    else if(cnt_h==H_TOTAL-1'd1)
        cnt_h<=10'd0;
    else 
        cnt_h<=cnt_h+1'd1;
	 
    
    always@(posedge vga_clk or negedge rstn)
    if(!sys_rstn)
        cnt_v<=10'd0;
    else if((cnt_h==H_TOTAL-1'd1)&&(cnt_v==V_TOTAL-1'd1))
        cnt_v<=10'd0;
	else if(cnt_h==H_TOTAL-1'd1)
        cnt_v<=cnt_v+1'd1;
    else
        cnt_v<=cnt_v;
    
	 assign rgb_valid=((cnt_h>=H_SYNC+H_BACK+H_LEFT) &&(cnt_h<H_SYNC+H_BACK+H_LEFT+H_VALID)
                     &&(cnt_v>=V_SYNC+V_BACK+V_TOP)&&(cnt_v<V_SYNC+V_BACK+V_TOP+V_VALID));
	 assign pix_x=(rgb_valid==1'b1)?(cnt_h-(H_SYNC+H_BACK+H_LEFT)):10'd0;
	 assign pix_y=(rgb_valid==1'b1)?(cnt_v-(V_SYNC+V_BACK+V_TOP)):10'd0;
	 assign hsync=(cnt_h<=H_SYNC-1'b1)?1'b1:1'b0;
	 assign vsync=(cnt_v<=V_SYNC-1'b1)?1'b1:1'b0;
	 assign vga_rgb=(rgb_valid==1'b1)?pix_data:16'h0000;

endmodule
