Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 12 00:19:07 2019
| Host         : DESKTOP-K4JAJDO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file openmips_min_sopc_control_sets_placed.rpt
| Design       : openmips_min_sopc
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    79 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    56 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           40 |
| No           | No                    | Yes                    |              60 |           24 |
| No           | Yes                   | No                     |             762 |          344 |
| Yes          | No                    | No                     |             164 |           61 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             495 |          207 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                         Enable Signal                                         |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+
|  openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]_0[0] |                                                                                               | rst_IBUF                             |                1 |              1 |
|  openmips0/ex_mem0/seg7_we                           |                                                                                               | rst_IBUF                             |                1 |              1 |
|  U_clk_div/inst/clk_10m                              | openmips0/div0/dividend[31]_i_1_n_8                                                           | openmips0/div0/dividend[1]_i_1_n_8   |                1 |              1 |
|                                                      |                                                                                               | rst_IBUF                             |                1 |              2 |
|  U_clk_div/inst/clk_10m                              |                                                                                               |                                      |                3 |              3 |
|  U_seg7/seg7x16_inst/seg7_clk                        |                                                                                               | rst_IBUF                             |                2 |              3 |
|  U_clk_div/inst/clk_10m                              | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_0[0]                                           | rst_IBUF                             |                2 |              4 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/new_pc_reg[6]_i_3_0[0]                                                      | rst_IBUF                             |                1 |              4 |
|  openmips0/id_ex0/ex_aluop_reg[7]_1[0]               |                                                                                               |                                      |                4 |              5 |
|  U_clk_div/inst/clk_10m                              | openmips0/div0/cnt[5]_i_1_n_8                                                                 |                                      |                2 |              6 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[2]_1[2]                                                    |                                      |                3 |              8 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[2]_1[1]                                                    |                                      |                2 |              8 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[2]_1[3]                                                    |                                      |                2 |              8 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[2]_1[0]                                                    |                                      |                2 |              8 |
|  U_clk_div/inst/clk_10m                              | openmips0/div0/dividend[31]_i_1_n_8                                                           |                                      |               14 |             30 |
|  U_clk_div/inst/clk_10m                              | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_1[0]                                           | rst_IBUF                             |               15 |             31 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_6                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_8                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_10                                                     |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/div0/divisor[31]_i_1_n_8                                                            |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_9                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_3                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_0                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_7                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/E[0]                                                                        | openmips0/pc_reg0/p_0_in             |               14 |             32 |
|  n_5_2479_BUFG                                       |                                                                                               | rst_IBUF                             |               11 |             32 |
|  n_3_3542_BUFG                                       |                                                                                               | rst_IBUF                             |               14 |             32 |
|  n_2_196_BUFG                                        |                                                                                               | rst_IBUF                             |               19 |             32 |
|  n_4_2261_BUFG                                       |                                                                                               | rst_IBUF                             |               24 |             32 |
|  n_6_2897_BUFG                                       |                                                                                               | rst_IBUF                             |               12 |             32 |
|  n_7_3128_BUFG                                       |                                                                                               | rst_IBUF                             |               13 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/div0/dividend[64]_i_1_n_8                                                           |                                      |               10 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]_1[0]                                           | rst_IBUF                             |               16 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]_2[0]                                           | rst_IBUF                             |               13 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[2]_0[0]                                                    |                                      |               18 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_5                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_aluop_reg[3]_2                                                          |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_aluop_reg[3]_3                                                          |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_aluop_reg[3]_0                                                          |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_aluop_reg[3]_1                                                          |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_1                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_11                                                     |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_2                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/ex_mem0/mem_mem_addr_reg[28]_4                                                      |                                      |                8 |             32 |
|  U_clk_div/inst/clk_10m                              | openmips0/mem_wb0/E[0]                                                                        | rst_IBUF                             |               33 |             64 |
|  U_clk_div/inst/clk_10m                              | openmips0/id_ex0/E[0]                                                                         | openmips0/ex_mem0/SR[0]              |               32 |             64 |
|  n_1_903_BUFG                                        |                                                                                               |                                      |               33 |             64 |
|  U_clk_div/inst/clk_10m                              | openmips0/div0/result_o[63]_i_1_n_8                                                           | rst_IBUF                             |               20 |             65 |
|  n_0_902_BUFG                                        |                                                                                               | rst_IBUF                             |               41 |             66 |
|  U_clk_div/inst/clk_10m                              |                                                                                               | rst_IBUF                             |               35 |             95 |
|  U_clk_div/inst/clk_10m                              | openmips0/mem_wb0/p_0_in                                                                      |                                      |               12 |             96 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_512_639_0_0_i_1_n_0   |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_640_767_0_0_i_1_n_0   |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_768_895_0_0_i_1_n_0   |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_896_1023_0_0_i_1_n_0  |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1152_1279_0_0_i_1_n_0 |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1280_1407_0_0_i_1_n_0 |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0   |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1408_1535_0_0_i_1_n_0 |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1536_1663_0_0_i_1_n_0 |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1664_1791_0_0_i_1_n_0 |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1792_1919_0_0_i_1_n_0 |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1024_1151_0_0_i_1_n_0 |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_0_0_i_1_n_0   |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_1920_2047_0_0_i_1_n_0 |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_256_383_0_0_i_1_n_0   |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | U_imem_ram/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0     |                                      |               32 |            128 |
|  U_clk_div/inst/clk_10m                              | openmips0/id_ex0/E[0]                                                                         | openmips0/id_ex0/ex_aluop[7]_i_1_n_8 |               60 |            166 |
|  U_clk_div/inst/clk_10m                              |                                                                                               | openmips0/ex_mem0/SR[0]              |               89 |            211 |
|  U_clk_div/inst/clk_10m                              |                                                                                               | openmips0/ex0/rst                    |              105 |            251 |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------------------------------+------------------+----------------+


