#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr  2 09:51:27 2025
# Process ID: 14924
# Current directory: C:/Users/kccistc/Desktop/Verilog_Re/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18264 C:\Users\kccistc\Desktop\Verilog_Re\project_1\project_1.xpr
# Log file: C:/Users/kccistc/Desktop/Verilog_Re/project_1/vivado.log
# Journal file: C:/Users/kccistc/Desktop/Verilog_Re/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_donw.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_donw.v] -no_script -reset -force -quiet
remove_files  C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_donw.v
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Comparison method violates its general contract! (See C:/Users/kccistc/Desktop/Verilog_Re/project_1/vivado_pid14924.debug)
close [ open C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v w ]
add_files C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_counter_up_down
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1472.984 ; gain = 251.230
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:43]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:112]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:112]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:32]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:32]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:43]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:93]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:93]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:116]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:116]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:133]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:133]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:148]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:148]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:161]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:161]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:180]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:185]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:180]
WARNING: [Synth 8-689] width (1) of port connection 'seg' does not match port width (8) of module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:61]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:74]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
ERROR: [Synth 8-448] named port connection 'fndDot' does not exist for instance 'U_FndController' of module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:25]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.312 ; gain = 329.559
---------------------------------------------------------------------------------
RTL Elaboration failed
27 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_counter_up_down
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1551.312 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:43]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:112]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:112]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:76]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:32]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:32]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:43]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:93]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:93]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:116]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:116]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:133]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:133]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:148]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:148]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:161]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:161]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:180]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:185]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:180]
WARNING: [Synth 8-689] width (1) of port connection 'seg' does not match port width (8) of module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:61]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:74]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
ERROR: [Synth 8-448] named port connection 'fndDot' does not exist for instance 'U_FndController' of module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:25]
ERROR: [Synth 8-6156] failed synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.312 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
26 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: top_counter_up_down
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1551.312 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:31]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:98]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (1#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:98]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:62]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:62]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:121]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (3#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:121]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (4#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:31]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (5#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:86]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (6#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:109]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (7#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:126]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (8#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (9#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:154]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:178]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (10#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:173]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (11#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (12#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (13#1) [C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/counter_up_doown.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1551.312 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1551.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Finished Parsing XDC File [D:/XDC/Basys-3-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1643.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1776.434 ; gain = 225.121
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.434 ; gain = 225.121
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Apr  2 10:27:10 2025] Launched synth_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/synth_1/runme.log
[Wed Apr  2 10:27:10 2025] Launched impl_1...
Run output will be captured here: C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1800.117 ; gain = 12.879
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B9AD18A
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.runs/impl_1/top_counter_up_down.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v w ]
add_files C:/Users/kccistc/Desktop/Verilog_Re/project_1/project_1.srcs/sources_1/new/CU.v
update_compile_order -fileset sources_1
