Source Block: serv/rtl/serv_top.v@44:54@HdlStmAssign
   output wire 	      o_dbus_cyc,
   output wire 	      o_dbus_stb,
   input wire [31:0]  i_dbus_rdt,
   input wire 	      i_dbus_ack);

   assign o_ibus_stb = o_ibus_cyc;

`include "serv_params.vh"

   wire [4:0]    rd_addr;
   wire [4:0]    rs1_addr;

Diff Content:
- 49    assign o_ibus_stb = o_ibus_cyc;

Clone Blocks:
