TARGET_NAMES += inlet=RingIsend+outlet=BlockIrecv_t\:\:IriObiDuct
TARGET_NAMES += inlet=RingIrsend+outlet=BlockIrecv_t\:\:IrirObiDuct
#TARGET_NAMES += inlet=RingRput+outlet=Window_t\:\:IrrOwDuct

TO_ROOT := $(shell git rev-parse --show-cdup)

include $(TO_ROOT)/microbenchmarks/MaketemplateMultiproc
