Simulator report for lab22
Thu May 05 13:11:07 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 150 nodes    ;
; Simulation Coverage         ;      72.37 % ;
; Total Number of Transitions ; 745          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; lab22      ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.37 % ;
; Total nodes checked                                 ; 150          ;
; Total output ports checked                          ; 152          ;
; Total output ports with complete 1/0-value coverage ; 110          ;
; Total output ports with no 1/0-value coverage       ; 33           ;
; Total output ports with no 1-value coverage         ; 36           ;
; Total output ports with no 0-value coverage         ; 39           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                           ; Output Port Name                                                                                      ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+
; |lab22|apin[9]                                                                                      ; |lab22|apin[9]                                                                                        ; pin_out          ;
; |lab22|apin[8]                                                                                      ; |lab22|apin[8]                                                                                        ; pin_out          ;
; |lab22|apin[7]                                                                                      ; |lab22|apin[7]                                                                                        ; pin_out          ;
; |lab22|apin[6]                                                                                      ; |lab22|apin[6]                                                                                        ; pin_out          ;
; |lab22|apin[5]                                                                                      ; |lab22|apin[5]                                                                                        ; pin_out          ;
; |lab22|apin[4]                                                                                      ; |lab22|apin[4]                                                                                        ; pin_out          ;
; |lab22|apin[3]                                                                                      ; |lab22|apin[3]                                                                                        ; pin_out          ;
; |lab22|apin[2]                                                                                      ; |lab22|apin[2]                                                                                        ; pin_out          ;
; |lab22|apin[1]                                                                                      ; |lab22|apin[1]                                                                                        ; pin_out          ;
; |lab22|UAinst30                                                                                     ; |lab22|UAinst30                                                                                       ; out0             ;
; |lab22|UAinst31                                                                                     ; |lab22|UAinst31                                                                                       ; out0             ;
; |lab22|xpin[5]                                                                                      ; |lab22|xpin[5]                                                                                        ; out              ;
; |lab22|xpin[4]                                                                                      ; |lab22|xpin[4]                                                                                        ; out              ;
; |lab22|xpin[0]                                                                                      ; |lab22|xpin[0]                                                                                        ; out              ;
; |lab22|UAinst23                                                                                     ; |lab22|UAinst23                                                                                       ; out0             ;
; |lab22|UAinst28                                                                                     ; |lab22|UAinst28                                                                                       ; out0             ;
; |lab22|UAinst26                                                                                     ; |lab22|UAinst26                                                                                       ; out0             ;
; |lab22|UAinst24                                                                                     ; |lab22|UAinst24                                                                                       ; out0             ;
; |lab22|UAinst8                                                                                      ; |lab22|UAinst8                                                                                        ; out0             ;
; |lab22|UAinst6                                                                                      ; |lab22|UAinst6                                                                                        ; out0             ;
; |lab22|UAinst29                                                                                     ; |lab22|UAinst29                                                                                       ; out0             ;
; |lab22|clk                                                                                          ; |lab22|clk                                                                                            ; out              ;
; |lab22|ctpin[6]                                                                                     ; |lab22|ctpin[6]                                                                                       ; pin_out          ;
; |lab22|ctpin[5]                                                                                     ; |lab22|ctpin[5]                                                                                       ; pin_out          ;
; |lab22|ctpin[4]                                                                                     ; |lab22|ctpin[4]                                                                                       ; pin_out          ;
; |lab22|outpin[3]                                                                                    ; |lab22|outpin[3]                                                                                      ; pin_out          ;
; |lab22|outpin[2]                                                                                    ; |lab22|outpin[2]                                                                                      ; pin_out          ;
; |lab22|outpin[1]                                                                                    ; |lab22|outpin[1]                                                                                      ; pin_out          ;
; |lab22|outpin[0]                                                                                    ; |lab22|outpin[0]                                                                                      ; pin_out          ;
; |lab22|ypin[6]                                                                                      ; |lab22|ypin[6]                                                                                        ; pin_out          ;
; |lab22|ypin[5]                                                                                      ; |lab22|ypin[5]                                                                                        ; pin_out          ;
; |lab22|ypin[3]                                                                                      ; |lab22|ypin[3]                                                                                        ; pin_out          ;
; |lab22|ypin[2]                                                                                      ; |lab22|ypin[2]                                                                                        ; pin_out          ;
; |lab22|ypin[1]                                                                                      ; |lab22|ypin[1]                                                                                        ; pin_out          ;
; |lab22|ypin[0]                                                                                      ; |lab22|ypin[0]                                                                                        ; pin_out          ;
; |lab22|UAinst18                                                                                     ; |lab22|UAinst18                                                                                       ; out0             ;
; |lab22|UAinst13                                                                                     ; |lab22|UAinst13                                                                                       ; out0             ;
; |lab22|UAinst19                                                                                     ; |lab22|UAinst19                                                                                       ; out0             ;
; |lab22|UAinst20                                                                                     ; |lab22|UAinst20                                                                                       ; out0             ;
; |lab22|UAinst9                                                                                      ; |lab22|UAinst9                                                                                        ; out0             ;
; |lab22|UAinst5                                                                                      ; |lab22|UAinst5                                                                                        ; out0             ;
; |lab22|UAinst4                                                                                      ; |lab22|UAinst4                                                                                        ; out0             ;
; |lab22|UAinst3                                                                                      ; |lab22|UAinst3                                                                                        ; out0             ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[6]                                                  ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[6]                                                    ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[5]                                                  ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[5]                                                    ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[3]                                                  ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[3]                                                    ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[2]                                                  ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[2]                                                    ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[1]                                                  ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[1]                                                    ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[0]                                                  ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[0]                                                    ; regout           ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~3  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~3    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]~5  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]~5    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]~6  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]~6    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]~7  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]~7    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~8  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~8    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~26                  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~26                    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[3]         ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[3]           ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[2]         ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[2]           ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[1]         ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[1]           ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[0]         ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|pre_hazard[0]           ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~61                  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~61                    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~62                  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~62                    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~63                  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~63                    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~64                  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~64                    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~68                  ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|_~68                    ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita0    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita0      ; combout          ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita0    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita1    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita1      ; combout          ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita1    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita2    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita2      ; combout          ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita2    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita3    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_comb_bita3      ; combout          ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]      ; regout           ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]      ; regout           ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]      ; regout           ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]    ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]      ; regout           ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]         ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[3]           ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]         ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[2]           ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]         ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode102w[1]           ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[3]         ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[3]           ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[2]         ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[2]           ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[1]         ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode112w[1]           ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[2]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[1]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[3]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[2]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode31w[1]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[3]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[2]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode41w[1]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]           ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[2]             ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]           ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[1]             ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[3]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[2]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode51w[1]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[3]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[2]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode61w[1]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[3]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[2]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode71w[1]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[3]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[2]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode81w[1]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[3]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[2]            ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]          ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode91w[1]            ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]~11 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[3]~11   ; out              ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]~12 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[2]~12   ; out              ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]~13 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[1]~13   ; out              ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~14 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|counter_reg_bit[0]~14   ; out              ;
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |lab22|apin[0]                                                                                 ; |lab22|apin[0]                                                                                 ; pin_out          ;
; |lab22|UAinst17                                                                                ; |lab22|UAinst17                                                                                ; out0             ;
; |lab22|UAinst22                                                                                ; |lab22|UAinst22                                                                                ; out0             ;
; |lab22|xpin[9]                                                                                 ; |lab22|xpin[9]                                                                                 ; out              ;
; |lab22|xpin[8]                                                                                 ; |lab22|xpin[8]                                                                                 ; out              ;
; |lab22|xpin[7]                                                                                 ; |lab22|xpin[7]                                                                                 ; out              ;
; |lab22|xpin[3]                                                                                 ; |lab22|xpin[3]                                                                                 ; out              ;
; |lab22|xpin[2]                                                                                 ; |lab22|xpin[2]                                                                                 ; out              ;
; |lab22|xpin[1]                                                                                 ; |lab22|xpin[1]                                                                                 ; out              ;
; |lab22|UAinst21                                                                                ; |lab22|UAinst21                                                                                ; out0             ;
; |lab22|inst1                                                                                   ; |lab22|inst1                                                                                   ; out0             ;
; |lab22|UAinst27                                                                                ; |lab22|UAinst27                                                                                ; out0             ;
; |lab22|reset                                                                                   ; |lab22|reset                                                                                   ; out              ;
; |lab22|ctpin[3]                                                                                ; |lab22|ctpin[3]                                                                                ; pin_out          ;
; |lab22|ctpin[2]                                                                                ; |lab22|ctpin[2]                                                                                ; pin_out          ;
; |lab22|ctpin[1]                                                                                ; |lab22|ctpin[1]                                                                                ; pin_out          ;
; |lab22|ctpin[0]                                                                                ; |lab22|ctpin[0]                                                                                ; pin_out          ;
; |lab22|ypin[10]                                                                                ; |lab22|ypin[10]                                                                                ; pin_out          ;
; |lab22|ypin[9]                                                                                 ; |lab22|ypin[9]                                                                                 ; pin_out          ;
; |lab22|ypin[8]                                                                                 ; |lab22|ypin[8]                                                                                 ; pin_out          ;
; |lab22|ypin[7]                                                                                 ; |lab22|ypin[7]                                                                                 ; pin_out          ;
; |lab22|ypin[4]                                                                                 ; |lab22|ypin[4]                                                                                 ; pin_out          ;
; |lab22|UAinst7                                                                                 ; |lab22|UAinst7                                                                                 ; out0             ;
; |lab22|UAinst14                                                                                ; |lab22|UAinst14                                                                                ; out0             ;
; |lab22|UAinst15                                                                                ; |lab22|UAinst15                                                                                ; out0             ;
; |lab22|UAinst16                                                                                ; |lab22|UAinst16                                                                                ; out0             ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[10]                                            ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[10]                                            ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[9]                                             ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[9]                                             ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[8]                                             ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[8]                                             ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[7]                                             ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[4]                                             ; regout           ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux211_dataout~1 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux211_dataout~1 ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout   ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout   ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout   ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout   ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout   ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout   ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]     ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode21w[3]     ; out0             ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                               ; Output Port Type ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+
; |lab22|apin[10]                                                                                ; |lab22|apin[10]                                                                                ; pin_out          ;
; |lab22|UAinst17                                                                                ; |lab22|UAinst17                                                                                ; out0             ;
; |lab22|UAinst22                                                                                ; |lab22|UAinst22                                                                                ; out0             ;
; |lab22|xpin[9]                                                                                 ; |lab22|xpin[9]                                                                                 ; out              ;
; |lab22|xpin[8]                                                                                 ; |lab22|xpin[8]                                                                                 ; out              ;
; |lab22|xpin[7]                                                                                 ; |lab22|xpin[7]                                                                                 ; out              ;
; |lab22|xpin[3]                                                                                 ; |lab22|xpin[3]                                                                                 ; out              ;
; |lab22|xpin[2]                                                                                 ; |lab22|xpin[2]                                                                                 ; out              ;
; |lab22|xpin[1]                                                                                 ; |lab22|xpin[1]                                                                                 ; out              ;
; |lab22|UAinst21                                                                                ; |lab22|UAinst21                                                                                ; out0             ;
; |lab22|inst1                                                                                   ; |lab22|inst1                                                                                   ; out0             ;
; |lab22|UAinst27                                                                                ; |lab22|UAinst27                                                                                ; out0             ;
; |lab22|UAinst25                                                                                ; |lab22|UAinst25                                                                                ; out0             ;
; |lab22|ctpin[3]                                                                                ; |lab22|ctpin[3]                                                                                ; pin_out          ;
; |lab22|ctpin[2]                                                                                ; |lab22|ctpin[2]                                                                                ; pin_out          ;
; |lab22|ctpin[1]                                                                                ; |lab22|ctpin[1]                                                                                ; pin_out          ;
; |lab22|ctpin[0]                                                                                ; |lab22|ctpin[0]                                                                                ; pin_out          ;
; |lab22|ypin[10]                                                                                ; |lab22|ypin[10]                                                                                ; pin_out          ;
; |lab22|ypin[9]                                                                                 ; |lab22|ypin[9]                                                                                 ; pin_out          ;
; |lab22|ypin[8]                                                                                 ; |lab22|ypin[8]                                                                                 ; pin_out          ;
; |lab22|ypin[7]                                                                                 ; |lab22|ypin[7]                                                                                 ; pin_out          ;
; |lab22|ypin[4]                                                                                 ; |lab22|ypin[4]                                                                                 ; pin_out          ;
; |lab22|UAinst7                                                                                 ; |lab22|UAinst7                                                                                 ; out0             ;
; |lab22|UAinst14                                                                                ; |lab22|UAinst14                                                                                ; out0             ;
; |lab22|UAinst15                                                                                ; |lab22|UAinst15                                                                                ; out0             ;
; |lab22|UAinst16                                                                                ; |lab22|UAinst16                                                                                ; out0             ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[10]                                            ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[10]                                            ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[9]                                             ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[9]                                             ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[8]                                             ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[8]                                             ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[7]                                             ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[7]                                             ; regout           ;
; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[4]                                             ; |lab22|reg:UAinst2|lpm_ff:lpm_ff_component|dffs[4]                                             ; regout           ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux211_dataout~1 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux211_dataout~1 ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout~1 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout~1 ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout   ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux213_dataout   ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout~1 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout~1 ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout   ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux215_dataout   ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout~1 ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout~1 ; out0             ;
; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout   ; |lab22|ct4pm:UAinst|lpm_counter:lpm_counter_component|cntr_ihi:auto_generated|mux217_dataout   ; out0             ;
; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]      ; |lab22|dc4:UAinst1|lpm_decode:lpm_decode_component|decode_lbf:auto_generated|w_anode4w[3]      ; out0             ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 05 13:11:06 2016
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off lab22 -c lab22
Info: Can't find specified vector source file "C:/Users/student/Desktop/quartus1/projects1/lab22/lab22.cvwf"
Info: Using vector source file "C:/Users/student/Desktop/quartus1/projects1/lab22/lab22.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of lab22.vwf called lab22.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      72.37 %
Info: Number of transitions in simulation is 745
Info: Vector file lab22.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 146 megabytes
    Info: Processing ended: Thu May 05 13:11:07 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


