{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669064235744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669064235769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 14:57:15 2022 " "Processing started: Mon Nov 21 14:57:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669064235769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064235769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoVLSI -c ProyectoVLSI " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoVLSI -c ProyectoVLSI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064235769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669064242174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669064242174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_m_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mod_m_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mod_m_counter-arch " "Found design unit 1: mod_m_counter-arch" {  } { { "mod_m_counter.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/mod_m_counter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265665 ""} { "Info" "ISGN_ENTITY_NAME" "1 mod_m_counter " "Found entity 1: mod_m_counter" {  } { { "mod_m_counter.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/mod_m_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064265665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-arch " "Found design unit 1: fifo-arch" {  } { { "fifo.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/fifo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265713 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064265713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-arch " "Found design unit 1: uart_rx-arch" {  } { { "uart_rx.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart_rx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265761 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064265761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-arch " "Found design unit 1: uart_tx-arch" {  } { { "uart_tx.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart_tx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265805 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064265805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-str_arch " "Found design unit 1: uart-str_arch" {  } { { "uart.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265857 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064265857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_rx-arch " "Found design unit 1: ps2_rx-arch" {  } { { "ps2_rx.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/ps2_rx.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265901 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_rx " "Found entity 1: ps2_rx" {  } { { "ps2_rx.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/ps2_rx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064265901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_code.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kb_code.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kb_code-arch " "Found design unit 1: kb_code-arch" {  } { { "kb_code.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_code.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265953 ""} { "Info" "ISGN_ENTITY_NAME" "1 kb_code " "Found entity 1: kb_code" {  } { { "kb_code.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_code.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064265953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key2ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key2ascii-arch " "Found design unit 1: key2ascii-arch" {  } { { "key2ascii.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/key2ascii.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265997 ""} { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/key2ascii.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064265997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064265997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kb_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kb_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kb_test-arch " "Found design unit 1: kb_test-arch" {  } { { "kb_test.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064266049 ""} { "Info" "ISGN_ENTITY_NAME" "1 kb_test " "Found entity 1: kb_test" {  } { { "kb_test.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669064266049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064266049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kb_test " "Elaborating entity \"kb_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669064266360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "kb_code kb_code:kb_code_unit A:arch " "Elaborating entity \"kb_code\" using architecture \"A:arch\" for hierarchy \"kb_code:kb_code_unit\"" {  } { { "kb_test.vhd" "kb_code_unit" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064266404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ps2_rx kb_code:kb_code_unit\|ps2_rx:ps2_rx_unit A:arch " "Elaborating entity \"ps2_rx\" using architecture \"A:arch\" for hierarchy \"kb_code:kb_code_unit\|ps2_rx:ps2_rx_unit\"" {  } { { "kb_code.vhd" "ps2_rx_unit" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_code.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064266420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "fifo kb_code:kb_code_unit\|fifo:fifo_key_unit A:arch " "Elaborating entity \"fifo\" using architecture \"A:arch\" for hierarchy \"kb_code:kb_code_unit\|fifo:fifo_key_unit\"" {  } { { "kb_code.vhd" "fifo_key_unit" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_code.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064266436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart uart:uart_unit A:str_arch " "Elaborating entity \"uart\" using architecture \"A:str_arch\" for hierarchy \"uart:uart_unit\"" {  } { { "kb_test.vhd" "uart_unit" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064266456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mod_m_counter uart:uart_unit\|mod_m_counter:baud_gen_unit A:arch " "Elaborating entity \"mod_m_counter\" using architecture \"A:arch\" for hierarchy \"uart:uart_unit\|mod_m_counter:baud_gen_unit\"" {  } { { "uart.vhd" "baud_gen_unit" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart.vhd" 40 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064266472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart_rx uart:uart_unit\|uart_rx:uart_rx_unit A:arch " "Elaborating entity \"uart_rx\" using architecture \"A:arch\" for hierarchy \"uart:uart_unit\|uart_rx:uart_rx_unit\"" {  } { { "uart.vhd" "uart_rx_unit" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064266488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "uart_tx uart:uart_unit\|uart_tx:uart_tx_unit A:arch " "Elaborating entity \"uart_tx\" using architecture \"A:arch\" for hierarchy \"uart:uart_unit\|uart_tx:uart_tx_unit\"" {  } { { "uart.vhd" "uart_tx_unit" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/uart.vhd" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064266516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "key2ascii key2ascii:key2a_unit A:arch " "Elaborating entity \"key2ascii\" using architecture \"A:arch\" for hierarchy \"key2ascii:key2a_unit\"" {  } { { "kb_test.vhd" "key2a_unit" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064266536 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "kb_test.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669064267873 "|kb_test|tx"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669064267873 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669064267889 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669064268373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669064268373 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2c " "No output dependent on input pin \"ps2c\"" {  } { { "kb_test.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669064268533 "|kb_test|ps2c"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ps2d " "No output dependent on input pin \"ps2d\"" {  } { { "kb_test.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669064268533 "|kb_test|ps2d"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "kb_test.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669064268533 "|kb_test|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "kb_test.vhd" "" { Text "D:/intelFPGA_lite/18.1/Proyectos/ProyectoVLSI/kb_test.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669064268533 "|kb_test|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669064268533 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669064268533 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669064268533 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669064268533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669064268597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 14:57:48 2022 " "Processing ended: Mon Nov 21 14:57:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669064268597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669064268597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669064268597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669064268597 ""}
