============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 16:56:39 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.068695s wall, 0.015625s user + 0.125000s system = 0.140625s CPU (2.0%)

RUN-1004 : used memory is 246 MB, reserved memory is 187 MB, peak memory is 278 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.289743s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.4%)

RUN-1004 : used memory is 246 MB, reserved memory is 187 MB, peak memory is 278 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 234 feed throughs used by 118 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  6.703891s wall, 3.562500s user + 0.203125s system = 3.765625s CPU (56.2%)

RUN-1004 : used memory is 798 MB, reserved memory is 760 MB, peak memory is 848 MB
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 234 feed throughs used by 118 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.438584s wall, 3.625000s user + 0.156250s system = 3.781250s CPU (85.2%)

RUN-1004 : used memory is 832 MB, reserved memory is 786 MB, peak memory is 890 MB
GUI-1001 : User opens ChipWatcher ...
PRG-1000 : <!-- HMAC is: 984f8f71afdd33b32ba623ef399e6ef5fef35947c99d595539d0c67b51c83ef5 -->
PRG-1000 : <!-- HMAC is: 984f8f71afdd33b32ba623ef399e6ef5fef35947c99d595539d0c67b51c83ef5 -->
GUI-1001 : User closes ChipWatcher ...
RUN-1002 : start command "config_chipwatcher -sync apb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 2 trigger nets, 2 data nets.
GUI-1001 : Import apb.cwc success!
GUI-1001 : User opens ChipWatcher ...
PRG-1000 : <!-- HMAC is: e17dcd93c6d72b1bb6de73d963c1a7231b5e7c6503a60d98dadd95078ccdd758 -->
GUI-1001 : User closes ChipWatcher ...
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 238 feed throughs used by 154 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.900791s wall, 2.781250s user + 0.078125s system = 2.859375s CPU (58.3%)

RUN-1004 : used memory is 861 MB, reserved memory is 820 MB, peak memory is 915 MB
RUN-1002 : start command "config_chipwatcher -sync apb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 2 trigger nets, 2 data nets.
GUI-1001 : Import apb.cwc success!
GUI-8501 ERROR: Bit file code (0000000000000000) does not match with the ChipWatcher's (1001011110001011).
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit m0soc_Runs/phy_1/m0soc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.056925s wall, 0.281250s user + 0.343750s system = 0.625000s CPU (8.9%)

RUN-1004 : used memory is 896 MB, reserved memory is 851 MB, peak memory is 929 MB
RUN-1003 : finish command "download -bit m0soc_Runs/phy_1/m0soc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  7.283639s wall, 0.343750s user + 0.343750s system = 0.687500s CPU (9.4%)

RUN-1004 : used memory is 896 MB, reserved memory is 851 MB, peak memory is 929 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000110101110000010000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 010000000110000011
KIT-1004 : ChipWatcher: the value of status register = 010000000101011100
KIT-1004 : ChipWatcher: the value of status register = 010000000011000011
KIT-1004 : ChipWatcher: the value of status register = 010000001101110111
KIT-1004 : ChipWatcher: the value of status register = 010000001001000011
KIT-1004 : ChipWatcher: the value of status register = 110000000000001101
RUN-1002 : start command "rdbk_bram -bram 0X0034 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0034 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 0000110101110000010000000000000000000000
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : syn_1: run complete.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_gate.db" in  1.465074s wall, 1.171875s user + 0.093750s system = 1.265625s CPU (86.4%)

RUN-1004 : used memory is 611 MB, reserved memory is 570 MB, peak memory is 929 MB
RUN-1002 : start command "import_db m0soc_Runs/syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db m0soc_Runs/syn_1/m0soc_gate.db" in  1.238701s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (80.7%)

RUN-1004 : used memory is 613 MB, reserved memory is 563 MB, peak memory is 929 MB
RUN-1002 : start command "config_chipwatcher -sp apb.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 2 view nodes, 2 trigger nets, 2 data nets.
KIT-1004 : Chipwatcher code = 1001011110001011
GUI-1001 : Import apb.cwc success!
PRG-1000 : <!-- HMAC is: b1b832f3571ede0f0a9524f5c7a0234566eb3014283fc084ab826ebbadf96f37 -->
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 233 feed throughs used by 149 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.466856s wall, 2.687500s user + 0.171875s system = 2.859375s CPU (64.0%)

RUN-1004 : used memory is 929 MB, reserved memory is 883 MB, peak memory is 941 MB
RUN-1002 : start command "config_chipwatcher -sync apb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 7 trigger nets, 7 data nets.
GUI-1001 : Import apb.cwc success!
GUI-8501 ERROR: Bit file code (1001011110001011) does not match with the ChipWatcher's (1100100110001011).
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit m0soc_Runs/phy_1/m0soc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.067234s wall, 0.203125s user + 0.421875s system = 0.625000s CPU (8.8%)

RUN-1004 : used memory is 953 MB, reserved memory is 907 MB, peak memory is 985 MB
RUN-1003 : finish command "download -bit m0soc_Runs/phy_1/m0soc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  7.287225s wall, 0.265625s user + 0.437500s system = 0.703125s CPU (9.6%)

RUN-1004 : used memory is 953 MB, reserved memory is 907 MB, peak memory is 985 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0101110101110101110101110000110101110101110000010000000000000001
KIT-1004 : ChipWatcher: the value of status register = 010000000101110111
KIT-1004 : ChipWatcher: the value of status register = 010000001101110000
KIT-1004 : ChipWatcher: the value of status register = 010000000000101101
KIT-1004 : ChipWatcher: the value of status register = 110000001110001000
RUN-1002 : start command "rdbk_bram -bram 0X0034 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0034 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 0101110101110101110101110000110101110101110000010000000000000000
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
PRG-1000 : <!-- HMAC is: 9bc6de14b95501d60466bd06103757d4cb802bbd971c4a02a90a75174f606194 -->
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 259 feed throughs used by 151 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.600511s wall, 2.390625s user + 0.093750s system = 2.484375s CPU (54.0%)

RUN-1004 : used memory is 951 MB, reserved memory is 907 MB, peak memory is 985 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.199744s wall, 0.078125s user + 0.140625s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 980 MB, reserved memory is 935 MB, peak memory is 998 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.426055s wall, 0.156250s user + 0.140625s system = 0.296875s CPU (4.0%)

RUN-1004 : used memory is 980 MB, reserved memory is 935 MB, peak memory is 998 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "config_chipwatcher -sync apb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 7 trigger nets, 7 data nets.
GUI-1001 : Import apb.cwc success!
GUI-1001 : User opens ChipWatcher ...
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 251 feed throughs used by 134 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.641002s wall, 2.031250s user + 0.171875s system = 2.203125s CPU (47.5%)

RUN-1004 : used memory is 991 MB, reserved memory is 950 MB, peak memory is 1008 MB
RUN-1002 : start command "config_chipwatcher -sync apb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 7 trigger nets, 7 data nets.
GUI-1001 : Import apb.cwc success!
RUN-1002 : start command "download -bit m0soc_Runs/phy_1/m0soc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.146880s wall, 0.531250s user + 0.421875s system = 0.953125s CPU (13.3%)

RUN-1004 : used memory is 996 MB, reserved memory is 954 MB, peak memory is 1028 MB
RUN-1003 : finish command "download -bit m0soc_Runs/phy_1/m0soc.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  7.369801s wall, 0.609375s user + 0.453125s system = 1.062500s CPU (14.4%)

RUN-1004 : used memory is 996 MB, reserved memory is 954 MB, peak memory is 1028 MB
GUI-1001 : Downloading succeeded!
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0101110101110101110101110000110101110101110000010000000000000001
KIT-1004 : ChipWatcher: the value of status register = 010000000100010001
KIT-1004 : ChipWatcher: the value of status register = 010000000101001010
KIT-1004 : ChipWatcher: the value of status register = 010000000010001011
KIT-1004 : ChipWatcher: the value of status register = 110000000001010110
RUN-1002 : start command "rdbk_bram -bram 0X0034 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0034 successfully.
SYN-2541 : Attrs-to-init for 1 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
KIT-1004 : ChipWatcher: write ctrl reg value: 0101110101110101110101110000110101110101110000010000000000000000
GUI-1001 : User closes ChipWatcher ...
RUN-1002 : start command "config_chipwatcher -sync apb.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 7 trigger nets, 7 data nets.
GUI-1001 : Import apb.cwc success!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : User closes ChipWatcher ...
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_gate.db" in  1.459250s wall, 0.296875s user + 0.062500s system = 0.359375s CPU (24.6%)

RUN-1004 : used memory is 647 MB, reserved memory is 661 MB, peak memory is 1028 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 217 feed throughs used by 118 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.347654s wall, 2.734375s user + 0.078125s system = 2.812500s CPU (64.7%)

RUN-1004 : used memory is 940 MB, reserved memory is 942 MB, peak memory is 1028 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.120168s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 969 MB, reserved memory is 969 MB, peak memory is 1028 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.334997s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.3%)

RUN-1004 : used memory is 969 MB, reserved memory is 969 MB, peak memory is 1028 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 261 feed throughs used by 122 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.560797s wall, 2.515625s user + 0.125000s system = 2.640625s CPU (57.9%)

RUN-1004 : used memory is 952 MB, reserved memory is 954 MB, peak memory is 1028 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.086060s wall, 0.031250s user + 0.156250s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 980 MB, reserved memory is 981 MB, peak memory is 1028 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.304508s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.4%)

RUN-1004 : used memory is 980 MB, reserved memory is 981 MB, peak memory is 1028 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 269 feed throughs used by 137 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.626189s wall, 1.718750s user + 0.187500s system = 1.906250s CPU (41.2%)

RUN-1004 : used memory is 974 MB, reserved memory is 977 MB, peak memory is 1028 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.005164s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 1002 MB, reserved memory is 1004 MB, peak memory is 1028 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.228236s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 1002 MB, reserved memory is 1004 MB, peak memory is 1028 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-8007 ERROR: syntax error near 'end' in ../rtl/apb_sdcard/sd_reader.v(37)
HDL-8007 ERROR: Verilog 2000 keyword 'end' used in incorrect context in ../rtl/apb_sdcard/sd_reader.v(37)
HDL-1007 : Verilog file '../rtl/apb_sdcard/sd_reader.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-8007 ERROR: syntax error near '.' in ../rtl/CortexM0_SoC.v(777)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-8007 ERROR: 're' is an unknown type in ../rtl/apb_sdcard/apb_sdcard.v(19)
HDL-5007 WARNING: 're' is not declared in ../rtl/apb_sdcard/apb_sdcard.v(19)
HDL-8007 ERROR: procedural assignment to a non-register 'sdcard_rd_addr' is not permitted in ../rtl/apb_sdcard/apb_sdcard.v(45)
HDL-8007 ERROR: procedural assignment to a non-register 'sdcard_rd_addr' is not permitted in ../rtl/apb_sdcard/apb_sdcard.v(50)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/apb_sdcard/apb_sdcard.v(1)
HDL-1007 : Verilog file '../rtl/apb_sdcard/apb_sdcard.v' ignored due to errors
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-8007 ERROR: syntax error near '=' in ../rtl/apb_sdcard/sd_reader.v(87)
HDL-8007 ERROR: 'CMD12' is an unknown type in ../rtl/apb_sdcard/sd_reader.v(87)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(157)
HDL-5007 WARNING: 'CMD12' is not declared in ../rtl/apb_sdcard/sd_reader.v(185)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/apb_sdcard/sd_reader.v(10)
HDL-1007 : Verilog file '../rtl/apb_sdcard/sd_reader.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-8007 ERROR: syntax error near '.' in ../rtl/CortexM0_SoC.v(777)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
HDL-8007 ERROR: cannot find port 'rstart2' on this module in ../rtl/CortexM0_SoC.v(778)
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'col', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(113)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'col', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(113)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'col', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(113)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'col', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(113)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'col', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(113)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/syn_1/m0soc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-8007 ERROR: syntax error near 'non-printable character with the hex value '0xef'' in ../rtl/CortexM0_SoC.v(27)
HDL-1007 : Verilog file '../rtl/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 205 feed throughs used by 119 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.423092s wall, 1.843750s user + 0.078125s system = 1.921875s CPU (43.5%)

RUN-1004 : used memory is 1091 MB, reserved memory is 1080 MB, peak memory is 1098 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.174775s wall, 0.046875s user + 0.156250s system = 0.203125s CPU (2.8%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1108 MB, peak memory is 1137 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.397701s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.4%)

RUN-1004 : used memory is 1119 MB, reserved memory is 1108 MB, peak memory is 1137 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 205 feed throughs used by 119 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.620958s wall, 2.234375s user + 0.171875s system = 2.406250s CPU (52.1%)

RUN-1004 : used memory is 1108 MB, reserved memory is 1101 MB, peak memory is 1137 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.033128s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1129 MB, peak memory is 1155 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.252800s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.1%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1129 MB, peak memory is 1155 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 205 feed throughs used by 119 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.668572s wall, 1.875000s user + 0.125000s system = 2.000000s CPU (42.8%)

RUN-1004 : used memory is 1113 MB, reserved memory is 1109 MB, peak memory is 1155 MB
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.317701s wall, 0.031250s user + 0.109375s system = 0.140625s CPU (1.9%)

RUN-1004 : used memory is 1142 MB, reserved memory is 1137 MB, peak memory is 1161 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.538945s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (2.1%)

RUN-1004 : used memory is 1142 MB, reserved memory is 1137 MB, peak memory is 1161 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 205 feed throughs used by 119 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.555878s wall, 2.593750s user + 0.140625s system = 2.734375s CPU (60.0%)

RUN-1004 : used memory is 1120 MB, reserved memory is 1118 MB, peak memory is 1161 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.303693s wall, 0.046875s user + 0.078125s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 1149 MB, reserved memory is 1146 MB, peak memory is 1167 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.520814s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (2.9%)

RUN-1004 : used memory is 1149 MB, reserved memory is 1146 MB, peak memory is 1167 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 205 feed throughs used by 119 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.593815s wall, 2.328125s user + 0.078125s system = 2.406250s CPU (52.4%)

RUN-1004 : used memory is 1129 MB, reserved memory is 1128 MB, peak memory is 1167 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.046539s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 1157 MB, reserved memory is 1156 MB, peak memory is 1176 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.265787s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 1157 MB, reserved memory is 1156 MB, peak memory is 1176 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 271 feed throughs used by 132 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.477125s wall, 2.187500s user + 0.078125s system = 2.265625s CPU (50.6%)

RUN-1004 : used memory is 1106 MB, reserved memory is 1135 MB, peak memory is 1176 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.157353s wall, 0.015625s user + 0.218750s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1163 MB, peak memory is 1176 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.379900s wall, 0.093750s user + 0.218750s system = 0.312500s CPU (4.2%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1163 MB, peak memory is 1176 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : eco open net = 0
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 289 feed throughs used by 138 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc_pr.db" in  4.659688s wall, 2.000000s user + 0.109375s system = 2.109375s CPU (45.3%)

RUN-1004 : used memory is 1122 MB, reserved memory is 1149 MB, peak memory is 1176 MB
RUN-1002 : start command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit m0soc_Runs/phy_1/m0soc.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  7.517684s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 1151 MB, reserved memory is 1177 MB, peak memory is 1176 MB
RUN-1003 : finish command "download -bit m0soc_Runs\phy_1\m0soc.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.739922s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (2.8%)

RUN-1004 : used memory is 1151 MB, reserved memory is 1177 MB, peak memory is 1176 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../rtl/keyboard.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
GUI-6001 WARNING: File C:/Users/W1030/Desktop/m0/td/m0soc_Runs/phy_1/m0soc.bit does not exist!
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
HDL-1007 : undeclared symbol 'sdcard_rd_end', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(757)
HDL-1007 : undeclared symbol 'sdcard_rd_start', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(758)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../rtl/CortexM0_SoC.v(107)
RUN-1001 : reset_run syn_1.
RUN-1001 : launch_runs syn_1 -step opt_gate.
RUN-1001 : reset_run phy_1.
RUN-6001 WARNING: syn_1: run failed.
