
display_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041a4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  08004334  08004334  00014334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004510  08004510  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08004510  08004510  00014510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004518  08004518  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004518  08004518  00014518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800451c  0800451c  0001451c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08004520  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003e74  20000078  08004598  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003eec  08004598  00023eec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d633  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f16  00000000  00000000  0002d6db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000800  00000000  00000000  0002f5f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000748  00000000  00000000  0002fdf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000217c4  00000000  00000000  00030540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a757  00000000  00000000  00051d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4536  00000000  00000000  0005c45b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00120991  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000028a8  00000000  00000000  001209e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800431c 	.word	0x0800431c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	0800431c 	.word	0x0800431c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056e:	f000 fd65 	bl	800103c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000572:	f000 f825 	bl	80005c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000576:	f000 f8e7 	bl	8000748 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800057a:	f000 f881 	bl	8000680 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800057e:	f000 f8b1 	bl	80006e4 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Entering main loop\n\r");
 8000582:	480d      	ldr	r0, [pc, #52]	; (80005b8 <main+0x50>)
 8000584:	f002 fd2c 	bl	8002fe0 <iprintf>

  while (1)
  {
	int secSleep = 1;
 8000588:	2301      	movs	r3, #1
 800058a:	60fb      	str	r3, [r7, #12]
	int msecSleep = 500;
 800058c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000590:	60bb      	str	r3, [r7, #8]
	int sT =
	printf("Sleeping %d.%d secs\r\n", secSleep, msecSleep);
 8000592:	68ba      	ldr	r2, [r7, #8]
 8000594:	68f9      	ldr	r1, [r7, #12]
 8000596:	4809      	ldr	r0, [pc, #36]	; (80005bc <main+0x54>)
 8000598:	f002 fd22 	bl	8002fe0 <iprintf>
 800059c:	6078      	str	r0, [r7, #4]
	HAL_Delay(1000*secSleep + msecSleep);
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005a4:	fb02 f203 	mul.w	r2, r2, r3
 80005a8:	68bb      	ldr	r3, [r7, #8]
 80005aa:	4413      	add	r3, r2
 80005ac:	4618      	mov	r0, r3
 80005ae:	f000 fdb7 	bl	8001120 <HAL_Delay>

	uartDemoLoop();
 80005b2:	f000 fcd1 	bl	8000f58 <uartDemoLoop>
  {
 80005b6:	e7e7      	b.n	8000588 <main+0x20>
 80005b8:	08004334 	.word	0x08004334
 80005bc:	0800434c 	.word	0x0800434c

080005c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b094      	sub	sp, #80	; 0x50
 80005c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005c6:	f107 0320 	add.w	r3, r7, #32
 80005ca:	2230      	movs	r2, #48	; 0x30
 80005cc:	2100      	movs	r1, #0
 80005ce:	4618      	mov	r0, r3
 80005d0:	f002 fcfe 	bl	8002fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005d4:	f107 030c 	add.w	r3, r7, #12
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	605a      	str	r2, [r3, #4]
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	60da      	str	r2, [r3, #12]
 80005e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e4:	2300      	movs	r3, #0
 80005e6:	60bb      	str	r3, [r7, #8]
 80005e8:	4b23      	ldr	r3, [pc, #140]	; (8000678 <SystemClock_Config+0xb8>)
 80005ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005ec:	4a22      	ldr	r2, [pc, #136]	; (8000678 <SystemClock_Config+0xb8>)
 80005ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005f2:	6413      	str	r3, [r2, #64]	; 0x40
 80005f4:	4b20      	ldr	r3, [pc, #128]	; (8000678 <SystemClock_Config+0xb8>)
 80005f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000600:	2300      	movs	r3, #0
 8000602:	607b      	str	r3, [r7, #4]
 8000604:	4b1d      	ldr	r3, [pc, #116]	; (800067c <SystemClock_Config+0xbc>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a1c      	ldr	r2, [pc, #112]	; (800067c <SystemClock_Config+0xbc>)
 800060a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800060e:	6013      	str	r3, [r2, #0]
 8000610:	4b1a      	ldr	r3, [pc, #104]	; (800067c <SystemClock_Config+0xbc>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000618:	607b      	str	r3, [r7, #4]
 800061a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800061c:	2302      	movs	r3, #2
 800061e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000620:	2301      	movs	r3, #1
 8000622:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000624:	2310      	movs	r3, #16
 8000626:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000628:	2300      	movs	r3, #0
 800062a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800062c:	f107 0320 	add.w	r3, r7, #32
 8000630:	4618      	mov	r0, r3
 8000632:	f001 f8f3 	bl	800181c <HAL_RCC_OscConfig>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800063c:	f000 f8f8 	bl	8000830 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000640:	230f      	movs	r3, #15
 8000642:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000644:	2300      	movs	r3, #0
 8000646:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800064c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000650:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000652:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000656:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f001 fb54 	bl	8001d0c <HAL_RCC_ClockConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0xae>
  {
    Error_Handler();
 800066a:	f000 f8e1 	bl	8000830 <Error_Handler>
  }
}
 800066e:	bf00      	nop
 8000670:	3750      	adds	r7, #80	; 0x50
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40023800 	.word	0x40023800
 800067c:	40007000 	.word	0x40007000

08000680 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000684:	4b15      	ldr	r3, [pc, #84]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 8000686:	4a16      	ldr	r2, [pc, #88]	; (80006e0 <MX_USART1_UART_Init+0x60>)
 8000688:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800068a:	4b14      	ldr	r3, [pc, #80]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 800068c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000690:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000692:	4b12      	ldr	r3, [pc, #72]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000698:	4b10      	ldr	r3, [pc, #64]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800069e:	4b0f      	ldr	r3, [pc, #60]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80006a4:	4b0d      	ldr	r3, [pc, #52]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 80006a6:	220c      	movs	r2, #12
 80006a8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006aa:	4b0c      	ldr	r3, [pc, #48]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80006b0:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006b6:	4809      	ldr	r0, [pc, #36]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 80006b8:	f001 fcf8 	bl	80020ac <HAL_UART_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006c2:	f000 f8b5 	bl	8000830 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE); //turn on rx interrupt forever
 80006c6:	4b05      	ldr	r3, [pc, #20]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	68da      	ldr	r2, [r3, #12]
 80006cc:	4b03      	ldr	r3, [pc, #12]	; (80006dc <MX_USART1_UART_Init+0x5c>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f042 0220 	orr.w	r2, r2, #32
 80006d4:	60da      	str	r2, [r3, #12]
  //tx interrupt is enabled in send_usart_message() insead.
  //__HAL_UART_ENABLE_IT(&huart1, UART_IT_TXE); //turn on tx interrupt forever
  /* USER CODE END USART1_Init 2 */

}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	200000c8 	.word	0x200000c8
 80006e0:	40011000 	.word	0x40011000

080006e4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006e8:	4b15      	ldr	r3, [pc, #84]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 80006ea:	4a16      	ldr	r2, [pc, #88]	; (8000744 <MX_USART2_UART_Init+0x60>)
 80006ec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006ee:	4b14      	ldr	r3, [pc, #80]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 80006f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006f4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006f6:	4b12      	ldr	r3, [pc, #72]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006fc:	4b10      	ldr	r3, [pc, #64]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000702:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000708:	4b0d      	ldr	r3, [pc, #52]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 800070a:	220c      	movs	r2, #12
 800070c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800070e:	4b0c      	ldr	r3, [pc, #48]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 8000710:	2200      	movs	r2, #0
 8000712:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000714:	4b0a      	ldr	r3, [pc, #40]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 8000716:	2200      	movs	r2, #0
 8000718:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800071a:	4809      	ldr	r0, [pc, #36]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 800071c:	f001 fcc6 	bl	80020ac <HAL_UART_Init>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000726:	f000 f883 	bl	8000830 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE); //turn on rx interrupt forever
 800072a:	4b05      	ldr	r3, [pc, #20]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	68da      	ldr	r2, [r3, #12]
 8000730:	4b03      	ldr	r3, [pc, #12]	; (8000740 <MX_USART2_UART_Init+0x5c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	f042 0220 	orr.w	r2, r2, #32
 8000738:	60da      	str	r2, [r3, #12]
  //tx interrupt is enabled in send_usart_message() insead.
  //__HAL_UART_ENABLE_IT(&huart2, UART_IT_TXE); //turn on tx interrupt forever
  /* USER CODE END USART2_Init 2 */

}
 800073a:	bf00      	nop
 800073c:	bd80      	pop	{r7, pc}
 800073e:	bf00      	nop
 8000740:	2000010c 	.word	0x2000010c
 8000744:	40004400 	.word	0x40004400

08000748 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800074e:	f107 030c 	add.w	r3, r7, #12
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
 8000756:	605a      	str	r2, [r3, #4]
 8000758:	609a      	str	r2, [r3, #8]
 800075a:	60da      	str	r2, [r3, #12]
 800075c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	60bb      	str	r3, [r7, #8]
 8000762:	4b30      	ldr	r3, [pc, #192]	; (8000824 <MX_GPIO_Init+0xdc>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000766:	4a2f      	ldr	r2, [pc, #188]	; (8000824 <MX_GPIO_Init+0xdc>)
 8000768:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800076c:	6313      	str	r3, [r2, #48]	; 0x30
 800076e:	4b2d      	ldr	r3, [pc, #180]	; (8000824 <MX_GPIO_Init+0xdc>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000772:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	4b29      	ldr	r3, [pc, #164]	; (8000824 <MX_GPIO_Init+0xdc>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000782:	4a28      	ldr	r2, [pc, #160]	; (8000824 <MX_GPIO_Init+0xdc>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6313      	str	r3, [r2, #48]	; 0x30
 800078a:	4b26      	ldr	r3, [pc, #152]	; (8000824 <MX_GPIO_Init+0xdc>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	603b      	str	r3, [r7, #0]
 800079a:	4b22      	ldr	r3, [pc, #136]	; (8000824 <MX_GPIO_Init+0xdc>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	4a21      	ldr	r2, [pc, #132]	; (8000824 <MX_GPIO_Init+0xdc>)
 80007a0:	f043 0302 	orr.w	r3, r3, #2
 80007a4:	6313      	str	r3, [r2, #48]	; 0x30
 80007a6:	4b1f      	ldr	r3, [pc, #124]	; (8000824 <MX_GPIO_Init+0xdc>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007aa:	f003 0302 	and.w	r3, r3, #2
 80007ae:	603b      	str	r3, [r7, #0]
 80007b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RES_GPIO_Port, LCD_RES_Pin, GPIO_PIN_RESET);
 80007b2:	2200      	movs	r2, #0
 80007b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b8:	481b      	ldr	r0, [pc, #108]	; (8000828 <MX_GPIO_Init+0xe0>)
 80007ba:	f001 f815 	bl	80017e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80007be:	2200      	movs	r2, #0
 80007c0:	2108      	movs	r1, #8
 80007c2:	481a      	ldr	r0, [pc, #104]	; (800082c <MX_GPIO_Init+0xe4>)
 80007c4:	f001 f810 	bl	80017e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80007c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80007cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ce:	2300      	movs	r3, #0
 80007d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d6:	f107 030c 	add.w	r3, r7, #12
 80007da:	4619      	mov	r1, r3
 80007dc:	4812      	ldr	r0, [pc, #72]	; (8000828 <MX_GPIO_Init+0xe0>)
 80007de:	f000 fe67 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin;
 80007e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007e8:	2301      	movs	r3, #1
 80007ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007ec:	2301      	movs	r3, #1
 80007ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007f0:	2303      	movs	r3, #3
 80007f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 80007f4:	f107 030c 	add.w	r3, r7, #12
 80007f8:	4619      	mov	r1, r3
 80007fa:	480b      	ldr	r0, [pc, #44]	; (8000828 <MX_GPIO_Init+0xe0>)
 80007fc:	f000 fe58 	bl	80014b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000800:	2308      	movs	r3, #8
 8000802:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000804:	2301      	movs	r3, #1
 8000806:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000808:	2300      	movs	r3, #0
 800080a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800080c:	2300      	movs	r3, #0
 800080e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000810:	f107 030c 	add.w	r3, r7, #12
 8000814:	4619      	mov	r1, r3
 8000816:	4805      	ldr	r0, [pc, #20]	; (800082c <MX_GPIO_Init+0xe4>)
 8000818:	f000 fe4a 	bl	80014b0 <HAL_GPIO_Init>

}
 800081c:	bf00      	nop
 800081e:	3720      	adds	r7, #32
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	40023800 	.word	0x40023800
 8000828:	40020000 	.word	0x40020000
 800082c:	40020400 	.word	0x40020400

08000830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000834:	b672      	cpsid	i
}
 8000836:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000838:	e7fe      	b.n	8000838 <Error_Handler+0x8>
	...

0800083c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	607b      	str	r3, [r7, #4]
 8000846:	4b10      	ldr	r3, [pc, #64]	; (8000888 <HAL_MspInit+0x4c>)
 8000848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800084a:	4a0f      	ldr	r2, [pc, #60]	; (8000888 <HAL_MspInit+0x4c>)
 800084c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000850:	6453      	str	r3, [r2, #68]	; 0x44
 8000852:	4b0d      	ldr	r3, [pc, #52]	; (8000888 <HAL_MspInit+0x4c>)
 8000854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000856:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800085a:	607b      	str	r3, [r7, #4]
 800085c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	603b      	str	r3, [r7, #0]
 8000862:	4b09      	ldr	r3, [pc, #36]	; (8000888 <HAL_MspInit+0x4c>)
 8000864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000866:	4a08      	ldr	r2, [pc, #32]	; (8000888 <HAL_MspInit+0x4c>)
 8000868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800086c:	6413      	str	r3, [r2, #64]	; 0x40
 800086e:	4b06      	ldr	r3, [pc, #24]	; (8000888 <HAL_MspInit+0x4c>)
 8000870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000876:	603b      	str	r3, [r7, #0]
 8000878:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087a:	bf00      	nop
 800087c:	370c      	adds	r7, #12
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40023800 	.word	0x40023800

0800088c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08c      	sub	sp, #48	; 0x30
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	2200      	movs	r2, #0
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	605a      	str	r2, [r3, #4]
 800089e:	609a      	str	r2, [r3, #8]
 80008a0:	60da      	str	r2, [r3, #12]
 80008a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	4a3a      	ldr	r2, [pc, #232]	; (8000994 <HAL_UART_MspInit+0x108>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d135      	bne.n	800091a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	61bb      	str	r3, [r7, #24]
 80008b2:	4b39      	ldr	r3, [pc, #228]	; (8000998 <HAL_UART_MspInit+0x10c>)
 80008b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b6:	4a38      	ldr	r2, [pc, #224]	; (8000998 <HAL_UART_MspInit+0x10c>)
 80008b8:	f043 0310 	orr.w	r3, r3, #16
 80008bc:	6453      	str	r3, [r2, #68]	; 0x44
 80008be:	4b36      	ldr	r3, [pc, #216]	; (8000998 <HAL_UART_MspInit+0x10c>)
 80008c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c2:	f003 0310 	and.w	r3, r3, #16
 80008c6:	61bb      	str	r3, [r7, #24]
 80008c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	617b      	str	r3, [r7, #20]
 80008ce:	4b32      	ldr	r3, [pc, #200]	; (8000998 <HAL_UART_MspInit+0x10c>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	4a31      	ldr	r2, [pc, #196]	; (8000998 <HAL_UART_MspInit+0x10c>)
 80008d4:	f043 0301 	orr.w	r3, r3, #1
 80008d8:	6313      	str	r3, [r2, #48]	; 0x30
 80008da:	4b2f      	ldr	r3, [pc, #188]	; (8000998 <HAL_UART_MspInit+0x10c>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008de:	f003 0301 	and.w	r3, r3, #1
 80008e2:	617b      	str	r3, [r7, #20]
 80008e4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008e6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ec:	2302      	movs	r3, #2
 80008ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008f4:	2303      	movs	r3, #3
 80008f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008f8:	2307      	movs	r3, #7
 80008fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	4619      	mov	r1, r3
 8000902:	4826      	ldr	r0, [pc, #152]	; (800099c <HAL_UART_MspInit+0x110>)
 8000904:	f000 fdd4 	bl	80014b0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000908:	2200      	movs	r2, #0
 800090a:	2100      	movs	r1, #0
 800090c:	2025      	movs	r0, #37	; 0x25
 800090e:	f000 fd06 	bl	800131e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000912:	2025      	movs	r0, #37	; 0x25
 8000914:	f000 fd1f 	bl	8001356 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000918:	e038      	b.n	800098c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a20      	ldr	r2, [pc, #128]	; (80009a0 <HAL_UART_MspInit+0x114>)
 8000920:	4293      	cmp	r3, r2
 8000922:	d133      	bne.n	800098c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000924:	2300      	movs	r3, #0
 8000926:	613b      	str	r3, [r7, #16]
 8000928:	4b1b      	ldr	r3, [pc, #108]	; (8000998 <HAL_UART_MspInit+0x10c>)
 800092a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092c:	4a1a      	ldr	r2, [pc, #104]	; (8000998 <HAL_UART_MspInit+0x10c>)
 800092e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000932:	6413      	str	r3, [r2, #64]	; 0x40
 8000934:	4b18      	ldr	r3, [pc, #96]	; (8000998 <HAL_UART_MspInit+0x10c>)
 8000936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000938:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800093c:	613b      	str	r3, [r7, #16]
 800093e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000940:	2300      	movs	r3, #0
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	4b14      	ldr	r3, [pc, #80]	; (8000998 <HAL_UART_MspInit+0x10c>)
 8000946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000948:	4a13      	ldr	r2, [pc, #76]	; (8000998 <HAL_UART_MspInit+0x10c>)
 800094a:	f043 0301 	orr.w	r3, r3, #1
 800094e:	6313      	str	r3, [r2, #48]	; 0x30
 8000950:	4b11      	ldr	r3, [pc, #68]	; (8000998 <HAL_UART_MspInit+0x10c>)
 8000952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000954:	f003 0301 	and.w	r3, r3, #1
 8000958:	60fb      	str	r3, [r7, #12]
 800095a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800095c:	230c      	movs	r3, #12
 800095e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000960:	2302      	movs	r3, #2
 8000962:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000968:	2303      	movs	r3, #3
 800096a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800096c:	2307      	movs	r3, #7
 800096e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000970:	f107 031c 	add.w	r3, r7, #28
 8000974:	4619      	mov	r1, r3
 8000976:	4809      	ldr	r0, [pc, #36]	; (800099c <HAL_UART_MspInit+0x110>)
 8000978:	f000 fd9a 	bl	80014b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800097c:	2200      	movs	r2, #0
 800097e:	2100      	movs	r1, #0
 8000980:	2026      	movs	r0, #38	; 0x26
 8000982:	f000 fccc 	bl	800131e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000986:	2026      	movs	r0, #38	; 0x26
 8000988:	f000 fce5 	bl	8001356 <HAL_NVIC_EnableIRQ>
}
 800098c:	bf00      	nop
 800098e:	3730      	adds	r7, #48	; 0x30
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	40011000 	.word	0x40011000
 8000998:	40023800 	.word	0x40023800
 800099c:	40020000 	.word	0x40020000
 80009a0:	40004400 	.word	0x40004400

080009a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009a8:	e7fe      	b.n	80009a8 <NMI_Handler+0x4>

080009aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ae:	e7fe      	b.n	80009ae <HardFault_Handler+0x4>

080009b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009b4:	e7fe      	b.n	80009b4 <MemManage_Handler+0x4>

080009b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009b6:	b480      	push	{r7}
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ba:	e7fe      	b.n	80009ba <BusFault_Handler+0x4>

080009bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009c0:	e7fe      	b.n	80009c0 <UsageFault_Handler+0x4>

080009c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009f0:	f000 fb76 	bl	80010e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009f4:	bf00      	nop
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b082      	sub	sp, #8
 80009fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  static int ledVal = 0;
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, ledVal);
 80009fe:	4b24      	ldr	r3, [pc, #144]	; (8000a90 <USART1_IRQHandler+0x98>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	461a      	mov	r2, r3
 8000a06:	2108      	movs	r1, #8
 8000a08:	4822      	ldr	r0, [pc, #136]	; (8000a94 <USART1_IRQHandler+0x9c>)
 8000a0a:	f000 feed 	bl	80017e8 <HAL_GPIO_WritePin>
  ledVal = !ledVal;
 8000a0e:	4b20      	ldr	r3, [pc, #128]	; (8000a90 <USART1_IRQHandler+0x98>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	bf0c      	ite	eq
 8000a16:	2301      	moveq	r3, #1
 8000a18:	2300      	movne	r3, #0
 8000a1a:	b2db      	uxtb	r3, r3
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b1c      	ldr	r3, [pc, #112]	; (8000a90 <USART1_IRQHandler+0x98>)
 8000a20:	601a      	str	r2, [r3, #0]
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000a22:	481d      	ldr	r0, [pc, #116]	; (8000a98 <USART1_IRQHandler+0xa0>)
 8000a24:	f001 fc22 	bl	800226c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  volatile unsigned int IIR;
  IIR = USART1->SR;
 8000a28:	4b1c      	ldr	r3, [pc, #112]	; (8000a9c <USART1_IRQHandler+0xa4>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	603b      	str	r3, [r7, #0]
  if(IIR & UART_FLAG_RXNE){
 8000a2e:	683b      	ldr	r3, [r7, #0]
 8000a30:	f003 0320 	and.w	r3, r3, #32
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d009      	beq.n	8000a4c <USART1_IRQHandler+0x54>
  		//Read Data Register Not Empty
  		char t = USART1->DR; // the character from the USART1 data register is saved in t
 8000a38:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <USART1_IRQHandler+0xa4>)
 8000a3a:	685b      	ldr	r3, [r3, #4]
 8000a3c:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,DBG_UART);
 8000a3e:	4b18      	ldr	r3, [pc, #96]	; (8000aa0 <USART1_IRQHandler+0xa8>)
 8000a40:	681a      	ldr	r2, [r3, #0]
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	4611      	mov	r1, r2
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 f93c 	bl	8000cc4 <put_in_rx_buffer>
      }
  if(IIR & UART_FLAG_TXE){
 8000a4c:	683b      	ldr	r3, [r7, #0]
 8000a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d018      	beq.n	8000a88 <USART1_IRQHandler+0x90>
  		if(wr_pointer_dbg==rd_pointer_dbg){
 8000a56:	4b13      	ldr	r3, [pc, #76]	; (8000aa4 <USART1_IRQHandler+0xac>)
 8000a58:	681a      	ldr	r2, [r3, #0]
 8000a5a:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <USART1_IRQHandler+0xb0>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d108      	bne.n	8000a74 <USART1_IRQHandler+0x7c>
  			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE); //whole message transmitted
 8000a62:	4b0d      	ldr	r3, [pc, #52]	; (8000a98 <USART1_IRQHandler+0xa0>)
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	68da      	ldr	r2, [r3, #12]
 8000a68:	4b0b      	ldr	r3, [pc, #44]	; (8000a98 <USART1_IRQHandler+0xa0>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a70:	60da      	str	r2, [r3, #12]
  		}
  	}


  /* USER CODE END USART1_IRQn 1 */
}
 8000a72:	e009      	b.n	8000a88 <USART1_IRQHandler+0x90>
  			DBG_UART->DR = get_from_tx_buffer(DBG_UART);
 8000a74:	4b0a      	ldr	r3, [pc, #40]	; (8000aa0 <USART1_IRQHandler+0xa8>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4618      	mov	r0, r3
 8000a7a:	f000 f975 	bl	8000d68 <get_from_tx_buffer>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	461a      	mov	r2, r3
 8000a82:	4b07      	ldr	r3, [pc, #28]	; (8000aa0 <USART1_IRQHandler+0xa8>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
}
 8000a88:	bf00      	nop
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	20000094 	.word	0x20000094
 8000a94:	40020400 	.word	0x40020400
 8000a98:	200000c8 	.word	0x200000c8
 8000a9c:	40011000 	.word	0x40011000
 8000aa0:	20000008 	.word	0x20000008
 8000aa4:	200000a8 	.word	0x200000a8
 8000aa8:	200000a4 	.word	0x200000a4

08000aac <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000ab2:	481b      	ldr	r0, [pc, #108]	; (8000b20 <USART2_IRQHandler+0x74>)
 8000ab4:	f001 fbda 	bl	800226c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  volatile unsigned int IIR;
  	IIR=USART2->SR;
 8000ab8:	4b1a      	ldr	r3, [pc, #104]	; (8000b24 <USART2_IRQHandler+0x78>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	603b      	str	r3, [r7, #0]
    if(IIR & UART_FLAG_RXNE){
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	f003 0320 	and.w	r3, r3, #32
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d009      	beq.n	8000adc <USART2_IRQHandler+0x30>
  		// check if the USART6 receive interrupt flag was set
  		char t = USART2->DR; // the character from the USART1 data register is saved in t
 8000ac8:	4b16      	ldr	r3, [pc, #88]	; (8000b24 <USART2_IRQHandler+0x78>)
 8000aca:	685b      	ldr	r3, [r3, #4]
 8000acc:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,RS485_UART);
 8000ace:	4b16      	ldr	r3, [pc, #88]	; (8000b28 <USART2_IRQHandler+0x7c>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	4611      	mov	r1, r2
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 f8f4 	bl	8000cc4 <put_in_rx_buffer>
      }
  	if(IIR & UART_FLAG_TXE){
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d017      	beq.n	8000b16 <USART2_IRQHandler+0x6a>
  		if(wr_pointer_rs485==rd_pointer_rs485){
 8000ae6:	4b11      	ldr	r3, [pc, #68]	; (8000b2c <USART2_IRQHandler+0x80>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <USART2_IRQHandler+0x84>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d108      	bne.n	8000b04 <USART2_IRQHandler+0x58>
  			__HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
 8000af2:	4b0b      	ldr	r3, [pc, #44]	; (8000b20 <USART2_IRQHandler+0x74>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	68da      	ldr	r2, [r3, #12]
 8000af8:	4b09      	ldr	r3, [pc, #36]	; (8000b20 <USART2_IRQHandler+0x74>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000b00:	60da      	str	r2, [r3, #12]
  		else{
  			USART2->DR = get_from_tx_buffer(RS485_UART);
  		}
  	}
  /* USER CODE END USART2_IRQn 1 */
}
 8000b02:	e008      	b.n	8000b16 <USART2_IRQHandler+0x6a>
  			USART2->DR = get_from_tx_buffer(RS485_UART);
 8000b04:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <USART2_IRQHandler+0x7c>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f000 f92d 	bl	8000d68 <get_from_tx_buffer>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	461a      	mov	r2, r3
 8000b12:	4b04      	ldr	r3, [pc, #16]	; (8000b24 <USART2_IRQHandler+0x78>)
 8000b14:	605a      	str	r2, [r3, #4]
}
 8000b16:	bf00      	nop
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	2000010c 	.word	0x2000010c
 8000b24:	40004400 	.word	0x40004400
 8000b28:	20000004 	.word	0x20000004
 8000b2c:	200000a0 	.word	0x200000a0
 8000b30:	2000009c 	.word	0x2000009c

08000b34 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]
 8000b44:	e00a      	b.n	8000b5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b46:	f3af 8000 	nop.w
 8000b4a:	4601      	mov	r1, r0
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	1c5a      	adds	r2, r3, #1
 8000b50:	60ba      	str	r2, [r7, #8]
 8000b52:	b2ca      	uxtb	r2, r1
 8000b54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b56:	697b      	ldr	r3, [r7, #20]
 8000b58:	3301      	adds	r3, #1
 8000b5a:	617b      	str	r3, [r7, #20]
 8000b5c:	697a      	ldr	r2, [r7, #20]
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	dbf0      	blt.n	8000b46 <_read+0x12>
	}

return len;
 8000b64:	687b      	ldr	r3, [r7, #4]
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3718      	adds	r7, #24
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}

08000b6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b6e:	b580      	push	{r7, lr}
 8000b70:	b086      	sub	sp, #24
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	60f8      	str	r0, [r7, #12]
 8000b76:	60b9      	str	r1, [r7, #8]
 8000b78:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	617b      	str	r3, [r7, #20]
 8000b7e:	e009      	b.n	8000b94 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b80:	68bb      	ldr	r3, [r7, #8]
 8000b82:	1c5a      	adds	r2, r3, #1
 8000b84:	60ba      	str	r2, [r7, #8]
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f000 f889 	bl	8000ca0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	3301      	adds	r3, #1
 8000b92:	617b      	str	r3, [r7, #20]
 8000b94:	697a      	ldr	r2, [r7, #20]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	429a      	cmp	r2, r3
 8000b9a:	dbf1      	blt.n	8000b80 <_write+0x12>
	}
	return len;
 8000b9c:	687b      	ldr	r3, [r7, #4]
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3718      	adds	r7, #24
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}

08000ba6 <_close>:

int _close(int file)
{
 8000ba6:	b480      	push	{r7}
 8000ba8:	b083      	sub	sp, #12
 8000baa:	af00      	add	r7, sp, #0
 8000bac:	6078      	str	r0, [r7, #4]
	return -1;
 8000bae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	370c      	adds	r7, #12
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	b083      	sub	sp, #12
 8000bc2:	af00      	add	r7, sp, #0
 8000bc4:	6078      	str	r0, [r7, #4]
 8000bc6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bce:	605a      	str	r2, [r3, #4]
	return 0;
 8000bd0:	2300      	movs	r3, #0
}
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bdc:	4770      	bx	lr

08000bde <_isatty>:

int _isatty(int file)
{
 8000bde:	b480      	push	{r7}
 8000be0:	b083      	sub	sp, #12
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	6078      	str	r0, [r7, #4]
	return 1;
 8000be6:	2301      	movs	r3, #1
}
 8000be8:	4618      	mov	r0, r3
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr

08000bf4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	b085      	sub	sp, #20
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	60f8      	str	r0, [r7, #12]
 8000bfc:	60b9      	str	r1, [r7, #8]
 8000bfe:	607a      	str	r2, [r7, #4]
	return 0;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3714      	adds	r7, #20
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
	...

08000c10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c18:	4a14      	ldr	r2, [pc, #80]	; (8000c6c <_sbrk+0x5c>)
 8000c1a:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <_sbrk+0x60>)
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c24:	4b13      	ldr	r3, [pc, #76]	; (8000c74 <_sbrk+0x64>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d102      	bne.n	8000c32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c2c:	4b11      	ldr	r3, [pc, #68]	; (8000c74 <_sbrk+0x64>)
 8000c2e:	4a12      	ldr	r2, [pc, #72]	; (8000c78 <_sbrk+0x68>)
 8000c30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <_sbrk+0x64>)
 8000c34:	681a      	ldr	r2, [r3, #0]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	4413      	add	r3, r2
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d207      	bcs.n	8000c50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c40:	f002 f99c 	bl	8002f7c <__errno>
 8000c44:	4603      	mov	r3, r0
 8000c46:	220c      	movs	r2, #12
 8000c48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c4e:	e009      	b.n	8000c64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c50:	4b08      	ldr	r3, [pc, #32]	; (8000c74 <_sbrk+0x64>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c56:	4b07      	ldr	r3, [pc, #28]	; (8000c74 <_sbrk+0x64>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	4a05      	ldr	r2, [pc, #20]	; (8000c74 <_sbrk+0x64>)
 8000c60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c62:	68fb      	ldr	r3, [r7, #12]
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3718      	adds	r7, #24
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}
 8000c6c:	20020000 	.word	0x20020000
 8000c70:	00000400 	.word	0x00000400
 8000c74:	20000098 	.word	0x20000098
 8000c78:	20003ef0 	.word	0x20003ef0

08000c7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c80:	4b06      	ldr	r3, [pc, #24]	; (8000c9c <SystemInit+0x20>)
 8000c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c86:	4a05      	ldr	r2, [pc, #20]	; (8000c9c <SystemInit+0x20>)
 8000c88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

//redirect printf to uart1.
PUTCHAR_PROTOTYPE{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xffff);
 8000ca8:	1d39      	adds	r1, r7, #4
 8000caa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000cae:	2201      	movs	r2, #1
 8000cb0:	4803      	ldr	r0, [pc, #12]	; (8000cc0 <__io_putchar+0x20>)
 8000cb2:	f001 fa48 	bl	8002146 <HAL_UART_Transmit>
	return ch;
 8000cb6:	687b      	ldr	r3, [r7, #4]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	200000c8 	.word	0x200000c8

08000cc4 <put_in_rx_buffer>:

void put_in_rx_buffer(char data, USART_TypeDef* USARTx)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b083      	sub	sp, #12
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	6039      	str	r1, [r7, #0]
 8000cce:	71fb      	strb	r3, [r7, #7]
	if(USARTx == DBG_UART)
 8000cd0:	4b1d      	ldr	r3, [pc, #116]	; (8000d48 <put_in_rx_buffer+0x84>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	683a      	ldr	r2, [r7, #0]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d114      	bne.n	8000d04 <put_in_rx_buffer+0x40>
	{
		if(SIO_RBUFLEN_DBG>=LEN_RX_BUFFER_DBG)
 8000cda:	4b1c      	ldr	r3, [pc, #112]	; (8000d4c <put_in_rx_buffer+0x88>)
 8000cdc:	681a      	ldr	r2, [r3, #0]
 8000cde:	4b1c      	ldr	r3, [pc, #112]	; (8000d50 <put_in_rx_buffer+0x8c>)
 8000ce0:	681b      	ldr	r3, [r3, #0]
 8000ce2:	1ad3      	subs	r3, r2, r3
 8000ce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000ce8:	d226      	bcs.n	8000d38 <put_in_rx_buffer+0x74>
			{
				return;
			}
		rx_buffer_dbg[wr_pointer_rx_dbg & (LEN_RX_BUFFER_DBG - 1)]=data;
 8000cea:	4b18      	ldr	r3, [pc, #96]	; (8000d4c <put_in_rx_buffer+0x88>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000cf2:	4918      	ldr	r1, [pc, #96]	; (8000d54 <put_in_rx_buffer+0x90>)
 8000cf4:	79fa      	ldrb	r2, [r7, #7]
 8000cf6:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_dbg++;
 8000cf8:	4b14      	ldr	r3, [pc, #80]	; (8000d4c <put_in_rx_buffer+0x88>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	4a13      	ldr	r2, [pc, #76]	; (8000d4c <put_in_rx_buffer+0x88>)
 8000d00:	6013      	str	r3, [r2, #0]
 8000d02:	e01c      	b.n	8000d3e <put_in_rx_buffer+0x7a>
	}
	else if(USARTx == RS485_UART)
 8000d04:	4b14      	ldr	r3, [pc, #80]	; (8000d58 <put_in_rx_buffer+0x94>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	683a      	ldr	r2, [r7, #0]
 8000d0a:	429a      	cmp	r2, r3
 8000d0c:	d117      	bne.n	8000d3e <put_in_rx_buffer+0x7a>
	{
		if(SIO_RBUFLEN_RS485>=LEN_RX_BUFFER_RS485)
 8000d0e:	4b13      	ldr	r3, [pc, #76]	; (8000d5c <put_in_rx_buffer+0x98>)
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	4b13      	ldr	r3, [pc, #76]	; (8000d60 <put_in_rx_buffer+0x9c>)
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	1ad3      	subs	r3, r2, r3
 8000d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d1c:	d20e      	bcs.n	8000d3c <put_in_rx_buffer+0x78>
			{
				return;
			}
		rx_buffer_rs485[wr_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485 - 1)]=data;
 8000d1e:	4b0f      	ldr	r3, [pc, #60]	; (8000d5c <put_in_rx_buffer+0x98>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d26:	490f      	ldr	r1, [pc, #60]	; (8000d64 <put_in_rx_buffer+0xa0>)
 8000d28:	79fa      	ldrb	r2, [r7, #7]
 8000d2a:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_rs485++;
 8000d2c:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <put_in_rx_buffer+0x98>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	3301      	adds	r3, #1
 8000d32:	4a0a      	ldr	r2, [pc, #40]	; (8000d5c <put_in_rx_buffer+0x98>)
 8000d34:	6013      	str	r3, [r2, #0]
 8000d36:	e002      	b.n	8000d3e <put_in_rx_buffer+0x7a>
				return;
 8000d38:	bf00      	nop
 8000d3a:	e000      	b.n	8000d3e <put_in_rx_buffer+0x7a>
				return;
 8000d3c:	bf00      	nop
	}
}
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	20000008 	.word	0x20000008
 8000d4c:	200000b8 	.word	0x200000b8
 8000d50:	200000b4 	.word	0x200000b4
 8000d54:	20001a58 	.word	0x20001a58
 8000d58:	20000004 	.word	0x20000004
 8000d5c:	200000b0 	.word	0x200000b0
 8000d60:	200000ac 	.word	0x200000ac
 8000d64:	20000250 	.word	0x20000250

08000d68 <get_from_tx_buffer>:
		tx_buffer_dbg[wr_pointer_dbg & (LEN_TX_BUFFER_DBG - 1)]=data;
		wr_pointer_dbg++;
	}
}
char get_from_tx_buffer(USART_TypeDef* USARTx)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 8000d70:	4b14      	ldr	r3, [pc, #80]	; (8000dc4 <get_from_tx_buffer+0x5c>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	687a      	ldr	r2, [r7, #4]
 8000d76:	429a      	cmp	r2, r3
 8000d78:	d10c      	bne.n	8000d94 <get_from_tx_buffer+0x2c>
	{

		data=tx_buffer_rs485[rd_pointer_rs485 & (LEN_TX_BUFFER_RS485-1)];
 8000d7a:	4b13      	ldr	r3, [pc, #76]	; (8000dc8 <get_from_tx_buffer+0x60>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d82:	4a12      	ldr	r2, [pc, #72]	; (8000dcc <get_from_tx_buffer+0x64>)
 8000d84:	5cd3      	ldrb	r3, [r2, r3]
 8000d86:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rs485++;
 8000d88:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <get_from_tx_buffer+0x60>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	4a0e      	ldr	r2, [pc, #56]	; (8000dc8 <get_from_tx_buffer+0x60>)
 8000d90:	6013      	str	r3, [r2, #0]
 8000d92:	e010      	b.n	8000db6 <get_from_tx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8000d94:	4b0e      	ldr	r3, [pc, #56]	; (8000dd0 <get_from_tx_buffer+0x68>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	687a      	ldr	r2, [r7, #4]
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d10b      	bne.n	8000db6 <get_from_tx_buffer+0x4e>
	{

		data=tx_buffer_dbg[rd_pointer_dbg & (LEN_TX_BUFFER_DBG-1)];
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	; (8000dd4 <get_from_tx_buffer+0x6c>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000da6:	4a0c      	ldr	r2, [pc, #48]	; (8000dd8 <get_from_tx_buffer+0x70>)
 8000da8:	5cd3      	ldrb	r3, [r2, r3]
 8000daa:	73fb      	strb	r3, [r7, #15]
		rd_pointer_dbg++;
 8000dac:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <get_from_tx_buffer+0x6c>)
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	3301      	adds	r3, #1
 8000db2:	4a08      	ldr	r2, [pc, #32]	; (8000dd4 <get_from_tx_buffer+0x6c>)
 8000db4:	6013      	str	r3, [r2, #0]
	}
	return data;
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	3714      	adds	r7, #20
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	20000004 	.word	0x20000004
 8000dc8:	2000009c 	.word	0x2000009c
 8000dcc:	20000650 	.word	0x20000650
 8000dd0:	20000008 	.word	0x20000008
 8000dd4:	200000a4 	.word	0x200000a4
 8000dd8:	20003a58 	.word	0x20003a58

08000ddc <get_from_rx_buffer>:
char get_from_rx_buffer(USART_TypeDef* USARTx)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 8000de4:	4b14      	ldr	r3, [pc, #80]	; (8000e38 <get_from_rx_buffer+0x5c>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	687a      	ldr	r2, [r7, #4]
 8000dea:	429a      	cmp	r2, r3
 8000dec:	d10c      	bne.n	8000e08 <get_from_rx_buffer+0x2c>
	{

		data=rx_buffer_rs485[rd_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485-1)];
 8000dee:	4b13      	ldr	r3, [pc, #76]	; (8000e3c <get_from_rx_buffer+0x60>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000df6:	4a12      	ldr	r2, [pc, #72]	; (8000e40 <get_from_rx_buffer+0x64>)
 8000df8:	5cd3      	ldrb	r3, [r2, r3]
 8000dfa:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rx_rs485++;
 8000dfc:	4b0f      	ldr	r3, [pc, #60]	; (8000e3c <get_from_rx_buffer+0x60>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	3301      	adds	r3, #1
 8000e02:	4a0e      	ldr	r2, [pc, #56]	; (8000e3c <get_from_rx_buffer+0x60>)
 8000e04:	6013      	str	r3, [r2, #0]
 8000e06:	e010      	b.n	8000e2a <get_from_rx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8000e08:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <get_from_rx_buffer+0x68>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	687a      	ldr	r2, [r7, #4]
 8000e0e:	429a      	cmp	r2, r3
 8000e10:	d10b      	bne.n	8000e2a <get_from_rx_buffer+0x4e>
	{

		data=rx_buffer_dbg[rd_pointer_rx_dbg & (LEN_RX_BUFFER_DBG-1)];
 8000e12:	4b0d      	ldr	r3, [pc, #52]	; (8000e48 <get_from_rx_buffer+0x6c>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000e1a:	4a0c      	ldr	r2, [pc, #48]	; (8000e4c <get_from_rx_buffer+0x70>)
 8000e1c:	5cd3      	ldrb	r3, [r2, r3]
 8000e1e:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rx_dbg++;
 8000e20:	4b09      	ldr	r3, [pc, #36]	; (8000e48 <get_from_rx_buffer+0x6c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	3301      	adds	r3, #1
 8000e26:	4a08      	ldr	r2, [pc, #32]	; (8000e48 <get_from_rx_buffer+0x6c>)
 8000e28:	6013      	str	r3, [r2, #0]
	}
	return data;
 8000e2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	3714      	adds	r7, #20
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	20000004 	.word	0x20000004
 8000e3c:	200000ac 	.word	0x200000ac
 8000e40:	20000250 	.word	0x20000250
 8000e44:	20000008 	.word	0x20000008
 8000e48:	200000b4 	.word	0x200000b4
 8000e4c:	20001a58 	.word	0x20001a58

08000e50 <usart_message_ready>:

	return 0;
}
//**************************************************************************************
char usart_message_ready(USART_TypeDef* USARTx, char delimiter)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b085      	sub	sp, #20
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	460b      	mov	r3, r1
 8000e5a:	70fb      	strb	r3, [r7, #3]
	if (USARTx == DBG_UART)
 8000e5c:	4b1f      	ldr	r3, [pc, #124]	; (8000edc <usart_message_ready+0x8c>)
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	687a      	ldr	r2, [r7, #4]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d117      	bne.n	8000e96 <usart_message_ready+0x46>
	{
		unsigned long tail = rd_pointer_rx_dbg;
 8000e66:	4b1e      	ldr	r3, [pc, #120]	; (8000ee0 <usart_message_ready+0x90>)
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	60fb      	str	r3, [r7, #12]

		while ((wr_pointer_rx_dbg - tail) != 0)
 8000e6c:	e00d      	b.n	8000e8a <usart_message_ready+0x3a>
		{
			if (rx_buffer_dbg[tail & (LEN_RX_BUFFER_DBG - 1)] == delimiter)
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000e74:	4a1b      	ldr	r2, [pc, #108]	; (8000ee4 <usart_message_ready+0x94>)
 8000e76:	5cd3      	ldrb	r3, [r2, r3]
 8000e78:	b2db      	uxtb	r3, r3
 8000e7a:	78fa      	ldrb	r2, [r7, #3]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d101      	bne.n	8000e84 <usart_message_ready+0x34>
				return 1;
 8000e80:	2301      	movs	r3, #1
 8000e82:	e025      	b.n	8000ed0 <usart_message_ready+0x80>
			++tail;
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	3301      	adds	r3, #1
 8000e88:	60fb      	str	r3, [r7, #12]
		while ((wr_pointer_rx_dbg - tail) != 0)
 8000e8a:	4b17      	ldr	r3, [pc, #92]	; (8000ee8 <usart_message_ready+0x98>)
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	68fa      	ldr	r2, [r7, #12]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d1ec      	bne.n	8000e6e <usart_message_ready+0x1e>
 8000e94:	e01b      	b.n	8000ece <usart_message_ready+0x7e>
		}
	}
	else if (USARTx == RS485_UART)
 8000e96:	4b15      	ldr	r3, [pc, #84]	; (8000eec <usart_message_ready+0x9c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	429a      	cmp	r2, r3
 8000e9e:	d116      	bne.n	8000ece <usart_message_ready+0x7e>
	{
		unsigned long tail = rd_pointer_rx_rs485;
 8000ea0:	4b13      	ldr	r3, [pc, #76]	; (8000ef0 <usart_message_ready+0xa0>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	60bb      	str	r3, [r7, #8]

		while ((wr_pointer_rx_rs485 - tail) != 0)
 8000ea6:	e00d      	b.n	8000ec4 <usart_message_ready+0x74>
		{
			if (rx_buffer_rs485[tail & (LEN_RX_BUFFER_RS485 - 1)] == delimiter)
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000eae:	4a11      	ldr	r2, [pc, #68]	; (8000ef4 <usart_message_ready+0xa4>)
 8000eb0:	5cd3      	ldrb	r3, [r2, r3]
 8000eb2:	b2db      	uxtb	r3, r3
 8000eb4:	78fa      	ldrb	r2, [r7, #3]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d101      	bne.n	8000ebe <usart_message_ready+0x6e>
				return 1;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e008      	b.n	8000ed0 <usart_message_ready+0x80>
			++tail;
 8000ebe:	68bb      	ldr	r3, [r7, #8]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
		while ((wr_pointer_rx_rs485 - tail) != 0)
 8000ec4:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <usart_message_ready+0xa8>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	68ba      	ldr	r2, [r7, #8]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d1ec      	bne.n	8000ea8 <usart_message_ready+0x58>
		}
	}
	return 0;
 8000ece:	2300      	movs	r3, #0
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3714      	adds	r7, #20
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	20000008 	.word	0x20000008
 8000ee0:	200000b4 	.word	0x200000b4
 8000ee4:	20001a58 	.word	0x20001a58
 8000ee8:	200000b8 	.word	0x200000b8
 8000eec:	20000004 	.word	0x20000004
 8000ef0:	200000ac 	.word	0x200000ac
 8000ef4:	20000250 	.word	0x20000250
 8000ef8:	200000b0 	.word	0x200000b0

08000efc <read_usart_message>:
/*
 * Reads message from specified uart rx buffer into @dst until @delimiter character is encountered.
 * Returns: number of characters read if successful, zero when there is no message ready to be read.
 */
unsigned int read_usart_message(char* dst, USART_TypeDef* USARTx, int max_len, char delimiter)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
 8000f08:	70fb      	strb	r3, [r7, #3]
	if (usart_message_ready(USARTx,delimiter))
 8000f0a:	78fb      	ldrb	r3, [r7, #3]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	68b8      	ldr	r0, [r7, #8]
 8000f10:	f7ff ff9e 	bl	8000e50 <usart_message_ready>
 8000f14:	4603      	mov	r3, r0
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d018      	beq.n	8000f4c <read_usart_message+0x50>
	{
		int nr = 0;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	617b      	str	r3, [r7, #20]
		do
		{
			*dst = get_from_rx_buffer(USARTx);
 8000f1e:	68b8      	ldr	r0, [r7, #8]
 8000f20:	f7ff ff5c 	bl	8000ddc <get_from_rx_buffer>
 8000f24:	4603      	mov	r3, r0
 8000f26:	461a      	mov	r2, r3
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	701a      	strb	r2, [r3, #0]
			++nr;
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	3301      	adds	r3, #1
 8000f30:	617b      	str	r3, [r7, #20]
		} while (*dst++ != delimiter && nr < max_len);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	1c5a      	adds	r2, r3, #1
 8000f36:	60fa      	str	r2, [r7, #12]
 8000f38:	781b      	ldrb	r3, [r3, #0]
 8000f3a:	78fa      	ldrb	r2, [r7, #3]
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	d003      	beq.n	8000f48 <read_usart_message+0x4c>
 8000f40:	697a      	ldr	r2, [r7, #20]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	dbea      	blt.n	8000f1e <read_usart_message+0x22>

		return nr;
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	e000      	b.n	8000f4e <read_usart_message+0x52>
	}
	return 0;
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3718      	adds	r7, #24
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <uartDemoLoop>:
#include <stm32f4xx_hal.h>
#include <string.h>



void uartDemoLoop(){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b0d2      	sub	sp, #328	; 0x148
 8000f5c:	af00      	add	r7, sp, #0

	static int firstFlag = 0;

	if(firstFlag == 0){
 8000f5e:	4b1c      	ldr	r3, [pc, #112]	; (8000fd0 <uartDemoLoop+0x78>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d105      	bne.n	8000f72 <uartDemoLoop+0x1a>
		firstFlag = 1;
 8000f66:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <uartDemoLoop+0x78>)
 8000f68:	2201      	movs	r2, #1
 8000f6a:	601a      	str	r2, [r3, #0]
		printf("[UART demo] Send a string over debug uart and terminate it by ENTER (ascii 13).\r\n");
 8000f6c:	4819      	ldr	r0, [pc, #100]	; (8000fd4 <uartDemoLoop+0x7c>)
 8000f6e:	f002 f8bd 	bl	80030ec <puts>
	}

	char delimiter = 13;
 8000f72:	230d      	movs	r3, #13
 8000f74:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
	char msg[64];

	int count = read_usart_message(msg, DBG_UART, sizeof(msg), delimiter);
 8000f78:	4b17      	ldr	r3, [pc, #92]	; (8000fd8 <uartDemoLoop+0x80>)
 8000f7a:	6819      	ldr	r1, [r3, #0]
 8000f7c:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 8000f80:	f507 7080 	add.w	r0, r7, #256	; 0x100
 8000f84:	2240      	movs	r2, #64	; 0x40
 8000f86:	f7ff ffb9 	bl	8000efc <read_usart_message>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140

	if(count == 0){
 8000f90:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d103      	bne.n	8000fa0 <uartDemoLoop+0x48>
		printf("[UART demo] message not yet ready.\r\n");
 8000f98:	4810      	ldr	r0, [pc, #64]	; (8000fdc <uartDemoLoop+0x84>)
 8000f9a:	f002 f8a7 	bl	80030ec <puts>
 8000f9e:	e012      	b.n	8000fc6 <uartDemoLoop+0x6e>
		return;
	}

	printf("[UART demo] message ready!\r\n");
 8000fa0:	480f      	ldr	r0, [pc, #60]	; (8000fe0 <uartDemoLoop+0x88>)
 8000fa2:	f002 f8a3 	bl	80030ec <puts>

	msg[count-1] = 0; //null terminate received string
 8000fa6:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000faa:	3b01      	subs	r3, #1
 8000fac:	f507 72a4 	add.w	r2, r7, #328	; 0x148
 8000fb0:	4413      	add	r3, r2
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	f803 2c48 	strb.w	r2, [r3, #-72]

	char reply[256];

	sprintf(reply, "I'm sending this as a buffer instead of printf just for demonstration. The message I got was \" %s \". ", msg);
 8000fb8:	f507 7280 	add.w	r2, r7, #256	; 0x100
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	4909      	ldr	r1, [pc, #36]	; (8000fe4 <uartDemoLoop+0x8c>)
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f002 f89b 	bl	80030fc <siprintf>





}
 8000fc6:	f507 77a4 	add.w	r7, r7, #328	; 0x148
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	200000bc 	.word	0x200000bc
 8000fd4:	08004364 	.word	0x08004364
 8000fd8:	20000008 	.word	0x20000008
 8000fdc:	080043b8 	.word	0x080043b8
 8000fe0:	080043dc 	.word	0x080043dc
 8000fe4:	080043f8 	.word	0x080043f8

08000fe8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fe8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001020 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000fec:	480d      	ldr	r0, [pc, #52]	; (8001024 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000fee:	490e      	ldr	r1, [pc, #56]	; (8001028 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000ff0:	4a0e      	ldr	r2, [pc, #56]	; (800102c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ff2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ff4:	e002      	b.n	8000ffc <LoopCopyDataInit>

08000ff6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ff6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ff8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ffa:	3304      	adds	r3, #4

08000ffc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ffc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ffe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001000:	d3f9      	bcc.n	8000ff6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001002:	4a0b      	ldr	r2, [pc, #44]	; (8001030 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001004:	4c0b      	ldr	r4, [pc, #44]	; (8001034 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001008:	e001      	b.n	800100e <LoopFillZerobss>

0800100a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800100a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800100c:	3204      	adds	r2, #4

0800100e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800100e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001010:	d3fb      	bcc.n	800100a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001012:	f7ff fe33 	bl	8000c7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001016:	f001 ffb7 	bl	8002f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800101a:	f7ff faa5 	bl	8000568 <main>
  bx  lr    
 800101e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001020:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001024:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001028:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800102c:	08004520 	.word	0x08004520
  ldr r2, =_sbss
 8001030:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001034:	20003eec 	.word	0x20003eec

08001038 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001038:	e7fe      	b.n	8001038 <ADC_IRQHandler>
	...

0800103c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001040:	4b0e      	ldr	r3, [pc, #56]	; (800107c <HAL_Init+0x40>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a0d      	ldr	r2, [pc, #52]	; (800107c <HAL_Init+0x40>)
 8001046:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800104a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800104c:	4b0b      	ldr	r3, [pc, #44]	; (800107c <HAL_Init+0x40>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	4a0a      	ldr	r2, [pc, #40]	; (800107c <HAL_Init+0x40>)
 8001052:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001056:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001058:	4b08      	ldr	r3, [pc, #32]	; (800107c <HAL_Init+0x40>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a07      	ldr	r2, [pc, #28]	; (800107c <HAL_Init+0x40>)
 800105e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001062:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001064:	2003      	movs	r0, #3
 8001066:	f000 f94f 	bl	8001308 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800106a:	2000      	movs	r0, #0
 800106c:	f000 f808 	bl	8001080 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001070:	f7ff fbe4 	bl	800083c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40023c00 	.word	0x40023c00

08001080 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001088:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <HAL_InitTick+0x54>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	4b12      	ldr	r3, [pc, #72]	; (80010d8 <HAL_InitTick+0x58>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	4619      	mov	r1, r3
 8001092:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001096:	fbb3 f3f1 	udiv	r3, r3, r1
 800109a:	fbb2 f3f3 	udiv	r3, r2, r3
 800109e:	4618      	mov	r0, r3
 80010a0:	f000 f967 	bl	8001372 <HAL_SYSTICK_Config>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e00e      	b.n	80010cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	2b0f      	cmp	r3, #15
 80010b2:	d80a      	bhi.n	80010ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010b4:	2200      	movs	r2, #0
 80010b6:	6879      	ldr	r1, [r7, #4]
 80010b8:	f04f 30ff 	mov.w	r0, #4294967295
 80010bc:	f000 f92f 	bl	800131e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010c0:	4a06      	ldr	r2, [pc, #24]	; (80010dc <HAL_InitTick+0x5c>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010c6:	2300      	movs	r3, #0
 80010c8:	e000      	b.n	80010cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}
 80010d4:	20000000 	.word	0x20000000
 80010d8:	20000010 	.word	0x20000010
 80010dc:	2000000c 	.word	0x2000000c

080010e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010e0:	b480      	push	{r7}
 80010e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010e4:	4b06      	ldr	r3, [pc, #24]	; (8001100 <HAL_IncTick+0x20>)
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	461a      	mov	r2, r3
 80010ea:	4b06      	ldr	r3, [pc, #24]	; (8001104 <HAL_IncTick+0x24>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4413      	add	r3, r2
 80010f0:	4a04      	ldr	r2, [pc, #16]	; (8001104 <HAL_IncTick+0x24>)
 80010f2:	6013      	str	r3, [r2, #0]
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	20000010 	.word	0x20000010
 8001104:	20003ed8 	.word	0x20003ed8

08001108 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
  return uwTick;
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <HAL_GetTick+0x14>)
 800110e:	681b      	ldr	r3, [r3, #0]
}
 8001110:	4618      	mov	r0, r3
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	20003ed8 	.word	0x20003ed8

08001120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001128:	f7ff ffee 	bl	8001108 <HAL_GetTick>
 800112c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001138:	d005      	beq.n	8001146 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800113a:	4b0a      	ldr	r3, [pc, #40]	; (8001164 <HAL_Delay+0x44>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	461a      	mov	r2, r3
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	4413      	add	r3, r2
 8001144:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001146:	bf00      	nop
 8001148:	f7ff ffde 	bl	8001108 <HAL_GetTick>
 800114c:	4602      	mov	r2, r0
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	429a      	cmp	r2, r3
 8001156:	d8f7      	bhi.n	8001148 <HAL_Delay+0x28>
  {
  }
}
 8001158:	bf00      	nop
 800115a:	bf00      	nop
 800115c:	3710      	adds	r7, #16
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	20000010 	.word	0x20000010

08001168 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	f003 0307 	and.w	r3, r3, #7
 8001176:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001178:	4b0c      	ldr	r3, [pc, #48]	; (80011ac <__NVIC_SetPriorityGrouping+0x44>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800117e:	68ba      	ldr	r2, [r7, #8]
 8001180:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001184:	4013      	ands	r3, r2
 8001186:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001190:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001194:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001198:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119a:	4a04      	ldr	r2, [pc, #16]	; (80011ac <__NVIC_SetPriorityGrouping+0x44>)
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	60d3      	str	r3, [r2, #12]
}
 80011a0:	bf00      	nop
 80011a2:	3714      	adds	r7, #20
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000ed00 	.word	0xe000ed00

080011b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b4:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <__NVIC_GetPriorityGrouping+0x18>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	0a1b      	lsrs	r3, r3, #8
 80011ba:	f003 0307 	and.w	r3, r3, #7
}
 80011be:	4618      	mov	r0, r3
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	e000ed00 	.word	0xe000ed00

080011cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	db0b      	blt.n	80011f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	f003 021f 	and.w	r2, r3, #31
 80011e4:	4907      	ldr	r1, [pc, #28]	; (8001204 <__NVIC_EnableIRQ+0x38>)
 80011e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ea:	095b      	lsrs	r3, r3, #5
 80011ec:	2001      	movs	r0, #1
 80011ee:	fa00 f202 	lsl.w	r2, r0, r2
 80011f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011f6:	bf00      	nop
 80011f8:	370c      	adds	r7, #12
 80011fa:	46bd      	mov	sp, r7
 80011fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001200:	4770      	bx	lr
 8001202:	bf00      	nop
 8001204:	e000e100 	.word	0xe000e100

08001208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001214:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001218:	2b00      	cmp	r3, #0
 800121a:	db0a      	blt.n	8001232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	b2da      	uxtb	r2, r3
 8001220:	490c      	ldr	r1, [pc, #48]	; (8001254 <__NVIC_SetPriority+0x4c>)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	0112      	lsls	r2, r2, #4
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	440b      	add	r3, r1
 800122c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001230:	e00a      	b.n	8001248 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4908      	ldr	r1, [pc, #32]	; (8001258 <__NVIC_SetPriority+0x50>)
 8001238:	79fb      	ldrb	r3, [r7, #7]
 800123a:	f003 030f 	and.w	r3, r3, #15
 800123e:	3b04      	subs	r3, #4
 8001240:	0112      	lsls	r2, r2, #4
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	440b      	add	r3, r1
 8001246:	761a      	strb	r2, [r3, #24]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000e100 	.word	0xe000e100
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800125c:	b480      	push	{r7}
 800125e:	b089      	sub	sp, #36	; 0x24
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f1c3 0307 	rsb	r3, r3, #7
 8001276:	2b04      	cmp	r3, #4
 8001278:	bf28      	it	cs
 800127a:	2304      	movcs	r3, #4
 800127c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	3304      	adds	r3, #4
 8001282:	2b06      	cmp	r3, #6
 8001284:	d902      	bls.n	800128c <NVIC_EncodePriority+0x30>
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3b03      	subs	r3, #3
 800128a:	e000      	b.n	800128e <NVIC_EncodePriority+0x32>
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001290:	f04f 32ff 	mov.w	r2, #4294967295
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	43da      	mvns	r2, r3
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	401a      	ands	r2, r3
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a4:	f04f 31ff 	mov.w	r1, #4294967295
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	fa01 f303 	lsl.w	r3, r1, r3
 80012ae:	43d9      	mvns	r1, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	4313      	orrs	r3, r2
         );
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3724      	adds	r7, #36	; 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
	...

080012c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3b01      	subs	r3, #1
 80012d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012d4:	d301      	bcc.n	80012da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012d6:	2301      	movs	r3, #1
 80012d8:	e00f      	b.n	80012fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012da:	4a0a      	ldr	r2, [pc, #40]	; (8001304 <SysTick_Config+0x40>)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3b01      	subs	r3, #1
 80012e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012e2:	210f      	movs	r1, #15
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295
 80012e8:	f7ff ff8e 	bl	8001208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012ec:	4b05      	ldr	r3, [pc, #20]	; (8001304 <SysTick_Config+0x40>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012f2:	4b04      	ldr	r3, [pc, #16]	; (8001304 <SysTick_Config+0x40>)
 80012f4:	2207      	movs	r2, #7
 80012f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	e000e010 	.word	0xe000e010

08001308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ff29 	bl	8001168 <__NVIC_SetPriorityGrouping>
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800131e:	b580      	push	{r7, lr}
 8001320:	b086      	sub	sp, #24
 8001322:	af00      	add	r7, sp, #0
 8001324:	4603      	mov	r3, r0
 8001326:	60b9      	str	r1, [r7, #8]
 8001328:	607a      	str	r2, [r7, #4]
 800132a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001330:	f7ff ff3e 	bl	80011b0 <__NVIC_GetPriorityGrouping>
 8001334:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	68b9      	ldr	r1, [r7, #8]
 800133a:	6978      	ldr	r0, [r7, #20]
 800133c:	f7ff ff8e 	bl	800125c <NVIC_EncodePriority>
 8001340:	4602      	mov	r2, r0
 8001342:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001346:	4611      	mov	r1, r2
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff ff5d 	bl	8001208 <__NVIC_SetPriority>
}
 800134e:	bf00      	nop
 8001350:	3718      	adds	r7, #24
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}

08001356 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
 800135c:	4603      	mov	r3, r0
 800135e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff ff31 	bl	80011cc <__NVIC_EnableIRQ>
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff ffa2 	bl	80012c4 <SysTick_Config>
 8001380:	4603      	mov	r3, r0
}
 8001382:	4618      	mov	r0, r3
 8001384:	3708      	adds	r7, #8
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	b084      	sub	sp, #16
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001396:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001398:	f7ff feb6 	bl	8001108 <HAL_GetTick>
 800139c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80013a4:	b2db      	uxtb	r3, r3
 80013a6:	2b02      	cmp	r3, #2
 80013a8:	d008      	beq.n	80013bc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2280      	movs	r2, #128	; 0x80
 80013ae:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e052      	b.n	8001462 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f022 0216 	bic.w	r2, r2, #22
 80013ca:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	695a      	ldr	r2, [r3, #20]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80013da:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d103      	bne.n	80013ec <HAL_DMA_Abort+0x62>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d007      	beq.n	80013fc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	681a      	ldr	r2, [r3, #0]
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	f022 0208 	bic.w	r2, r2, #8
 80013fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f022 0201 	bic.w	r2, r2, #1
 800140a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800140c:	e013      	b.n	8001436 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800140e:	f7ff fe7b 	bl	8001108 <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	2b05      	cmp	r3, #5
 800141a:	d90c      	bls.n	8001436 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2220      	movs	r2, #32
 8001420:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2203      	movs	r2, #3
 8001426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001432:	2303      	movs	r3, #3
 8001434:	e015      	b.n	8001462 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0301 	and.w	r3, r3, #1
 8001440:	2b00      	cmp	r3, #0
 8001442:	d1e4      	bne.n	800140e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001448:	223f      	movs	r2, #63	; 0x3f
 800144a:	409a      	lsls	r2, r3
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2201      	movs	r2, #1
 8001454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001460:	2300      	movs	r3, #0
}
 8001462:	4618      	mov	r0, r3
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800146a:	b480      	push	{r7}
 800146c:	b083      	sub	sp, #12
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001478:	b2db      	uxtb	r3, r3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d004      	beq.n	8001488 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	2280      	movs	r2, #128	; 0x80
 8001482:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001484:	2301      	movs	r3, #1
 8001486:	e00c      	b.n	80014a2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2205      	movs	r2, #5
 800148c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f022 0201 	bic.w	r2, r2, #1
 800149e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	370c      	adds	r7, #12
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr
	...

080014b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b089      	sub	sp, #36	; 0x24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80014ba:	2300      	movs	r3, #0
 80014bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80014be:	2300      	movs	r3, #0
 80014c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014c6:	2300      	movs	r3, #0
 80014c8:	61fb      	str	r3, [r7, #28]
 80014ca:	e16b      	b.n	80017a4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014cc:	2201      	movs	r2, #1
 80014ce:	69fb      	ldr	r3, [r7, #28]
 80014d0:	fa02 f303 	lsl.w	r3, r2, r3
 80014d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	697a      	ldr	r2, [r7, #20]
 80014dc:	4013      	ands	r3, r2
 80014de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014e0:	693a      	ldr	r2, [r7, #16]
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	f040 815a 	bne.w	800179e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	f003 0303 	and.w	r3, r3, #3
 80014f2:	2b01      	cmp	r3, #1
 80014f4:	d005      	beq.n	8001502 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d130      	bne.n	8001564 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001508:	69fb      	ldr	r3, [r7, #28]
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	2203      	movs	r2, #3
 800150e:	fa02 f303 	lsl.w	r3, r2, r3
 8001512:	43db      	mvns	r3, r3
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	4013      	ands	r3, r2
 8001518:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	68da      	ldr	r2, [r3, #12]
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	69ba      	ldr	r2, [r7, #24]
 8001528:	4313      	orrs	r3, r2
 800152a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	69ba      	ldr	r2, [r7, #24]
 8001530:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	685b      	ldr	r3, [r3, #4]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001538:	2201      	movs	r2, #1
 800153a:	69fb      	ldr	r3, [r7, #28]
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	43db      	mvns	r3, r3
 8001542:	69ba      	ldr	r2, [r7, #24]
 8001544:	4013      	ands	r3, r2
 8001546:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	091b      	lsrs	r3, r3, #4
 800154e:	f003 0201 	and.w	r2, r3, #1
 8001552:	69fb      	ldr	r3, [r7, #28]
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	69ba      	ldr	r2, [r7, #24]
 800155a:	4313      	orrs	r3, r2
 800155c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	69ba      	ldr	r2, [r7, #24]
 8001562:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	685b      	ldr	r3, [r3, #4]
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	2b03      	cmp	r3, #3
 800156e:	d017      	beq.n	80015a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	68db      	ldr	r3, [r3, #12]
 8001574:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001576:	69fb      	ldr	r3, [r7, #28]
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	2203      	movs	r2, #3
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	43db      	mvns	r3, r3
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	4013      	ands	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	689a      	ldr	r2, [r3, #8]
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	fa02 f303 	lsl.w	r3, r2, r3
 8001594:	69ba      	ldr	r2, [r7, #24]
 8001596:	4313      	orrs	r3, r2
 8001598:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	69ba      	ldr	r2, [r7, #24]
 800159e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	f003 0303 	and.w	r3, r3, #3
 80015a8:	2b02      	cmp	r3, #2
 80015aa:	d123      	bne.n	80015f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80015ac:	69fb      	ldr	r3, [r7, #28]
 80015ae:	08da      	lsrs	r2, r3, #3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3208      	adds	r2, #8
 80015b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80015ba:	69fb      	ldr	r3, [r7, #28]
 80015bc:	f003 0307 	and.w	r3, r3, #7
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	220f      	movs	r2, #15
 80015c4:	fa02 f303 	lsl.w	r3, r2, r3
 80015c8:	43db      	mvns	r3, r3
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	4013      	ands	r3, r2
 80015ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	691a      	ldr	r2, [r3, #16]
 80015d4:	69fb      	ldr	r3, [r7, #28]
 80015d6:	f003 0307 	and.w	r3, r3, #7
 80015da:	009b      	lsls	r3, r3, #2
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	69ba      	ldr	r2, [r7, #24]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	08da      	lsrs	r2, r3, #3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	3208      	adds	r2, #8
 80015ee:	69b9      	ldr	r1, [r7, #24]
 80015f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	2203      	movs	r2, #3
 8001600:	fa02 f303 	lsl.w	r3, r2, r3
 8001604:	43db      	mvns	r3, r3
 8001606:	69ba      	ldr	r2, [r7, #24]
 8001608:	4013      	ands	r3, r2
 800160a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f003 0203 	and.w	r2, r3, #3
 8001614:	69fb      	ldr	r3, [r7, #28]
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	69ba      	ldr	r2, [r7, #24]
 800161e:	4313      	orrs	r3, r2
 8001620:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69ba      	ldr	r2, [r7, #24]
 8001626:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001630:	2b00      	cmp	r3, #0
 8001632:	f000 80b4 	beq.w	800179e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	4b60      	ldr	r3, [pc, #384]	; (80017bc <HAL_GPIO_Init+0x30c>)
 800163c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163e:	4a5f      	ldr	r2, [pc, #380]	; (80017bc <HAL_GPIO_Init+0x30c>)
 8001640:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001644:	6453      	str	r3, [r2, #68]	; 0x44
 8001646:	4b5d      	ldr	r3, [pc, #372]	; (80017bc <HAL_GPIO_Init+0x30c>)
 8001648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800164a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800164e:	60fb      	str	r3, [r7, #12]
 8001650:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001652:	4a5b      	ldr	r2, [pc, #364]	; (80017c0 <HAL_GPIO_Init+0x310>)
 8001654:	69fb      	ldr	r3, [r7, #28]
 8001656:	089b      	lsrs	r3, r3, #2
 8001658:	3302      	adds	r3, #2
 800165a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800165e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	f003 0303 	and.w	r3, r3, #3
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	220f      	movs	r2, #15
 800166a:	fa02 f303 	lsl.w	r3, r2, r3
 800166e:	43db      	mvns	r3, r3
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	4013      	ands	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a52      	ldr	r2, [pc, #328]	; (80017c4 <HAL_GPIO_Init+0x314>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d02b      	beq.n	80016d6 <HAL_GPIO_Init+0x226>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a51      	ldr	r2, [pc, #324]	; (80017c8 <HAL_GPIO_Init+0x318>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d025      	beq.n	80016d2 <HAL_GPIO_Init+0x222>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a50      	ldr	r2, [pc, #320]	; (80017cc <HAL_GPIO_Init+0x31c>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d01f      	beq.n	80016ce <HAL_GPIO_Init+0x21e>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a4f      	ldr	r2, [pc, #316]	; (80017d0 <HAL_GPIO_Init+0x320>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d019      	beq.n	80016ca <HAL_GPIO_Init+0x21a>
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	4a4e      	ldr	r2, [pc, #312]	; (80017d4 <HAL_GPIO_Init+0x324>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d013      	beq.n	80016c6 <HAL_GPIO_Init+0x216>
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4a4d      	ldr	r2, [pc, #308]	; (80017d8 <HAL_GPIO_Init+0x328>)
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d00d      	beq.n	80016c2 <HAL_GPIO_Init+0x212>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	4a4c      	ldr	r2, [pc, #304]	; (80017dc <HAL_GPIO_Init+0x32c>)
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d007      	beq.n	80016be <HAL_GPIO_Init+0x20e>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a4b      	ldr	r2, [pc, #300]	; (80017e0 <HAL_GPIO_Init+0x330>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d101      	bne.n	80016ba <HAL_GPIO_Init+0x20a>
 80016b6:	2307      	movs	r3, #7
 80016b8:	e00e      	b.n	80016d8 <HAL_GPIO_Init+0x228>
 80016ba:	2308      	movs	r3, #8
 80016bc:	e00c      	b.n	80016d8 <HAL_GPIO_Init+0x228>
 80016be:	2306      	movs	r3, #6
 80016c0:	e00a      	b.n	80016d8 <HAL_GPIO_Init+0x228>
 80016c2:	2305      	movs	r3, #5
 80016c4:	e008      	b.n	80016d8 <HAL_GPIO_Init+0x228>
 80016c6:	2304      	movs	r3, #4
 80016c8:	e006      	b.n	80016d8 <HAL_GPIO_Init+0x228>
 80016ca:	2303      	movs	r3, #3
 80016cc:	e004      	b.n	80016d8 <HAL_GPIO_Init+0x228>
 80016ce:	2302      	movs	r3, #2
 80016d0:	e002      	b.n	80016d8 <HAL_GPIO_Init+0x228>
 80016d2:	2301      	movs	r3, #1
 80016d4:	e000      	b.n	80016d8 <HAL_GPIO_Init+0x228>
 80016d6:	2300      	movs	r3, #0
 80016d8:	69fa      	ldr	r2, [r7, #28]
 80016da:	f002 0203 	and.w	r2, r2, #3
 80016de:	0092      	lsls	r2, r2, #2
 80016e0:	4093      	lsls	r3, r2
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016e8:	4935      	ldr	r1, [pc, #212]	; (80017c0 <HAL_GPIO_Init+0x310>)
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	089b      	lsrs	r3, r3, #2
 80016ee:	3302      	adds	r3, #2
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016f6:	4b3b      	ldr	r3, [pc, #236]	; (80017e4 <HAL_GPIO_Init+0x334>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	43db      	mvns	r3, r3
 8001700:	69ba      	ldr	r2, [r7, #24]
 8001702:	4013      	ands	r3, r2
 8001704:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d003      	beq.n	800171a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001712:	69ba      	ldr	r2, [r7, #24]
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800171a:	4a32      	ldr	r2, [pc, #200]	; (80017e4 <HAL_GPIO_Init+0x334>)
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001720:	4b30      	ldr	r3, [pc, #192]	; (80017e4 <HAL_GPIO_Init+0x334>)
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	43db      	mvns	r3, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4013      	ands	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001738:	2b00      	cmp	r3, #0
 800173a:	d003      	beq.n	8001744 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	4313      	orrs	r3, r2
 8001742:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001744:	4a27      	ldr	r2, [pc, #156]	; (80017e4 <HAL_GPIO_Init+0x334>)
 8001746:	69bb      	ldr	r3, [r7, #24]
 8001748:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800174a:	4b26      	ldr	r3, [pc, #152]	; (80017e4 <HAL_GPIO_Init+0x334>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	43db      	mvns	r3, r3
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	4013      	ands	r3, r2
 8001758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	4313      	orrs	r3, r2
 800176c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800176e:	4a1d      	ldr	r2, [pc, #116]	; (80017e4 <HAL_GPIO_Init+0x334>)
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001774:	4b1b      	ldr	r3, [pc, #108]	; (80017e4 <HAL_GPIO_Init+0x334>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	43db      	mvns	r3, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4013      	ands	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d003      	beq.n	8001798 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	4313      	orrs	r3, r2
 8001796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001798:	4a12      	ldr	r2, [pc, #72]	; (80017e4 <HAL_GPIO_Init+0x334>)
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	3301      	adds	r3, #1
 80017a2:	61fb      	str	r3, [r7, #28]
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	2b0f      	cmp	r3, #15
 80017a8:	f67f ae90 	bls.w	80014cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017ac:	bf00      	nop
 80017ae:	bf00      	nop
 80017b0:	3724      	adds	r7, #36	; 0x24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr
 80017ba:	bf00      	nop
 80017bc:	40023800 	.word	0x40023800
 80017c0:	40013800 	.word	0x40013800
 80017c4:	40020000 	.word	0x40020000
 80017c8:	40020400 	.word	0x40020400
 80017cc:	40020800 	.word	0x40020800
 80017d0:	40020c00 	.word	0x40020c00
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40021400 	.word	0x40021400
 80017dc:	40021800 	.word	0x40021800
 80017e0:	40021c00 	.word	0x40021c00
 80017e4:	40013c00 	.word	0x40013c00

080017e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	460b      	mov	r3, r1
 80017f2:	807b      	strh	r3, [r7, #2]
 80017f4:	4613      	mov	r3, r2
 80017f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017f8:	787b      	ldrb	r3, [r7, #1]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d003      	beq.n	8001806 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80017fe:	887a      	ldrh	r2, [r7, #2]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001804:	e003      	b.n	800180e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001806:	887b      	ldrh	r3, [r7, #2]
 8001808:	041a      	lsls	r2, r3, #16
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	619a      	str	r2, [r3, #24]
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
	...

0800181c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e264      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d075      	beq.n	8001926 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800183a:	4ba3      	ldr	r3, [pc, #652]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 030c 	and.w	r3, r3, #12
 8001842:	2b04      	cmp	r3, #4
 8001844:	d00c      	beq.n	8001860 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001846:	4ba0      	ldr	r3, [pc, #640]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800184e:	2b08      	cmp	r3, #8
 8001850:	d112      	bne.n	8001878 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001852:	4b9d      	ldr	r3, [pc, #628]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800185a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800185e:	d10b      	bne.n	8001878 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001860:	4b99      	ldr	r3, [pc, #612]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d05b      	beq.n	8001924 <HAL_RCC_OscConfig+0x108>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d157      	bne.n	8001924 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001874:	2301      	movs	r3, #1
 8001876:	e23f      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001880:	d106      	bne.n	8001890 <HAL_RCC_OscConfig+0x74>
 8001882:	4b91      	ldr	r3, [pc, #580]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a90      	ldr	r2, [pc, #576]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800188c:	6013      	str	r3, [r2, #0]
 800188e:	e01d      	b.n	80018cc <HAL_RCC_OscConfig+0xb0>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	685b      	ldr	r3, [r3, #4]
 8001894:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001898:	d10c      	bne.n	80018b4 <HAL_RCC_OscConfig+0x98>
 800189a:	4b8b      	ldr	r3, [pc, #556]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a8a      	ldr	r2, [pc, #552]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018a4:	6013      	str	r3, [r2, #0]
 80018a6:	4b88      	ldr	r3, [pc, #544]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a87      	ldr	r2, [pc, #540]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018b0:	6013      	str	r3, [r2, #0]
 80018b2:	e00b      	b.n	80018cc <HAL_RCC_OscConfig+0xb0>
 80018b4:	4b84      	ldr	r3, [pc, #528]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a83      	ldr	r2, [pc, #524]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	4b81      	ldr	r3, [pc, #516]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a80      	ldr	r2, [pc, #512]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d013      	beq.n	80018fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d4:	f7ff fc18 	bl	8001108 <HAL_GetTick>
 80018d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018da:	e008      	b.n	80018ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018dc:	f7ff fc14 	bl	8001108 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	2b64      	cmp	r3, #100	; 0x64
 80018e8:	d901      	bls.n	80018ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80018ea:	2303      	movs	r3, #3
 80018ec:	e204      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ee:	4b76      	ldr	r3, [pc, #472]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d0f0      	beq.n	80018dc <HAL_RCC_OscConfig+0xc0>
 80018fa:	e014      	b.n	8001926 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fc:	f7ff fc04 	bl	8001108 <HAL_GetTick>
 8001900:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001902:	e008      	b.n	8001916 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001904:	f7ff fc00 	bl	8001108 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	1ad3      	subs	r3, r2, r3
 800190e:	2b64      	cmp	r3, #100	; 0x64
 8001910:	d901      	bls.n	8001916 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001912:	2303      	movs	r3, #3
 8001914:	e1f0      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001916:	4b6c      	ldr	r3, [pc, #432]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1f0      	bne.n	8001904 <HAL_RCC_OscConfig+0xe8>
 8001922:	e000      	b.n	8001926 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001924:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0302 	and.w	r3, r3, #2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d063      	beq.n	80019fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001932:	4b65      	ldr	r3, [pc, #404]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b00      	cmp	r3, #0
 800193c:	d00b      	beq.n	8001956 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800193e:	4b62      	ldr	r3, [pc, #392]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001946:	2b08      	cmp	r3, #8
 8001948:	d11c      	bne.n	8001984 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800194a:	4b5f      	ldr	r3, [pc, #380]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d116      	bne.n	8001984 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001956:	4b5c      	ldr	r3, [pc, #368]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d005      	beq.n	800196e <HAL_RCC_OscConfig+0x152>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d001      	beq.n	800196e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e1c4      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800196e:	4b56      	ldr	r3, [pc, #344]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	4952      	ldr	r1, [pc, #328]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001982:	e03a      	b.n	80019fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d020      	beq.n	80019ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800198c:	4b4f      	ldr	r3, [pc, #316]	; (8001acc <HAL_RCC_OscConfig+0x2b0>)
 800198e:	2201      	movs	r2, #1
 8001990:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001992:	f7ff fbb9 	bl	8001108 <HAL_GetTick>
 8001996:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001998:	e008      	b.n	80019ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800199a:	f7ff fbb5 	bl	8001108 <HAL_GetTick>
 800199e:	4602      	mov	r2, r0
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	1ad3      	subs	r3, r2, r3
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d901      	bls.n	80019ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80019a8:	2303      	movs	r3, #3
 80019aa:	e1a5      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019ac:	4b46      	ldr	r3, [pc, #280]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f003 0302 	and.w	r3, r3, #2
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d0f0      	beq.n	800199a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019b8:	4b43      	ldr	r3, [pc, #268]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	691b      	ldr	r3, [r3, #16]
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4940      	ldr	r1, [pc, #256]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80019c8:	4313      	orrs	r3, r2
 80019ca:	600b      	str	r3, [r1, #0]
 80019cc:	e015      	b.n	80019fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80019ce:	4b3f      	ldr	r3, [pc, #252]	; (8001acc <HAL_RCC_OscConfig+0x2b0>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d4:	f7ff fb98 	bl	8001108 <HAL_GetTick>
 80019d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019da:	e008      	b.n	80019ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80019dc:	f7ff fb94 	bl	8001108 <HAL_GetTick>
 80019e0:	4602      	mov	r2, r0
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	2b02      	cmp	r3, #2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e184      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019ee:	4b36      	ldr	r3, [pc, #216]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1f0      	bne.n	80019dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0308 	and.w	r3, r3, #8
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d030      	beq.n	8001a68 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d016      	beq.n	8001a3c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a0e:	4b30      	ldr	r3, [pc, #192]	; (8001ad0 <HAL_RCC_OscConfig+0x2b4>)
 8001a10:	2201      	movs	r2, #1
 8001a12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a14:	f7ff fb78 	bl	8001108 <HAL_GetTick>
 8001a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a1a:	e008      	b.n	8001a2e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a1c:	f7ff fb74 	bl	8001108 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e164      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001a2e:	4b26      	ldr	r3, [pc, #152]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a32:	f003 0302 	and.w	r3, r3, #2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCC_OscConfig+0x200>
 8001a3a:	e015      	b.n	8001a68 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a3c:	4b24      	ldr	r3, [pc, #144]	; (8001ad0 <HAL_RCC_OscConfig+0x2b4>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a42:	f7ff fb61 	bl	8001108 <HAL_GetTick>
 8001a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a48:	e008      	b.n	8001a5c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a4a:	f7ff fb5d 	bl	8001108 <HAL_GetTick>
 8001a4e:	4602      	mov	r2, r0
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	1ad3      	subs	r3, r2, r3
 8001a54:	2b02      	cmp	r3, #2
 8001a56:	d901      	bls.n	8001a5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001a58:	2303      	movs	r3, #3
 8001a5a:	e14d      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a60:	f003 0302 	and.w	r3, r3, #2
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1f0      	bne.n	8001a4a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	f000 80a0 	beq.w	8001bb6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a76:	2300      	movs	r3, #0
 8001a78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a7a:	4b13      	ldr	r3, [pc, #76]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10f      	bne.n	8001aa6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8e:	4a0e      	ldr	r2, [pc, #56]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a94:	6413      	str	r3, [r2, #64]	; 0x40
 8001a96:	4b0c      	ldr	r3, [pc, #48]	; (8001ac8 <HAL_RCC_OscConfig+0x2ac>)
 8001a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <HAL_RCC_OscConfig+0x2b8>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d121      	bne.n	8001af6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <HAL_RCC_OscConfig+0x2b8>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a07      	ldr	r2, [pc, #28]	; (8001ad4 <HAL_RCC_OscConfig+0x2b8>)
 8001ab8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001abc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001abe:	f7ff fb23 	bl	8001108 <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ac4:	e011      	b.n	8001aea <HAL_RCC_OscConfig+0x2ce>
 8001ac6:	bf00      	nop
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	42470000 	.word	0x42470000
 8001ad0:	42470e80 	.word	0x42470e80
 8001ad4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad8:	f7ff fb16 	bl	8001108 <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	693b      	ldr	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e106      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aea:	4b85      	ldr	r3, [pc, #532]	; (8001d00 <HAL_RCC_OscConfig+0x4e4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d106      	bne.n	8001b0c <HAL_RCC_OscConfig+0x2f0>
 8001afe:	4b81      	ldr	r3, [pc, #516]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b02:	4a80      	ldr	r2, [pc, #512]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6713      	str	r3, [r2, #112]	; 0x70
 8001b0a:	e01c      	b.n	8001b46 <HAL_RCC_OscConfig+0x32a>
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	2b05      	cmp	r3, #5
 8001b12:	d10c      	bne.n	8001b2e <HAL_RCC_OscConfig+0x312>
 8001b14:	4b7b      	ldr	r3, [pc, #492]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b18:	4a7a      	ldr	r2, [pc, #488]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b1a:	f043 0304 	orr.w	r3, r3, #4
 8001b1e:	6713      	str	r3, [r2, #112]	; 0x70
 8001b20:	4b78      	ldr	r3, [pc, #480]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b24:	4a77      	ldr	r2, [pc, #476]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b26:	f043 0301 	orr.w	r3, r3, #1
 8001b2a:	6713      	str	r3, [r2, #112]	; 0x70
 8001b2c:	e00b      	b.n	8001b46 <HAL_RCC_OscConfig+0x32a>
 8001b2e:	4b75      	ldr	r3, [pc, #468]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b32:	4a74      	ldr	r2, [pc, #464]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b34:	f023 0301 	bic.w	r3, r3, #1
 8001b38:	6713      	str	r3, [r2, #112]	; 0x70
 8001b3a:	4b72      	ldr	r3, [pc, #456]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b3e:	4a71      	ldr	r2, [pc, #452]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b40:	f023 0304 	bic.w	r3, r3, #4
 8001b44:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d015      	beq.n	8001b7a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b4e:	f7ff fadb 	bl	8001108 <HAL_GetTick>
 8001b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b54:	e00a      	b.n	8001b6c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b56:	f7ff fad7 	bl	8001108 <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e0c5      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b6c:	4b65      	ldr	r3, [pc, #404]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0ee      	beq.n	8001b56 <HAL_RCC_OscConfig+0x33a>
 8001b78:	e014      	b.n	8001ba4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b7a:	f7ff fac5 	bl	8001108 <HAL_GetTick>
 8001b7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b80:	e00a      	b.n	8001b98 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b82:	f7ff fac1 	bl	8001108 <HAL_GetTick>
 8001b86:	4602      	mov	r2, r0
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	1ad3      	subs	r3, r2, r3
 8001b8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d901      	bls.n	8001b98 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001b94:	2303      	movs	r3, #3
 8001b96:	e0af      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b98:	4b5a      	ldr	r3, [pc, #360]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001b9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d1ee      	bne.n	8001b82 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001ba4:	7dfb      	ldrb	r3, [r7, #23]
 8001ba6:	2b01      	cmp	r3, #1
 8001ba8:	d105      	bne.n	8001bb6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001baa:	4b56      	ldr	r3, [pc, #344]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	4a55      	ldr	r2, [pc, #340]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001bb0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001bb4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	f000 809b 	beq.w	8001cf6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bc0:	4b50      	ldr	r3, [pc, #320]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001bc2:	689b      	ldr	r3, [r3, #8]
 8001bc4:	f003 030c 	and.w	r3, r3, #12
 8001bc8:	2b08      	cmp	r3, #8
 8001bca:	d05c      	beq.n	8001c86 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	699b      	ldr	r3, [r3, #24]
 8001bd0:	2b02      	cmp	r3, #2
 8001bd2:	d141      	bne.n	8001c58 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bd4:	4b4c      	ldr	r3, [pc, #304]	; (8001d08 <HAL_RCC_OscConfig+0x4ec>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bda:	f7ff fa95 	bl	8001108 <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001be2:	f7ff fa91 	bl	8001108 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e081      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bf4:	4b43      	ldr	r3, [pc, #268]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d1f0      	bne.n	8001be2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	69da      	ldr	r2, [r3, #28]
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6a1b      	ldr	r3, [r3, #32]
 8001c08:	431a      	orrs	r2, r3
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c0e:	019b      	lsls	r3, r3, #6
 8001c10:	431a      	orrs	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c16:	085b      	lsrs	r3, r3, #1
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	041b      	lsls	r3, r3, #16
 8001c1c:	431a      	orrs	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c22:	061b      	lsls	r3, r3, #24
 8001c24:	4937      	ldr	r1, [pc, #220]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001c26:	4313      	orrs	r3, r2
 8001c28:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c2a:	4b37      	ldr	r3, [pc, #220]	; (8001d08 <HAL_RCC_OscConfig+0x4ec>)
 8001c2c:	2201      	movs	r2, #1
 8001c2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c30:	f7ff fa6a 	bl	8001108 <HAL_GetTick>
 8001c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c36:	e008      	b.n	8001c4a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c38:	f7ff fa66 	bl	8001108 <HAL_GetTick>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	1ad3      	subs	r3, r2, r3
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e056      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c4a:	4b2e      	ldr	r3, [pc, #184]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d0f0      	beq.n	8001c38 <HAL_RCC_OscConfig+0x41c>
 8001c56:	e04e      	b.n	8001cf6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c58:	4b2b      	ldr	r3, [pc, #172]	; (8001d08 <HAL_RCC_OscConfig+0x4ec>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c5e:	f7ff fa53 	bl	8001108 <HAL_GetTick>
 8001c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c64:	e008      	b.n	8001c78 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c66:	f7ff fa4f 	bl	8001108 <HAL_GetTick>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	1ad3      	subs	r3, r2, r3
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e03f      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c78:	4b22      	ldr	r3, [pc, #136]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1f0      	bne.n	8001c66 <HAL_RCC_OscConfig+0x44a>
 8001c84:	e037      	b.n	8001cf6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d101      	bne.n	8001c92 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e032      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c92:	4b1c      	ldr	r3, [pc, #112]	; (8001d04 <HAL_RCC_OscConfig+0x4e8>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	699b      	ldr	r3, [r3, #24]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d028      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d121      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	d11a      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cc8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d111      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd8:	085b      	lsrs	r3, r3, #1
 8001cda:	3b01      	subs	r3, #1
 8001cdc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d107      	bne.n	8001cf2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cec:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d001      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e000      	b.n	8001cf8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3718      	adds	r7, #24
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40007000 	.word	0x40007000
 8001d04:	40023800 	.word	0x40023800
 8001d08:	42470060 	.word	0x42470060

08001d0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
 8001d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d101      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e0cc      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d20:	4b68      	ldr	r3, [pc, #416]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 0307 	and.w	r3, r3, #7
 8001d28:	683a      	ldr	r2, [r7, #0]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d90c      	bls.n	8001d48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d2e:	4b65      	ldr	r3, [pc, #404]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d30:	683a      	ldr	r2, [r7, #0]
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d36:	4b63      	ldr	r3, [pc, #396]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 0307 	and.w	r3, r3, #7
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d001      	beq.n	8001d48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e0b8      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f003 0302 	and.w	r3, r3, #2
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d020      	beq.n	8001d96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0304 	and.w	r3, r3, #4
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d005      	beq.n	8001d6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d60:	4b59      	ldr	r3, [pc, #356]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	4a58      	ldr	r2, [pc, #352]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0308 	and.w	r3, r3, #8
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d005      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d78:	4b53      	ldr	r3, [pc, #332]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	4a52      	ldr	r2, [pc, #328]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d84:	4b50      	ldr	r3, [pc, #320]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	689b      	ldr	r3, [r3, #8]
 8001d90:	494d      	ldr	r1, [pc, #308]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	4313      	orrs	r3, r2
 8001d94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 0301 	and.w	r3, r3, #1
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d044      	beq.n	8001e2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d107      	bne.n	8001dba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001daa:	4b47      	ldr	r3, [pc, #284]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d119      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001db6:	2301      	movs	r3, #1
 8001db8:	e07f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d003      	beq.n	8001dca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001dc6:	2b03      	cmp	r3, #3
 8001dc8:	d107      	bne.n	8001dda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dca:	4b3f      	ldr	r3, [pc, #252]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d109      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	e06f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dda:	4b3b      	ldr	r3, [pc, #236]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 0302 	and.w	r3, r3, #2
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d101      	bne.n	8001dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001de6:	2301      	movs	r3, #1
 8001de8:	e067      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dea:	4b37      	ldr	r3, [pc, #220]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f023 0203 	bic.w	r2, r3, #3
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	4934      	ldr	r1, [pc, #208]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001dfc:	f7ff f984 	bl	8001108 <HAL_GetTick>
 8001e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e02:	e00a      	b.n	8001e1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e04:	f7ff f980 	bl	8001108 <HAL_GetTick>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	1ad3      	subs	r3, r2, r3
 8001e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e12:	4293      	cmp	r3, r2
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e04f      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e1a:	4b2b      	ldr	r3, [pc, #172]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	f003 020c 	and.w	r2, r3, #12
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	009b      	lsls	r3, r3, #2
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	d1eb      	bne.n	8001e04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001e2c:	4b25      	ldr	r3, [pc, #148]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f003 0307 	and.w	r3, r3, #7
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d20c      	bcs.n	8001e54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e3a:	4b22      	ldr	r3, [pc, #136]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	b2d2      	uxtb	r2, r2
 8001e40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e42:	4b20      	ldr	r3, [pc, #128]	; (8001ec4 <HAL_RCC_ClockConfig+0x1b8>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0307 	and.w	r3, r3, #7
 8001e4a:	683a      	ldr	r2, [r7, #0]
 8001e4c:	429a      	cmp	r2, r3
 8001e4e:	d001      	beq.n	8001e54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e032      	b.n	8001eba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d008      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e60:	4b19      	ldr	r3, [pc, #100]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	68db      	ldr	r3, [r3, #12]
 8001e6c:	4916      	ldr	r1, [pc, #88]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d009      	beq.n	8001e92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e7e:	4b12      	ldr	r3, [pc, #72]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	691b      	ldr	r3, [r3, #16]
 8001e8a:	00db      	lsls	r3, r3, #3
 8001e8c:	490e      	ldr	r1, [pc, #56]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e92:	f000 f821 	bl	8001ed8 <HAL_RCC_GetSysClockFreq>
 8001e96:	4602      	mov	r2, r0
 8001e98:	4b0b      	ldr	r3, [pc, #44]	; (8001ec8 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	091b      	lsrs	r3, r3, #4
 8001e9e:	f003 030f 	and.w	r3, r3, #15
 8001ea2:	490a      	ldr	r1, [pc, #40]	; (8001ecc <HAL_RCC_ClockConfig+0x1c0>)
 8001ea4:	5ccb      	ldrb	r3, [r1, r3]
 8001ea6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eaa:	4a09      	ldr	r2, [pc, #36]	; (8001ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8001eac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001eae:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7ff f8e4 	bl	8001080 <HAL_InitTick>

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3710      	adds	r7, #16
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	40023c00 	.word	0x40023c00
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	08004460 	.word	0x08004460
 8001ed0:	20000000 	.word	0x20000000
 8001ed4:	2000000c 	.word	0x2000000c

08001ed8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ed8:	b5b0      	push	{r4, r5, r7, lr}
 8001eda:	b084      	sub	sp, #16
 8001edc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ede:	2100      	movs	r1, #0
 8001ee0:	6079      	str	r1, [r7, #4]
 8001ee2:	2100      	movs	r1, #0
 8001ee4:	60f9      	str	r1, [r7, #12]
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001eea:	2100      	movs	r1, #0
 8001eec:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001eee:	4952      	ldr	r1, [pc, #328]	; (8002038 <HAL_RCC_GetSysClockFreq+0x160>)
 8001ef0:	6889      	ldr	r1, [r1, #8]
 8001ef2:	f001 010c 	and.w	r1, r1, #12
 8001ef6:	2908      	cmp	r1, #8
 8001ef8:	d00d      	beq.n	8001f16 <HAL_RCC_GetSysClockFreq+0x3e>
 8001efa:	2908      	cmp	r1, #8
 8001efc:	f200 8094 	bhi.w	8002028 <HAL_RCC_GetSysClockFreq+0x150>
 8001f00:	2900      	cmp	r1, #0
 8001f02:	d002      	beq.n	8001f0a <HAL_RCC_GetSysClockFreq+0x32>
 8001f04:	2904      	cmp	r1, #4
 8001f06:	d003      	beq.n	8001f10 <HAL_RCC_GetSysClockFreq+0x38>
 8001f08:	e08e      	b.n	8002028 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001f0a:	4b4c      	ldr	r3, [pc, #304]	; (800203c <HAL_RCC_GetSysClockFreq+0x164>)
 8001f0c:	60bb      	str	r3, [r7, #8]
       break;
 8001f0e:	e08e      	b.n	800202e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001f10:	4b4b      	ldr	r3, [pc, #300]	; (8002040 <HAL_RCC_GetSysClockFreq+0x168>)
 8001f12:	60bb      	str	r3, [r7, #8]
      break;
 8001f14:	e08b      	b.n	800202e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f16:	4948      	ldr	r1, [pc, #288]	; (8002038 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f18:	6849      	ldr	r1, [r1, #4]
 8001f1a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001f1e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f20:	4945      	ldr	r1, [pc, #276]	; (8002038 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f22:	6849      	ldr	r1, [r1, #4]
 8001f24:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001f28:	2900      	cmp	r1, #0
 8001f2a:	d024      	beq.n	8001f76 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f2c:	4942      	ldr	r1, [pc, #264]	; (8002038 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f2e:	6849      	ldr	r1, [r1, #4]
 8001f30:	0989      	lsrs	r1, r1, #6
 8001f32:	4608      	mov	r0, r1
 8001f34:	f04f 0100 	mov.w	r1, #0
 8001f38:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001f3c:	f04f 0500 	mov.w	r5, #0
 8001f40:	ea00 0204 	and.w	r2, r0, r4
 8001f44:	ea01 0305 	and.w	r3, r1, r5
 8001f48:	493d      	ldr	r1, [pc, #244]	; (8002040 <HAL_RCC_GetSysClockFreq+0x168>)
 8001f4a:	fb01 f003 	mul.w	r0, r1, r3
 8001f4e:	2100      	movs	r1, #0
 8001f50:	fb01 f102 	mul.w	r1, r1, r2
 8001f54:	1844      	adds	r4, r0, r1
 8001f56:	493a      	ldr	r1, [pc, #232]	; (8002040 <HAL_RCC_GetSysClockFreq+0x168>)
 8001f58:	fba2 0101 	umull	r0, r1, r2, r1
 8001f5c:	1863      	adds	r3, r4, r1
 8001f5e:	4619      	mov	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	461a      	mov	r2, r3
 8001f64:	f04f 0300 	mov.w	r3, #0
 8001f68:	f7fe f982 	bl	8000270 <__aeabi_uldivmod>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4613      	mov	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]
 8001f74:	e04a      	b.n	800200c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f76:	4b30      	ldr	r3, [pc, #192]	; (8002038 <HAL_RCC_GetSysClockFreq+0x160>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	099b      	lsrs	r3, r3, #6
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	f04f 0300 	mov.w	r3, #0
 8001f82:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001f86:	f04f 0100 	mov.w	r1, #0
 8001f8a:	ea02 0400 	and.w	r4, r2, r0
 8001f8e:	ea03 0501 	and.w	r5, r3, r1
 8001f92:	4620      	mov	r0, r4
 8001f94:	4629      	mov	r1, r5
 8001f96:	f04f 0200 	mov.w	r2, #0
 8001f9a:	f04f 0300 	mov.w	r3, #0
 8001f9e:	014b      	lsls	r3, r1, #5
 8001fa0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001fa4:	0142      	lsls	r2, r0, #5
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	4619      	mov	r1, r3
 8001faa:	1b00      	subs	r0, r0, r4
 8001fac:	eb61 0105 	sbc.w	r1, r1, r5
 8001fb0:	f04f 0200 	mov.w	r2, #0
 8001fb4:	f04f 0300 	mov.w	r3, #0
 8001fb8:	018b      	lsls	r3, r1, #6
 8001fba:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001fbe:	0182      	lsls	r2, r0, #6
 8001fc0:	1a12      	subs	r2, r2, r0
 8001fc2:	eb63 0301 	sbc.w	r3, r3, r1
 8001fc6:	f04f 0000 	mov.w	r0, #0
 8001fca:	f04f 0100 	mov.w	r1, #0
 8001fce:	00d9      	lsls	r1, r3, #3
 8001fd0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001fd4:	00d0      	lsls	r0, r2, #3
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	1912      	adds	r2, r2, r4
 8001fdc:	eb45 0303 	adc.w	r3, r5, r3
 8001fe0:	f04f 0000 	mov.w	r0, #0
 8001fe4:	f04f 0100 	mov.w	r1, #0
 8001fe8:	0299      	lsls	r1, r3, #10
 8001fea:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001fee:	0290      	lsls	r0, r2, #10
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	460b      	mov	r3, r1
 8001ff4:	4610      	mov	r0, r2
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	f04f 0300 	mov.w	r3, #0
 8002000:	f7fe f936 	bl	8000270 <__aeabi_uldivmod>
 8002004:	4602      	mov	r2, r0
 8002006:	460b      	mov	r3, r1
 8002008:	4613      	mov	r3, r2
 800200a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800200c:	4b0a      	ldr	r3, [pc, #40]	; (8002038 <HAL_RCC_GetSysClockFreq+0x160>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	0c1b      	lsrs	r3, r3, #16
 8002012:	f003 0303 	and.w	r3, r3, #3
 8002016:	3301      	adds	r3, #1
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800201c:	68fa      	ldr	r2, [r7, #12]
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	fbb2 f3f3 	udiv	r3, r2, r3
 8002024:	60bb      	str	r3, [r7, #8]
      break;
 8002026:	e002      	b.n	800202e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002028:	4b04      	ldr	r3, [pc, #16]	; (800203c <HAL_RCC_GetSysClockFreq+0x164>)
 800202a:	60bb      	str	r3, [r7, #8]
      break;
 800202c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800202e:	68bb      	ldr	r3, [r7, #8]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3710      	adds	r7, #16
 8002034:	46bd      	mov	sp, r7
 8002036:	bdb0      	pop	{r4, r5, r7, pc}
 8002038:	40023800 	.word	0x40023800
 800203c:	00f42400 	.word	0x00f42400
 8002040:	017d7840 	.word	0x017d7840

08002044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002048:	4b03      	ldr	r3, [pc, #12]	; (8002058 <HAL_RCC_GetHCLKFreq+0x14>)
 800204a:	681b      	ldr	r3, [r3, #0]
}
 800204c:	4618      	mov	r0, r3
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
 8002056:	bf00      	nop
 8002058:	20000000 	.word	0x20000000

0800205c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002060:	f7ff fff0 	bl	8002044 <HAL_RCC_GetHCLKFreq>
 8002064:	4602      	mov	r2, r0
 8002066:	4b05      	ldr	r3, [pc, #20]	; (800207c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	0a9b      	lsrs	r3, r3, #10
 800206c:	f003 0307 	and.w	r3, r3, #7
 8002070:	4903      	ldr	r1, [pc, #12]	; (8002080 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002072:	5ccb      	ldrb	r3, [r1, r3]
 8002074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002078:	4618      	mov	r0, r3
 800207a:	bd80      	pop	{r7, pc}
 800207c:	40023800 	.word	0x40023800
 8002080:	08004470 	.word	0x08004470

08002084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002088:	f7ff ffdc 	bl	8002044 <HAL_RCC_GetHCLKFreq>
 800208c:	4602      	mov	r2, r0
 800208e:	4b05      	ldr	r3, [pc, #20]	; (80020a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002090:	689b      	ldr	r3, [r3, #8]
 8002092:	0b5b      	lsrs	r3, r3, #13
 8002094:	f003 0307 	and.w	r3, r3, #7
 8002098:	4903      	ldr	r1, [pc, #12]	; (80020a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800209a:	5ccb      	ldrb	r3, [r1, r3]
 800209c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40023800 	.word	0x40023800
 80020a8:	08004470 	.word	0x08004470

080020ac <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b082      	sub	sp, #8
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e03f      	b.n	800213e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d106      	bne.n	80020d8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f7fe fbda 	bl	800088c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2224      	movs	r2, #36	; 0x24
 80020dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68da      	ldr	r2, [r3, #12]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020ee:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 fd7b 	bl	8002bec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	691a      	ldr	r2, [r3, #16]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002104:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	695a      	ldr	r2, [r3, #20]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002114:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68da      	ldr	r2, [r3, #12]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002124:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2220      	movs	r2, #32
 8002130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2220      	movs	r2, #32
 8002138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800213c:	2300      	movs	r3, #0
}
 800213e:	4618      	mov	r0, r3
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b08a      	sub	sp, #40	; 0x28
 800214a:	af02      	add	r7, sp, #8
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	603b      	str	r3, [r7, #0]
 8002152:	4613      	mov	r3, r2
 8002154:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002156:	2300      	movs	r3, #0
 8002158:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002160:	b2db      	uxtb	r3, r3
 8002162:	2b20      	cmp	r3, #32
 8002164:	d17c      	bne.n	8002260 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d002      	beq.n	8002172 <HAL_UART_Transmit+0x2c>
 800216c:	88fb      	ldrh	r3, [r7, #6]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e075      	b.n	8002262 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800217c:	2b01      	cmp	r3, #1
 800217e:	d101      	bne.n	8002184 <HAL_UART_Transmit+0x3e>
 8002180:	2302      	movs	r3, #2
 8002182:	e06e      	b.n	8002262 <HAL_UART_Transmit+0x11c>
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2201      	movs	r2, #1
 8002188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2200      	movs	r2, #0
 8002190:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2221      	movs	r2, #33	; 0x21
 8002196:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800219a:	f7fe ffb5 	bl	8001108 <HAL_GetTick>
 800219e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	88fa      	ldrh	r2, [r7, #6]
 80021a4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	88fa      	ldrh	r2, [r7, #6]
 80021aa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021b4:	d108      	bne.n	80021c8 <HAL_UART_Transmit+0x82>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d104      	bne.n	80021c8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80021be:	2300      	movs	r3, #0
 80021c0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	61bb      	str	r3, [r7, #24]
 80021c6:	e003      	b.n	80021d0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80021d8:	e02a      	b.n	8002230 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	2200      	movs	r2, #0
 80021e2:	2180      	movs	r1, #128	; 0x80
 80021e4:	68f8      	ldr	r0, [r7, #12]
 80021e6:	f000 faf9 	bl	80027dc <UART_WaitOnFlagUntilTimeout>
 80021ea:	4603      	mov	r3, r0
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d001      	beq.n	80021f4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80021f0:	2303      	movs	r3, #3
 80021f2:	e036      	b.n	8002262 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80021f4:	69fb      	ldr	r3, [r7, #28]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d10b      	bne.n	8002212 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	881b      	ldrh	r3, [r3, #0]
 80021fe:	461a      	mov	r2, r3
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002208:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800220a:	69bb      	ldr	r3, [r7, #24]
 800220c:	3302      	adds	r3, #2
 800220e:	61bb      	str	r3, [r7, #24]
 8002210:	e007      	b.n	8002222 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	781a      	ldrb	r2, [r3, #0]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	3301      	adds	r3, #1
 8002220:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002226:	b29b      	uxth	r3, r3
 8002228:	3b01      	subs	r3, #1
 800222a:	b29a      	uxth	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002234:	b29b      	uxth	r3, r3
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1cf      	bne.n	80021da <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	2200      	movs	r2, #0
 8002242:	2140      	movs	r1, #64	; 0x40
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f000 fac9 	bl	80027dc <UART_WaitOnFlagUntilTimeout>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e006      	b.n	8002262 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2220      	movs	r2, #32
 8002258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	e000      	b.n	8002262 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002260:	2302      	movs	r3, #2
  }
}
 8002262:	4618      	mov	r0, r3
 8002264:	3720      	adds	r7, #32
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b0ba      	sub	sp, #232	; 0xe8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	695b      	ldr	r3, [r3, #20]
 800228e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002292:	2300      	movs	r3, #0
 8002294:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002298:	2300      	movs	r3, #0
 800229a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800229e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022a2:	f003 030f 	and.w	r3, r3, #15
 80022a6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80022aa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d10f      	bne.n	80022d2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80022b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022b6:	f003 0320 	and.w	r3, r3, #32
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d009      	beq.n	80022d2 <HAL_UART_IRQHandler+0x66>
 80022be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022c2:	f003 0320 	and.w	r3, r3, #32
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d003      	beq.n	80022d2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80022ca:	6878      	ldr	r0, [r7, #4]
 80022cc:	f000 fbd3 	bl	8002a76 <UART_Receive_IT>
      return;
 80022d0:	e256      	b.n	8002780 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80022d2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	f000 80de 	beq.w	8002498 <HAL_UART_IRQHandler+0x22c>
 80022dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d106      	bne.n	80022f6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80022e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022ec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	f000 80d1 	beq.w	8002498 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80022f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80022fa:	f003 0301 	and.w	r3, r3, #1
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d00b      	beq.n	800231a <HAL_UART_IRQHandler+0xae>
 8002302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002306:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800230a:	2b00      	cmp	r3, #0
 800230c:	d005      	beq.n	800231a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	f043 0201 	orr.w	r2, r3, #1
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800231a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00b      	beq.n	800233e <HAL_UART_IRQHandler+0xd2>
 8002326:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	2b00      	cmp	r3, #0
 8002330:	d005      	beq.n	800233e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002336:	f043 0202 	orr.w	r2, r3, #2
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800233e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00b      	beq.n	8002362 <HAL_UART_IRQHandler+0xf6>
 800234a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b00      	cmp	r3, #0
 8002354:	d005      	beq.n	8002362 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800235a:	f043 0204 	orr.w	r2, r3, #4
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002362:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002366:	f003 0308 	and.w	r3, r3, #8
 800236a:	2b00      	cmp	r3, #0
 800236c:	d011      	beq.n	8002392 <HAL_UART_IRQHandler+0x126>
 800236e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002372:	f003 0320 	and.w	r3, r3, #32
 8002376:	2b00      	cmp	r3, #0
 8002378:	d105      	bne.n	8002386 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800237a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800237e:	f003 0301 	and.w	r3, r3, #1
 8002382:	2b00      	cmp	r3, #0
 8002384:	d005      	beq.n	8002392 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	f043 0208 	orr.w	r2, r3, #8
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	2b00      	cmp	r3, #0
 8002398:	f000 81ed 	beq.w	8002776 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800239c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80023a0:	f003 0320 	and.w	r3, r3, #32
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d008      	beq.n	80023ba <HAL_UART_IRQHandler+0x14e>
 80023a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80023ac:	f003 0320 	and.w	r3, r3, #32
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d002      	beq.n	80023ba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80023b4:	6878      	ldr	r0, [r7, #4]
 80023b6:	f000 fb5e 	bl	8002a76 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	695b      	ldr	r3, [r3, #20]
 80023c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023c4:	2b40      	cmp	r3, #64	; 0x40
 80023c6:	bf0c      	ite	eq
 80023c8:	2301      	moveq	r3, #1
 80023ca:	2300      	movne	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d103      	bne.n	80023e6 <HAL_UART_IRQHandler+0x17a>
 80023de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d04f      	beq.n	8002486 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f000 fa66 	bl	80028b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023f6:	2b40      	cmp	r3, #64	; 0x40
 80023f8:	d141      	bne.n	800247e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	3314      	adds	r3, #20
 8002400:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002404:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002408:	e853 3f00 	ldrex	r3, [r3]
 800240c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002410:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002414:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002418:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	3314      	adds	r3, #20
 8002422:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002426:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800242a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800242e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8002432:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8002436:	e841 2300 	strex	r3, r2, [r1]
 800243a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800243e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d1d9      	bne.n	80023fa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800244a:	2b00      	cmp	r3, #0
 800244c:	d013      	beq.n	8002476 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002452:	4a7d      	ldr	r2, [pc, #500]	; (8002648 <HAL_UART_IRQHandler+0x3dc>)
 8002454:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff f805 	bl	800146a <HAL_DMA_Abort_IT>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d016      	beq.n	8002494 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800246a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002470:	4610      	mov	r0, r2
 8002472:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002474:	e00e      	b.n	8002494 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 f99a 	bl	80027b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800247c:	e00a      	b.n	8002494 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f000 f996 	bl	80027b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002484:	e006      	b.n	8002494 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 f992 	bl	80027b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2200      	movs	r2, #0
 8002490:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002492:	e170      	b.n	8002776 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002494:	bf00      	nop
    return;
 8002496:	e16e      	b.n	8002776 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249c:	2b01      	cmp	r3, #1
 800249e:	f040 814a 	bne.w	8002736 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80024a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80024a6:	f003 0310 	and.w	r3, r3, #16
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	f000 8143 	beq.w	8002736 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80024b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80024b4:	f003 0310 	and.w	r3, r3, #16
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 813c 	beq.w	8002736 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80024be:	2300      	movs	r3, #0
 80024c0:	60bb      	str	r3, [r7, #8]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	60bb      	str	r3, [r7, #8]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	60bb      	str	r3, [r7, #8]
 80024d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	695b      	ldr	r3, [r3, #20]
 80024da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80024de:	2b40      	cmp	r3, #64	; 0x40
 80024e0:	f040 80b4 	bne.w	800264c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80024f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	f000 8140 	beq.w	800277a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80024fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002502:	429a      	cmp	r2, r3
 8002504:	f080 8139 	bcs.w	800277a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800250e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800251a:	f000 8088 	beq.w	800262e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	330c      	adds	r3, #12
 8002524:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002528:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800252c:	e853 3f00 	ldrex	r3, [r3]
 8002530:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002534:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002538:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800253c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	330c      	adds	r3, #12
 8002546:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800254a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800254e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002552:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002556:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800255a:	e841 2300 	strex	r3, r2, [r1]
 800255e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002562:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002566:	2b00      	cmp	r3, #0
 8002568:	d1d9      	bne.n	800251e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	3314      	adds	r3, #20
 8002570:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002572:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002574:	e853 3f00 	ldrex	r3, [r3]
 8002578:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800257a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800257c:	f023 0301 	bic.w	r3, r3, #1
 8002580:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	3314      	adds	r3, #20
 800258a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800258e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002592:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002594:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002596:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800259a:	e841 2300 	strex	r3, r2, [r1]
 800259e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80025a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1e1      	bne.n	800256a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	3314      	adds	r3, #20
 80025ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025b0:	e853 3f00 	ldrex	r3, [r3]
 80025b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80025b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80025bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	3314      	adds	r3, #20
 80025c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80025ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80025cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80025d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80025d2:	e841 2300 	strex	r3, r2, [r1]
 80025d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80025d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1e3      	bne.n	80025a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2220      	movs	r2, #32
 80025e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	330c      	adds	r3, #12
 80025f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025f6:	e853 3f00 	ldrex	r3, [r3]
 80025fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80025fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025fe:	f023 0310 	bic.w	r3, r3, #16
 8002602:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	330c      	adds	r3, #12
 800260c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002610:	65ba      	str	r2, [r7, #88]	; 0x58
 8002612:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002614:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002616:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002618:	e841 2300 	strex	r3, r2, [r1]
 800261c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800261e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1e3      	bne.n	80025ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002628:	4618      	mov	r0, r3
 800262a:	f7fe feae 	bl	800138a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002636:	b29b      	uxth	r3, r3
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	b29b      	uxth	r3, r3
 800263c:	4619      	mov	r1, r3
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f000 f8c0 	bl	80027c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002644:	e099      	b.n	800277a <HAL_UART_IRQHandler+0x50e>
 8002646:	bf00      	nop
 8002648:	0800297f 	.word	0x0800297f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002654:	b29b      	uxth	r3, r3
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002660:	b29b      	uxth	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	f000 808b 	beq.w	800277e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002668:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800266c:	2b00      	cmp	r3, #0
 800266e:	f000 8086 	beq.w	800277e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	330c      	adds	r3, #12
 8002678:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800267a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800267c:	e853 3f00 	ldrex	r3, [r3]
 8002680:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002684:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002688:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	330c      	adds	r3, #12
 8002692:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002696:	647a      	str	r2, [r7, #68]	; 0x44
 8002698:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800269a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800269c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800269e:	e841 2300 	strex	r3, r2, [r1]
 80026a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80026a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d1e3      	bne.n	8002672 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	3314      	adds	r3, #20
 80026b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b4:	e853 3f00 	ldrex	r3, [r3]
 80026b8:	623b      	str	r3, [r7, #32]
   return(result);
 80026ba:	6a3b      	ldr	r3, [r7, #32]
 80026bc:	f023 0301 	bic.w	r3, r3, #1
 80026c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	3314      	adds	r3, #20
 80026ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80026ce:	633a      	str	r2, [r7, #48]	; 0x30
 80026d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80026d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80026d6:	e841 2300 	strex	r3, r2, [r1]
 80026da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80026dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d1e3      	bne.n	80026aa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2220      	movs	r2, #32
 80026e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	330c      	adds	r3, #12
 80026f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026f8:	693b      	ldr	r3, [r7, #16]
 80026fa:	e853 3f00 	ldrex	r3, [r3]
 80026fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	f023 0310 	bic.w	r3, r3, #16
 8002706:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	330c      	adds	r3, #12
 8002710:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002714:	61fa      	str	r2, [r7, #28]
 8002716:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002718:	69b9      	ldr	r1, [r7, #24]
 800271a:	69fa      	ldr	r2, [r7, #28]
 800271c:	e841 2300 	strex	r3, r2, [r1]
 8002720:	617b      	str	r3, [r7, #20]
   return(result);
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1e3      	bne.n	80026f0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002728:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800272c:	4619      	mov	r1, r3
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f848 	bl	80027c4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002734:	e023      	b.n	800277e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800273a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800273e:	2b00      	cmp	r3, #0
 8002740:	d009      	beq.n	8002756 <HAL_UART_IRQHandler+0x4ea>
 8002742:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 f929 	bl	80029a6 <UART_Transmit_IT>
    return;
 8002754:	e014      	b.n	8002780 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800275a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00e      	beq.n	8002780 <HAL_UART_IRQHandler+0x514>
 8002762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800276a:	2b00      	cmp	r3, #0
 800276c:	d008      	beq.n	8002780 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f000 f969 	bl	8002a46 <UART_EndTransmit_IT>
    return;
 8002774:	e004      	b.n	8002780 <HAL_UART_IRQHandler+0x514>
    return;
 8002776:	bf00      	nop
 8002778:	e002      	b.n	8002780 <HAL_UART_IRQHandler+0x514>
      return;
 800277a:	bf00      	nop
 800277c:	e000      	b.n	8002780 <HAL_UART_IRQHandler+0x514>
      return;
 800277e:	bf00      	nop
  }
}
 8002780:	37e8      	adds	r7, #232	; 0xe8
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop

08002788 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002788:	b480      	push	{r7}
 800278a:	b083      	sub	sp, #12
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80027a4:	bf00      	nop
 80027a6:	370c      	adds	r7, #12
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr

080027b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b083      	sub	sp, #12
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80027b8:	bf00      	nop
 80027ba:	370c      	adds	r7, #12
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b083      	sub	sp, #12
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	460b      	mov	r3, r1
 80027ce:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80027d0:	bf00      	nop
 80027d2:	370c      	adds	r7, #12
 80027d4:	46bd      	mov	sp, r7
 80027d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027da:	4770      	bx	lr

080027dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b090      	sub	sp, #64	; 0x40
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	60f8      	str	r0, [r7, #12]
 80027e4:	60b9      	str	r1, [r7, #8]
 80027e6:	603b      	str	r3, [r7, #0]
 80027e8:	4613      	mov	r3, r2
 80027ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027ec:	e050      	b.n	8002890 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d04c      	beq.n	8002890 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80027f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d007      	beq.n	800280c <UART_WaitOnFlagUntilTimeout+0x30>
 80027fc:	f7fe fc84 	bl	8001108 <HAL_GetTick>
 8002800:	4602      	mov	r2, r0
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	1ad3      	subs	r3, r2, r3
 8002806:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002808:	429a      	cmp	r2, r3
 800280a:	d241      	bcs.n	8002890 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	330c      	adds	r3, #12
 8002812:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002816:	e853 3f00 	ldrex	r3, [r3]
 800281a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800281c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002822:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	330c      	adds	r3, #12
 800282a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800282c:	637a      	str	r2, [r7, #52]	; 0x34
 800282e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002830:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002832:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002834:	e841 2300 	strex	r3, r2, [r1]
 8002838:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800283a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800283c:	2b00      	cmp	r3, #0
 800283e:	d1e5      	bne.n	800280c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	3314      	adds	r3, #20
 8002846:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	e853 3f00 	ldrex	r3, [r3]
 800284e:	613b      	str	r3, [r7, #16]
   return(result);
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	f023 0301 	bic.w	r3, r3, #1
 8002856:	63bb      	str	r3, [r7, #56]	; 0x38
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	3314      	adds	r3, #20
 800285e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002860:	623a      	str	r2, [r7, #32]
 8002862:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002864:	69f9      	ldr	r1, [r7, #28]
 8002866:	6a3a      	ldr	r2, [r7, #32]
 8002868:	e841 2300 	strex	r3, r2, [r1]
 800286c:	61bb      	str	r3, [r7, #24]
   return(result);
 800286e:	69bb      	ldr	r3, [r7, #24]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d1e5      	bne.n	8002840 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2220      	movs	r2, #32
 8002878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2220      	movs	r2, #32
 8002880:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800288c:	2303      	movs	r3, #3
 800288e:	e00f      	b.n	80028b0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	4013      	ands	r3, r2
 800289a:	68ba      	ldr	r2, [r7, #8]
 800289c:	429a      	cmp	r2, r3
 800289e:	bf0c      	ite	eq
 80028a0:	2301      	moveq	r3, #1
 80028a2:	2300      	movne	r3, #0
 80028a4:	b2db      	uxtb	r3, r3
 80028a6:	461a      	mov	r2, r3
 80028a8:	79fb      	ldrb	r3, [r7, #7]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d09f      	beq.n	80027ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80028ae:	2300      	movs	r3, #0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3740      	adds	r7, #64	; 0x40
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b095      	sub	sp, #84	; 0x54
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	330c      	adds	r3, #12
 80028c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80028ca:	e853 3f00 	ldrex	r3, [r3]
 80028ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80028d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80028d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80028d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	330c      	adds	r3, #12
 80028de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028e0:	643a      	str	r2, [r7, #64]	; 0x40
 80028e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80028e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80028e8:	e841 2300 	strex	r3, r2, [r1]
 80028ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80028ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d1e5      	bne.n	80028c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	3314      	adds	r3, #20
 80028fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028fc:	6a3b      	ldr	r3, [r7, #32]
 80028fe:	e853 3f00 	ldrex	r3, [r3]
 8002902:	61fb      	str	r3, [r7, #28]
   return(result);
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	f023 0301 	bic.w	r3, r3, #1
 800290a:	64bb      	str	r3, [r7, #72]	; 0x48
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	3314      	adds	r3, #20
 8002912:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002914:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002916:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002918:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800291a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800291c:	e841 2300 	strex	r3, r2, [r1]
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1e5      	bne.n	80028f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292c:	2b01      	cmp	r3, #1
 800292e:	d119      	bne.n	8002964 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	330c      	adds	r3, #12
 8002936:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	e853 3f00 	ldrex	r3, [r3]
 800293e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	f023 0310 	bic.w	r3, r3, #16
 8002946:	647b      	str	r3, [r7, #68]	; 0x44
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	330c      	adds	r3, #12
 800294e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002950:	61ba      	str	r2, [r7, #24]
 8002952:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002954:	6979      	ldr	r1, [r7, #20]
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	e841 2300 	strex	r3, r2, [r1]
 800295c:	613b      	str	r3, [r7, #16]
   return(result);
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d1e5      	bne.n	8002930 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2220      	movs	r2, #32
 8002968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002972:	bf00      	nop
 8002974:	3754      	adds	r7, #84	; 0x54
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800297e:	b580      	push	{r7, lr}
 8002980:	b084      	sub	sp, #16
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800298a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	2200      	movs	r2, #0
 8002990:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	2200      	movs	r2, #0
 8002996:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f7ff ff09 	bl	80027b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800299e:	bf00      	nop
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b085      	sub	sp, #20
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b21      	cmp	r3, #33	; 0x21
 80029b8:	d13e      	bne.n	8002a38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029c2:	d114      	bne.n	80029ee <UART_Transmit_IT+0x48>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d110      	bne.n	80029ee <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6a1b      	ldr	r3, [r3, #32]
 80029d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	881b      	ldrh	r3, [r3, #0]
 80029d6:	461a      	mov	r2, r3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	1c9a      	adds	r2, r3, #2
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	621a      	str	r2, [r3, #32]
 80029ec:	e008      	b.n	8002a00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6a1b      	ldr	r3, [r3, #32]
 80029f2:	1c59      	adds	r1, r3, #1
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	6211      	str	r1, [r2, #32]
 80029f8:	781a      	ldrb	r2, [r3, #0]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	3b01      	subs	r3, #1
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d10f      	bne.n	8002a34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68da      	ldr	r2, [r3, #12]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	68da      	ldr	r2, [r3, #12]
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002a34:	2300      	movs	r3, #0
 8002a36:	e000      	b.n	8002a3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002a38:	2302      	movs	r3, #2
  }
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3714      	adds	r7, #20
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr

08002a46 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002a46:	b580      	push	{r7, lr}
 8002a48:	b082      	sub	sp, #8
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68da      	ldr	r2, [r3, #12]
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a5c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2220      	movs	r2, #32
 8002a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7ff fe8e 	bl	8002788 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	3708      	adds	r7, #8
 8002a72:	46bd      	mov	sp, r7
 8002a74:	bd80      	pop	{r7, pc}

08002a76 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002a76:	b580      	push	{r7, lr}
 8002a78:	b08c      	sub	sp, #48	; 0x30
 8002a7a:	af00      	add	r7, sp, #0
 8002a7c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b22      	cmp	r3, #34	; 0x22
 8002a88:	f040 80ab 	bne.w	8002be2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a94:	d117      	bne.n	8002ac6 <UART_Receive_IT+0x50>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	691b      	ldr	r3, [r3, #16]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d113      	bne.n	8002ac6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aa6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ab4:	b29a      	uxth	r2, r3
 8002ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ab8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002abe:	1c9a      	adds	r2, r3, #2
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	629a      	str	r2, [r3, #40]	; 0x28
 8002ac4:	e026      	b.n	8002b14 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002acc:	2300      	movs	r3, #0
 8002ace:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ad8:	d007      	beq.n	8002aea <UART_Receive_IT+0x74>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10a      	bne.n	8002af8 <UART_Receive_IT+0x82>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d106      	bne.n	8002af8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	b2da      	uxtb	r2, r3
 8002af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002af4:	701a      	strb	r2, [r3, #0]
 8002af6:	e008      	b.n	8002b0a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b08:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b0e:	1c5a      	adds	r2, r3, #1
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002b18:	b29b      	uxth	r3, r3
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	4619      	mov	r1, r3
 8002b22:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d15a      	bne.n	8002bde <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0220 	bic.w	r2, r2, #32
 8002b36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	68da      	ldr	r2, [r3, #12]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	695a      	ldr	r2, [r3, #20]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 0201 	bic.w	r2, r2, #1
 8002b56:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d135      	bne.n	8002bd4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	330c      	adds	r3, #12
 8002b74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	e853 3f00 	ldrex	r3, [r3]
 8002b7c:	613b      	str	r3, [r7, #16]
   return(result);
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	f023 0310 	bic.w	r3, r3, #16
 8002b84:	627b      	str	r3, [r7, #36]	; 0x24
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	330c      	adds	r3, #12
 8002b8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b8e:	623a      	str	r2, [r7, #32]
 8002b90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b92:	69f9      	ldr	r1, [r7, #28]
 8002b94:	6a3a      	ldr	r2, [r7, #32]
 8002b96:	e841 2300 	strex	r3, r2, [r1]
 8002b9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1e5      	bne.n	8002b6e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0310 	and.w	r3, r3, #16
 8002bac:	2b10      	cmp	r3, #16
 8002bae:	d10a      	bne.n	8002bc6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60fb      	str	r3, [r7, #12]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	60fb      	str	r3, [r7, #12]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002bca:	4619      	mov	r1, r3
 8002bcc:	6878      	ldr	r0, [r7, #4]
 8002bce:	f7ff fdf9 	bl	80027c4 <HAL_UARTEx_RxEventCallback>
 8002bd2:	e002      	b.n	8002bda <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002bd4:	6878      	ldr	r0, [r7, #4]
 8002bd6:	f7ff fde1 	bl	800279c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	e002      	b.n	8002be4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8002bde:	2300      	movs	r3, #0
 8002be0:	e000      	b.n	8002be4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8002be2:	2302      	movs	r3, #2
  }
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3730      	adds	r7, #48	; 0x30
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bf0:	b09f      	sub	sp, #124	; 0x7c
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002bf6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002c00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c02:	68d9      	ldr	r1, [r3, #12]
 8002c04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c06:	681a      	ldr	r2, [r3, #0]
 8002c08:	ea40 0301 	orr.w	r3, r0, r1
 8002c0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002c0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c10:	689a      	ldr	r2, [r3, #8]
 8002c12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c14:	691b      	ldr	r3, [r3, #16]
 8002c16:	431a      	orrs	r2, r3
 8002c18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	431a      	orrs	r2, r3
 8002c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c20:	69db      	ldr	r3, [r3, #28]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002c26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002c30:	f021 010c 	bic.w	r1, r1, #12
 8002c34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002c3a:	430b      	orrs	r3, r1
 8002c3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002c3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002c48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c4a:	6999      	ldr	r1, [r3, #24]
 8002c4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	ea40 0301 	orr.w	r3, r0, r1
 8002c54:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002c56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	4bc5      	ldr	r3, [pc, #788]	; (8002f70 <UART_SetConfig+0x384>)
 8002c5c:	429a      	cmp	r2, r3
 8002c5e:	d004      	beq.n	8002c6a <UART_SetConfig+0x7e>
 8002c60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	4bc3      	ldr	r3, [pc, #780]	; (8002f74 <UART_SetConfig+0x388>)
 8002c66:	429a      	cmp	r2, r3
 8002c68:	d103      	bne.n	8002c72 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002c6a:	f7ff fa0b 	bl	8002084 <HAL_RCC_GetPCLK2Freq>
 8002c6e:	6778      	str	r0, [r7, #116]	; 0x74
 8002c70:	e002      	b.n	8002c78 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002c72:	f7ff f9f3 	bl	800205c <HAL_RCC_GetPCLK1Freq>
 8002c76:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c7a:	69db      	ldr	r3, [r3, #28]
 8002c7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c80:	f040 80b6 	bne.w	8002df0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002c84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c86:	461c      	mov	r4, r3
 8002c88:	f04f 0500 	mov.w	r5, #0
 8002c8c:	4622      	mov	r2, r4
 8002c8e:	462b      	mov	r3, r5
 8002c90:	1891      	adds	r1, r2, r2
 8002c92:	6439      	str	r1, [r7, #64]	; 0x40
 8002c94:	415b      	adcs	r3, r3
 8002c96:	647b      	str	r3, [r7, #68]	; 0x44
 8002c98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002c9c:	1912      	adds	r2, r2, r4
 8002c9e:	eb45 0303 	adc.w	r3, r5, r3
 8002ca2:	f04f 0000 	mov.w	r0, #0
 8002ca6:	f04f 0100 	mov.w	r1, #0
 8002caa:	00d9      	lsls	r1, r3, #3
 8002cac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002cb0:	00d0      	lsls	r0, r2, #3
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	1911      	adds	r1, r2, r4
 8002cb8:	6639      	str	r1, [r7, #96]	; 0x60
 8002cba:	416b      	adcs	r3, r5
 8002cbc:	667b      	str	r3, [r7, #100]	; 0x64
 8002cbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	461a      	mov	r2, r3
 8002cc4:	f04f 0300 	mov.w	r3, #0
 8002cc8:	1891      	adds	r1, r2, r2
 8002cca:	63b9      	str	r1, [r7, #56]	; 0x38
 8002ccc:	415b      	adcs	r3, r3
 8002cce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002cd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002cd4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002cd8:	f7fd faca 	bl	8000270 <__aeabi_uldivmod>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	460b      	mov	r3, r1
 8002ce0:	4ba5      	ldr	r3, [pc, #660]	; (8002f78 <UART_SetConfig+0x38c>)
 8002ce2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ce6:	095b      	lsrs	r3, r3, #5
 8002ce8:	011e      	lsls	r6, r3, #4
 8002cea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cec:	461c      	mov	r4, r3
 8002cee:	f04f 0500 	mov.w	r5, #0
 8002cf2:	4622      	mov	r2, r4
 8002cf4:	462b      	mov	r3, r5
 8002cf6:	1891      	adds	r1, r2, r2
 8002cf8:	6339      	str	r1, [r7, #48]	; 0x30
 8002cfa:	415b      	adcs	r3, r3
 8002cfc:	637b      	str	r3, [r7, #52]	; 0x34
 8002cfe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002d02:	1912      	adds	r2, r2, r4
 8002d04:	eb45 0303 	adc.w	r3, r5, r3
 8002d08:	f04f 0000 	mov.w	r0, #0
 8002d0c:	f04f 0100 	mov.w	r1, #0
 8002d10:	00d9      	lsls	r1, r3, #3
 8002d12:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d16:	00d0      	lsls	r0, r2, #3
 8002d18:	4602      	mov	r2, r0
 8002d1a:	460b      	mov	r3, r1
 8002d1c:	1911      	adds	r1, r2, r4
 8002d1e:	65b9      	str	r1, [r7, #88]	; 0x58
 8002d20:	416b      	adcs	r3, r5
 8002d22:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002d24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	461a      	mov	r2, r3
 8002d2a:	f04f 0300 	mov.w	r3, #0
 8002d2e:	1891      	adds	r1, r2, r2
 8002d30:	62b9      	str	r1, [r7, #40]	; 0x28
 8002d32:	415b      	adcs	r3, r3
 8002d34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002d3a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002d3e:	f7fd fa97 	bl	8000270 <__aeabi_uldivmod>
 8002d42:	4602      	mov	r2, r0
 8002d44:	460b      	mov	r3, r1
 8002d46:	4b8c      	ldr	r3, [pc, #560]	; (8002f78 <UART_SetConfig+0x38c>)
 8002d48:	fba3 1302 	umull	r1, r3, r3, r2
 8002d4c:	095b      	lsrs	r3, r3, #5
 8002d4e:	2164      	movs	r1, #100	; 0x64
 8002d50:	fb01 f303 	mul.w	r3, r1, r3
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	00db      	lsls	r3, r3, #3
 8002d58:	3332      	adds	r3, #50	; 0x32
 8002d5a:	4a87      	ldr	r2, [pc, #540]	; (8002f78 <UART_SetConfig+0x38c>)
 8002d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d60:	095b      	lsrs	r3, r3, #5
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d68:	441e      	add	r6, r3
 8002d6a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f04f 0100 	mov.w	r1, #0
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	1894      	adds	r4, r2, r2
 8002d78:	623c      	str	r4, [r7, #32]
 8002d7a:	415b      	adcs	r3, r3
 8002d7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002d7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002d82:	1812      	adds	r2, r2, r0
 8002d84:	eb41 0303 	adc.w	r3, r1, r3
 8002d88:	f04f 0400 	mov.w	r4, #0
 8002d8c:	f04f 0500 	mov.w	r5, #0
 8002d90:	00dd      	lsls	r5, r3, #3
 8002d92:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002d96:	00d4      	lsls	r4, r2, #3
 8002d98:	4622      	mov	r2, r4
 8002d9a:	462b      	mov	r3, r5
 8002d9c:	1814      	adds	r4, r2, r0
 8002d9e:	653c      	str	r4, [r7, #80]	; 0x50
 8002da0:	414b      	adcs	r3, r1
 8002da2:	657b      	str	r3, [r7, #84]	; 0x54
 8002da4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	461a      	mov	r2, r3
 8002daa:	f04f 0300 	mov.w	r3, #0
 8002dae:	1891      	adds	r1, r2, r2
 8002db0:	61b9      	str	r1, [r7, #24]
 8002db2:	415b      	adcs	r3, r3
 8002db4:	61fb      	str	r3, [r7, #28]
 8002db6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002dba:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002dbe:	f7fd fa57 	bl	8000270 <__aeabi_uldivmod>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	4b6c      	ldr	r3, [pc, #432]	; (8002f78 <UART_SetConfig+0x38c>)
 8002dc8:	fba3 1302 	umull	r1, r3, r3, r2
 8002dcc:	095b      	lsrs	r3, r3, #5
 8002dce:	2164      	movs	r1, #100	; 0x64
 8002dd0:	fb01 f303 	mul.w	r3, r1, r3
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	00db      	lsls	r3, r3, #3
 8002dd8:	3332      	adds	r3, #50	; 0x32
 8002dda:	4a67      	ldr	r2, [pc, #412]	; (8002f78 <UART_SetConfig+0x38c>)
 8002ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8002de0:	095b      	lsrs	r3, r3, #5
 8002de2:	f003 0207 	and.w	r2, r3, #7
 8002de6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4432      	add	r2, r6
 8002dec:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002dee:	e0b9      	b.n	8002f64 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002df0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002df2:	461c      	mov	r4, r3
 8002df4:	f04f 0500 	mov.w	r5, #0
 8002df8:	4622      	mov	r2, r4
 8002dfa:	462b      	mov	r3, r5
 8002dfc:	1891      	adds	r1, r2, r2
 8002dfe:	6139      	str	r1, [r7, #16]
 8002e00:	415b      	adcs	r3, r3
 8002e02:	617b      	str	r3, [r7, #20]
 8002e04:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002e08:	1912      	adds	r2, r2, r4
 8002e0a:	eb45 0303 	adc.w	r3, r5, r3
 8002e0e:	f04f 0000 	mov.w	r0, #0
 8002e12:	f04f 0100 	mov.w	r1, #0
 8002e16:	00d9      	lsls	r1, r3, #3
 8002e18:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002e1c:	00d0      	lsls	r0, r2, #3
 8002e1e:	4602      	mov	r2, r0
 8002e20:	460b      	mov	r3, r1
 8002e22:	eb12 0804 	adds.w	r8, r2, r4
 8002e26:	eb43 0905 	adc.w	r9, r3, r5
 8002e2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f04f 0100 	mov.w	r1, #0
 8002e34:	f04f 0200 	mov.w	r2, #0
 8002e38:	f04f 0300 	mov.w	r3, #0
 8002e3c:	008b      	lsls	r3, r1, #2
 8002e3e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002e42:	0082      	lsls	r2, r0, #2
 8002e44:	4640      	mov	r0, r8
 8002e46:	4649      	mov	r1, r9
 8002e48:	f7fd fa12 	bl	8000270 <__aeabi_uldivmod>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	460b      	mov	r3, r1
 8002e50:	4b49      	ldr	r3, [pc, #292]	; (8002f78 <UART_SetConfig+0x38c>)
 8002e52:	fba3 2302 	umull	r2, r3, r3, r2
 8002e56:	095b      	lsrs	r3, r3, #5
 8002e58:	011e      	lsls	r6, r3, #4
 8002e5a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	f04f 0100 	mov.w	r1, #0
 8002e62:	4602      	mov	r2, r0
 8002e64:	460b      	mov	r3, r1
 8002e66:	1894      	adds	r4, r2, r2
 8002e68:	60bc      	str	r4, [r7, #8]
 8002e6a:	415b      	adcs	r3, r3
 8002e6c:	60fb      	str	r3, [r7, #12]
 8002e6e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e72:	1812      	adds	r2, r2, r0
 8002e74:	eb41 0303 	adc.w	r3, r1, r3
 8002e78:	f04f 0400 	mov.w	r4, #0
 8002e7c:	f04f 0500 	mov.w	r5, #0
 8002e80:	00dd      	lsls	r5, r3, #3
 8002e82:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002e86:	00d4      	lsls	r4, r2, #3
 8002e88:	4622      	mov	r2, r4
 8002e8a:	462b      	mov	r3, r5
 8002e8c:	1814      	adds	r4, r2, r0
 8002e8e:	64bc      	str	r4, [r7, #72]	; 0x48
 8002e90:	414b      	adcs	r3, r1
 8002e92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f04f 0100 	mov.w	r1, #0
 8002e9e:	f04f 0200 	mov.w	r2, #0
 8002ea2:	f04f 0300 	mov.w	r3, #0
 8002ea6:	008b      	lsls	r3, r1, #2
 8002ea8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002eac:	0082      	lsls	r2, r0, #2
 8002eae:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002eb2:	f7fd f9dd 	bl	8000270 <__aeabi_uldivmod>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	4b2f      	ldr	r3, [pc, #188]	; (8002f78 <UART_SetConfig+0x38c>)
 8002ebc:	fba3 1302 	umull	r1, r3, r3, r2
 8002ec0:	095b      	lsrs	r3, r3, #5
 8002ec2:	2164      	movs	r1, #100	; 0x64
 8002ec4:	fb01 f303 	mul.w	r3, r1, r3
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	011b      	lsls	r3, r3, #4
 8002ecc:	3332      	adds	r3, #50	; 0x32
 8002ece:	4a2a      	ldr	r2, [pc, #168]	; (8002f78 <UART_SetConfig+0x38c>)
 8002ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ed4:	095b      	lsrs	r3, r3, #5
 8002ed6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002eda:	441e      	add	r6, r3
 8002edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f04f 0100 	mov.w	r1, #0
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	460b      	mov	r3, r1
 8002ee8:	1894      	adds	r4, r2, r2
 8002eea:	603c      	str	r4, [r7, #0]
 8002eec:	415b      	adcs	r3, r3
 8002eee:	607b      	str	r3, [r7, #4]
 8002ef0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ef4:	1812      	adds	r2, r2, r0
 8002ef6:	eb41 0303 	adc.w	r3, r1, r3
 8002efa:	f04f 0400 	mov.w	r4, #0
 8002efe:	f04f 0500 	mov.w	r5, #0
 8002f02:	00dd      	lsls	r5, r3, #3
 8002f04:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002f08:	00d4      	lsls	r4, r2, #3
 8002f0a:	4622      	mov	r2, r4
 8002f0c:	462b      	mov	r3, r5
 8002f0e:	eb12 0a00 	adds.w	sl, r2, r0
 8002f12:	eb43 0b01 	adc.w	fp, r3, r1
 8002f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f04f 0100 	mov.w	r1, #0
 8002f20:	f04f 0200 	mov.w	r2, #0
 8002f24:	f04f 0300 	mov.w	r3, #0
 8002f28:	008b      	lsls	r3, r1, #2
 8002f2a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002f2e:	0082      	lsls	r2, r0, #2
 8002f30:	4650      	mov	r0, sl
 8002f32:	4659      	mov	r1, fp
 8002f34:	f7fd f99c 	bl	8000270 <__aeabi_uldivmod>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	4b0e      	ldr	r3, [pc, #56]	; (8002f78 <UART_SetConfig+0x38c>)
 8002f3e:	fba3 1302 	umull	r1, r3, r3, r2
 8002f42:	095b      	lsrs	r3, r3, #5
 8002f44:	2164      	movs	r1, #100	; 0x64
 8002f46:	fb01 f303 	mul.w	r3, r1, r3
 8002f4a:	1ad3      	subs	r3, r2, r3
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	3332      	adds	r3, #50	; 0x32
 8002f50:	4a09      	ldr	r2, [pc, #36]	; (8002f78 <UART_SetConfig+0x38c>)
 8002f52:	fba2 2303 	umull	r2, r3, r2, r3
 8002f56:	095b      	lsrs	r3, r3, #5
 8002f58:	f003 020f 	and.w	r2, r3, #15
 8002f5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4432      	add	r2, r6
 8002f62:	609a      	str	r2, [r3, #8]
}
 8002f64:	bf00      	nop
 8002f66:	377c      	adds	r7, #124	; 0x7c
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f6e:	bf00      	nop
 8002f70:	40011000 	.word	0x40011000
 8002f74:	40011400 	.word	0x40011400
 8002f78:	51eb851f 	.word	0x51eb851f

08002f7c <__errno>:
 8002f7c:	4b01      	ldr	r3, [pc, #4]	; (8002f84 <__errno+0x8>)
 8002f7e:	6818      	ldr	r0, [r3, #0]
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	20000014 	.word	0x20000014

08002f88 <__libc_init_array>:
 8002f88:	b570      	push	{r4, r5, r6, lr}
 8002f8a:	4d0d      	ldr	r5, [pc, #52]	; (8002fc0 <__libc_init_array+0x38>)
 8002f8c:	4c0d      	ldr	r4, [pc, #52]	; (8002fc4 <__libc_init_array+0x3c>)
 8002f8e:	1b64      	subs	r4, r4, r5
 8002f90:	10a4      	asrs	r4, r4, #2
 8002f92:	2600      	movs	r6, #0
 8002f94:	42a6      	cmp	r6, r4
 8002f96:	d109      	bne.n	8002fac <__libc_init_array+0x24>
 8002f98:	4d0b      	ldr	r5, [pc, #44]	; (8002fc8 <__libc_init_array+0x40>)
 8002f9a:	4c0c      	ldr	r4, [pc, #48]	; (8002fcc <__libc_init_array+0x44>)
 8002f9c:	f001 f9be 	bl	800431c <_init>
 8002fa0:	1b64      	subs	r4, r4, r5
 8002fa2:	10a4      	asrs	r4, r4, #2
 8002fa4:	2600      	movs	r6, #0
 8002fa6:	42a6      	cmp	r6, r4
 8002fa8:	d105      	bne.n	8002fb6 <__libc_init_array+0x2e>
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
 8002fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fb0:	4798      	blx	r3
 8002fb2:	3601      	adds	r6, #1
 8002fb4:	e7ee      	b.n	8002f94 <__libc_init_array+0xc>
 8002fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fba:	4798      	blx	r3
 8002fbc:	3601      	adds	r6, #1
 8002fbe:	e7f2      	b.n	8002fa6 <__libc_init_array+0x1e>
 8002fc0:	08004518 	.word	0x08004518
 8002fc4:	08004518 	.word	0x08004518
 8002fc8:	08004518 	.word	0x08004518
 8002fcc:	0800451c 	.word	0x0800451c

08002fd0 <memset>:
 8002fd0:	4402      	add	r2, r0
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d100      	bne.n	8002fda <memset+0xa>
 8002fd8:	4770      	bx	lr
 8002fda:	f803 1b01 	strb.w	r1, [r3], #1
 8002fde:	e7f9      	b.n	8002fd4 <memset+0x4>

08002fe0 <iprintf>:
 8002fe0:	b40f      	push	{r0, r1, r2, r3}
 8002fe2:	4b0a      	ldr	r3, [pc, #40]	; (800300c <iprintf+0x2c>)
 8002fe4:	b513      	push	{r0, r1, r4, lr}
 8002fe6:	681c      	ldr	r4, [r3, #0]
 8002fe8:	b124      	cbz	r4, 8002ff4 <iprintf+0x14>
 8002fea:	69a3      	ldr	r3, [r4, #24]
 8002fec:	b913      	cbnz	r3, 8002ff4 <iprintf+0x14>
 8002fee:	4620      	mov	r0, r4
 8002ff0:	f000 fa7e 	bl	80034f0 <__sinit>
 8002ff4:	ab05      	add	r3, sp, #20
 8002ff6:	9a04      	ldr	r2, [sp, #16]
 8002ff8:	68a1      	ldr	r1, [r4, #8]
 8002ffa:	9301      	str	r3, [sp, #4]
 8002ffc:	4620      	mov	r0, r4
 8002ffe:	f000 fdab 	bl	8003b58 <_vfiprintf_r>
 8003002:	b002      	add	sp, #8
 8003004:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003008:	b004      	add	sp, #16
 800300a:	4770      	bx	lr
 800300c:	20000014 	.word	0x20000014

08003010 <_puts_r>:
 8003010:	b570      	push	{r4, r5, r6, lr}
 8003012:	460e      	mov	r6, r1
 8003014:	4605      	mov	r5, r0
 8003016:	b118      	cbz	r0, 8003020 <_puts_r+0x10>
 8003018:	6983      	ldr	r3, [r0, #24]
 800301a:	b90b      	cbnz	r3, 8003020 <_puts_r+0x10>
 800301c:	f000 fa68 	bl	80034f0 <__sinit>
 8003020:	69ab      	ldr	r3, [r5, #24]
 8003022:	68ac      	ldr	r4, [r5, #8]
 8003024:	b913      	cbnz	r3, 800302c <_puts_r+0x1c>
 8003026:	4628      	mov	r0, r5
 8003028:	f000 fa62 	bl	80034f0 <__sinit>
 800302c:	4b2c      	ldr	r3, [pc, #176]	; (80030e0 <_puts_r+0xd0>)
 800302e:	429c      	cmp	r4, r3
 8003030:	d120      	bne.n	8003074 <_puts_r+0x64>
 8003032:	686c      	ldr	r4, [r5, #4]
 8003034:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003036:	07db      	lsls	r3, r3, #31
 8003038:	d405      	bmi.n	8003046 <_puts_r+0x36>
 800303a:	89a3      	ldrh	r3, [r4, #12]
 800303c:	0598      	lsls	r0, r3, #22
 800303e:	d402      	bmi.n	8003046 <_puts_r+0x36>
 8003040:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003042:	f000 faf3 	bl	800362c <__retarget_lock_acquire_recursive>
 8003046:	89a3      	ldrh	r3, [r4, #12]
 8003048:	0719      	lsls	r1, r3, #28
 800304a:	d51d      	bpl.n	8003088 <_puts_r+0x78>
 800304c:	6923      	ldr	r3, [r4, #16]
 800304e:	b1db      	cbz	r3, 8003088 <_puts_r+0x78>
 8003050:	3e01      	subs	r6, #1
 8003052:	68a3      	ldr	r3, [r4, #8]
 8003054:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003058:	3b01      	subs	r3, #1
 800305a:	60a3      	str	r3, [r4, #8]
 800305c:	bb39      	cbnz	r1, 80030ae <_puts_r+0x9e>
 800305e:	2b00      	cmp	r3, #0
 8003060:	da38      	bge.n	80030d4 <_puts_r+0xc4>
 8003062:	4622      	mov	r2, r4
 8003064:	210a      	movs	r1, #10
 8003066:	4628      	mov	r0, r5
 8003068:	f000 f868 	bl	800313c <__swbuf_r>
 800306c:	3001      	adds	r0, #1
 800306e:	d011      	beq.n	8003094 <_puts_r+0x84>
 8003070:	250a      	movs	r5, #10
 8003072:	e011      	b.n	8003098 <_puts_r+0x88>
 8003074:	4b1b      	ldr	r3, [pc, #108]	; (80030e4 <_puts_r+0xd4>)
 8003076:	429c      	cmp	r4, r3
 8003078:	d101      	bne.n	800307e <_puts_r+0x6e>
 800307a:	68ac      	ldr	r4, [r5, #8]
 800307c:	e7da      	b.n	8003034 <_puts_r+0x24>
 800307e:	4b1a      	ldr	r3, [pc, #104]	; (80030e8 <_puts_r+0xd8>)
 8003080:	429c      	cmp	r4, r3
 8003082:	bf08      	it	eq
 8003084:	68ec      	ldreq	r4, [r5, #12]
 8003086:	e7d5      	b.n	8003034 <_puts_r+0x24>
 8003088:	4621      	mov	r1, r4
 800308a:	4628      	mov	r0, r5
 800308c:	f000 f8a8 	bl	80031e0 <__swsetup_r>
 8003090:	2800      	cmp	r0, #0
 8003092:	d0dd      	beq.n	8003050 <_puts_r+0x40>
 8003094:	f04f 35ff 	mov.w	r5, #4294967295
 8003098:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800309a:	07da      	lsls	r2, r3, #31
 800309c:	d405      	bmi.n	80030aa <_puts_r+0x9a>
 800309e:	89a3      	ldrh	r3, [r4, #12]
 80030a0:	059b      	lsls	r3, r3, #22
 80030a2:	d402      	bmi.n	80030aa <_puts_r+0x9a>
 80030a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80030a6:	f000 fac2 	bl	800362e <__retarget_lock_release_recursive>
 80030aa:	4628      	mov	r0, r5
 80030ac:	bd70      	pop	{r4, r5, r6, pc}
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	da04      	bge.n	80030bc <_puts_r+0xac>
 80030b2:	69a2      	ldr	r2, [r4, #24]
 80030b4:	429a      	cmp	r2, r3
 80030b6:	dc06      	bgt.n	80030c6 <_puts_r+0xb6>
 80030b8:	290a      	cmp	r1, #10
 80030ba:	d004      	beq.n	80030c6 <_puts_r+0xb6>
 80030bc:	6823      	ldr	r3, [r4, #0]
 80030be:	1c5a      	adds	r2, r3, #1
 80030c0:	6022      	str	r2, [r4, #0]
 80030c2:	7019      	strb	r1, [r3, #0]
 80030c4:	e7c5      	b.n	8003052 <_puts_r+0x42>
 80030c6:	4622      	mov	r2, r4
 80030c8:	4628      	mov	r0, r5
 80030ca:	f000 f837 	bl	800313c <__swbuf_r>
 80030ce:	3001      	adds	r0, #1
 80030d0:	d1bf      	bne.n	8003052 <_puts_r+0x42>
 80030d2:	e7df      	b.n	8003094 <_puts_r+0x84>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	250a      	movs	r5, #10
 80030d8:	1c5a      	adds	r2, r3, #1
 80030da:	6022      	str	r2, [r4, #0]
 80030dc:	701d      	strb	r5, [r3, #0]
 80030de:	e7db      	b.n	8003098 <_puts_r+0x88>
 80030e0:	0800449c 	.word	0x0800449c
 80030e4:	080044bc 	.word	0x080044bc
 80030e8:	0800447c 	.word	0x0800447c

080030ec <puts>:
 80030ec:	4b02      	ldr	r3, [pc, #8]	; (80030f8 <puts+0xc>)
 80030ee:	4601      	mov	r1, r0
 80030f0:	6818      	ldr	r0, [r3, #0]
 80030f2:	f7ff bf8d 	b.w	8003010 <_puts_r>
 80030f6:	bf00      	nop
 80030f8:	20000014 	.word	0x20000014

080030fc <siprintf>:
 80030fc:	b40e      	push	{r1, r2, r3}
 80030fe:	b500      	push	{lr}
 8003100:	b09c      	sub	sp, #112	; 0x70
 8003102:	ab1d      	add	r3, sp, #116	; 0x74
 8003104:	9002      	str	r0, [sp, #8]
 8003106:	9006      	str	r0, [sp, #24]
 8003108:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800310c:	4809      	ldr	r0, [pc, #36]	; (8003134 <siprintf+0x38>)
 800310e:	9107      	str	r1, [sp, #28]
 8003110:	9104      	str	r1, [sp, #16]
 8003112:	4909      	ldr	r1, [pc, #36]	; (8003138 <siprintf+0x3c>)
 8003114:	f853 2b04 	ldr.w	r2, [r3], #4
 8003118:	9105      	str	r1, [sp, #20]
 800311a:	6800      	ldr	r0, [r0, #0]
 800311c:	9301      	str	r3, [sp, #4]
 800311e:	a902      	add	r1, sp, #8
 8003120:	f000 fbf0 	bl	8003904 <_svfiprintf_r>
 8003124:	9b02      	ldr	r3, [sp, #8]
 8003126:	2200      	movs	r2, #0
 8003128:	701a      	strb	r2, [r3, #0]
 800312a:	b01c      	add	sp, #112	; 0x70
 800312c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003130:	b003      	add	sp, #12
 8003132:	4770      	bx	lr
 8003134:	20000014 	.word	0x20000014
 8003138:	ffff0208 	.word	0xffff0208

0800313c <__swbuf_r>:
 800313c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800313e:	460e      	mov	r6, r1
 8003140:	4614      	mov	r4, r2
 8003142:	4605      	mov	r5, r0
 8003144:	b118      	cbz	r0, 800314e <__swbuf_r+0x12>
 8003146:	6983      	ldr	r3, [r0, #24]
 8003148:	b90b      	cbnz	r3, 800314e <__swbuf_r+0x12>
 800314a:	f000 f9d1 	bl	80034f0 <__sinit>
 800314e:	4b21      	ldr	r3, [pc, #132]	; (80031d4 <__swbuf_r+0x98>)
 8003150:	429c      	cmp	r4, r3
 8003152:	d12b      	bne.n	80031ac <__swbuf_r+0x70>
 8003154:	686c      	ldr	r4, [r5, #4]
 8003156:	69a3      	ldr	r3, [r4, #24]
 8003158:	60a3      	str	r3, [r4, #8]
 800315a:	89a3      	ldrh	r3, [r4, #12]
 800315c:	071a      	lsls	r2, r3, #28
 800315e:	d52f      	bpl.n	80031c0 <__swbuf_r+0x84>
 8003160:	6923      	ldr	r3, [r4, #16]
 8003162:	b36b      	cbz	r3, 80031c0 <__swbuf_r+0x84>
 8003164:	6923      	ldr	r3, [r4, #16]
 8003166:	6820      	ldr	r0, [r4, #0]
 8003168:	1ac0      	subs	r0, r0, r3
 800316a:	6963      	ldr	r3, [r4, #20]
 800316c:	b2f6      	uxtb	r6, r6
 800316e:	4283      	cmp	r3, r0
 8003170:	4637      	mov	r7, r6
 8003172:	dc04      	bgt.n	800317e <__swbuf_r+0x42>
 8003174:	4621      	mov	r1, r4
 8003176:	4628      	mov	r0, r5
 8003178:	f000 f926 	bl	80033c8 <_fflush_r>
 800317c:	bb30      	cbnz	r0, 80031cc <__swbuf_r+0x90>
 800317e:	68a3      	ldr	r3, [r4, #8]
 8003180:	3b01      	subs	r3, #1
 8003182:	60a3      	str	r3, [r4, #8]
 8003184:	6823      	ldr	r3, [r4, #0]
 8003186:	1c5a      	adds	r2, r3, #1
 8003188:	6022      	str	r2, [r4, #0]
 800318a:	701e      	strb	r6, [r3, #0]
 800318c:	6963      	ldr	r3, [r4, #20]
 800318e:	3001      	adds	r0, #1
 8003190:	4283      	cmp	r3, r0
 8003192:	d004      	beq.n	800319e <__swbuf_r+0x62>
 8003194:	89a3      	ldrh	r3, [r4, #12]
 8003196:	07db      	lsls	r3, r3, #31
 8003198:	d506      	bpl.n	80031a8 <__swbuf_r+0x6c>
 800319a:	2e0a      	cmp	r6, #10
 800319c:	d104      	bne.n	80031a8 <__swbuf_r+0x6c>
 800319e:	4621      	mov	r1, r4
 80031a0:	4628      	mov	r0, r5
 80031a2:	f000 f911 	bl	80033c8 <_fflush_r>
 80031a6:	b988      	cbnz	r0, 80031cc <__swbuf_r+0x90>
 80031a8:	4638      	mov	r0, r7
 80031aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80031ac:	4b0a      	ldr	r3, [pc, #40]	; (80031d8 <__swbuf_r+0x9c>)
 80031ae:	429c      	cmp	r4, r3
 80031b0:	d101      	bne.n	80031b6 <__swbuf_r+0x7a>
 80031b2:	68ac      	ldr	r4, [r5, #8]
 80031b4:	e7cf      	b.n	8003156 <__swbuf_r+0x1a>
 80031b6:	4b09      	ldr	r3, [pc, #36]	; (80031dc <__swbuf_r+0xa0>)
 80031b8:	429c      	cmp	r4, r3
 80031ba:	bf08      	it	eq
 80031bc:	68ec      	ldreq	r4, [r5, #12]
 80031be:	e7ca      	b.n	8003156 <__swbuf_r+0x1a>
 80031c0:	4621      	mov	r1, r4
 80031c2:	4628      	mov	r0, r5
 80031c4:	f000 f80c 	bl	80031e0 <__swsetup_r>
 80031c8:	2800      	cmp	r0, #0
 80031ca:	d0cb      	beq.n	8003164 <__swbuf_r+0x28>
 80031cc:	f04f 37ff 	mov.w	r7, #4294967295
 80031d0:	e7ea      	b.n	80031a8 <__swbuf_r+0x6c>
 80031d2:	bf00      	nop
 80031d4:	0800449c 	.word	0x0800449c
 80031d8:	080044bc 	.word	0x080044bc
 80031dc:	0800447c 	.word	0x0800447c

080031e0 <__swsetup_r>:
 80031e0:	4b32      	ldr	r3, [pc, #200]	; (80032ac <__swsetup_r+0xcc>)
 80031e2:	b570      	push	{r4, r5, r6, lr}
 80031e4:	681d      	ldr	r5, [r3, #0]
 80031e6:	4606      	mov	r6, r0
 80031e8:	460c      	mov	r4, r1
 80031ea:	b125      	cbz	r5, 80031f6 <__swsetup_r+0x16>
 80031ec:	69ab      	ldr	r3, [r5, #24]
 80031ee:	b913      	cbnz	r3, 80031f6 <__swsetup_r+0x16>
 80031f0:	4628      	mov	r0, r5
 80031f2:	f000 f97d 	bl	80034f0 <__sinit>
 80031f6:	4b2e      	ldr	r3, [pc, #184]	; (80032b0 <__swsetup_r+0xd0>)
 80031f8:	429c      	cmp	r4, r3
 80031fa:	d10f      	bne.n	800321c <__swsetup_r+0x3c>
 80031fc:	686c      	ldr	r4, [r5, #4]
 80031fe:	89a3      	ldrh	r3, [r4, #12]
 8003200:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003204:	0719      	lsls	r1, r3, #28
 8003206:	d42c      	bmi.n	8003262 <__swsetup_r+0x82>
 8003208:	06dd      	lsls	r5, r3, #27
 800320a:	d411      	bmi.n	8003230 <__swsetup_r+0x50>
 800320c:	2309      	movs	r3, #9
 800320e:	6033      	str	r3, [r6, #0]
 8003210:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003214:	81a3      	strh	r3, [r4, #12]
 8003216:	f04f 30ff 	mov.w	r0, #4294967295
 800321a:	e03e      	b.n	800329a <__swsetup_r+0xba>
 800321c:	4b25      	ldr	r3, [pc, #148]	; (80032b4 <__swsetup_r+0xd4>)
 800321e:	429c      	cmp	r4, r3
 8003220:	d101      	bne.n	8003226 <__swsetup_r+0x46>
 8003222:	68ac      	ldr	r4, [r5, #8]
 8003224:	e7eb      	b.n	80031fe <__swsetup_r+0x1e>
 8003226:	4b24      	ldr	r3, [pc, #144]	; (80032b8 <__swsetup_r+0xd8>)
 8003228:	429c      	cmp	r4, r3
 800322a:	bf08      	it	eq
 800322c:	68ec      	ldreq	r4, [r5, #12]
 800322e:	e7e6      	b.n	80031fe <__swsetup_r+0x1e>
 8003230:	0758      	lsls	r0, r3, #29
 8003232:	d512      	bpl.n	800325a <__swsetup_r+0x7a>
 8003234:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003236:	b141      	cbz	r1, 800324a <__swsetup_r+0x6a>
 8003238:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800323c:	4299      	cmp	r1, r3
 800323e:	d002      	beq.n	8003246 <__swsetup_r+0x66>
 8003240:	4630      	mov	r0, r6
 8003242:	f000 fa59 	bl	80036f8 <_free_r>
 8003246:	2300      	movs	r3, #0
 8003248:	6363      	str	r3, [r4, #52]	; 0x34
 800324a:	89a3      	ldrh	r3, [r4, #12]
 800324c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003250:	81a3      	strh	r3, [r4, #12]
 8003252:	2300      	movs	r3, #0
 8003254:	6063      	str	r3, [r4, #4]
 8003256:	6923      	ldr	r3, [r4, #16]
 8003258:	6023      	str	r3, [r4, #0]
 800325a:	89a3      	ldrh	r3, [r4, #12]
 800325c:	f043 0308 	orr.w	r3, r3, #8
 8003260:	81a3      	strh	r3, [r4, #12]
 8003262:	6923      	ldr	r3, [r4, #16]
 8003264:	b94b      	cbnz	r3, 800327a <__swsetup_r+0x9a>
 8003266:	89a3      	ldrh	r3, [r4, #12]
 8003268:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800326c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003270:	d003      	beq.n	800327a <__swsetup_r+0x9a>
 8003272:	4621      	mov	r1, r4
 8003274:	4630      	mov	r0, r6
 8003276:	f000 f9ff 	bl	8003678 <__smakebuf_r>
 800327a:	89a0      	ldrh	r0, [r4, #12]
 800327c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003280:	f010 0301 	ands.w	r3, r0, #1
 8003284:	d00a      	beq.n	800329c <__swsetup_r+0xbc>
 8003286:	2300      	movs	r3, #0
 8003288:	60a3      	str	r3, [r4, #8]
 800328a:	6963      	ldr	r3, [r4, #20]
 800328c:	425b      	negs	r3, r3
 800328e:	61a3      	str	r3, [r4, #24]
 8003290:	6923      	ldr	r3, [r4, #16]
 8003292:	b943      	cbnz	r3, 80032a6 <__swsetup_r+0xc6>
 8003294:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003298:	d1ba      	bne.n	8003210 <__swsetup_r+0x30>
 800329a:	bd70      	pop	{r4, r5, r6, pc}
 800329c:	0781      	lsls	r1, r0, #30
 800329e:	bf58      	it	pl
 80032a0:	6963      	ldrpl	r3, [r4, #20]
 80032a2:	60a3      	str	r3, [r4, #8]
 80032a4:	e7f4      	b.n	8003290 <__swsetup_r+0xb0>
 80032a6:	2000      	movs	r0, #0
 80032a8:	e7f7      	b.n	800329a <__swsetup_r+0xba>
 80032aa:	bf00      	nop
 80032ac:	20000014 	.word	0x20000014
 80032b0:	0800449c 	.word	0x0800449c
 80032b4:	080044bc 	.word	0x080044bc
 80032b8:	0800447c 	.word	0x0800447c

080032bc <__sflush_r>:
 80032bc:	898a      	ldrh	r2, [r1, #12]
 80032be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80032c2:	4605      	mov	r5, r0
 80032c4:	0710      	lsls	r0, r2, #28
 80032c6:	460c      	mov	r4, r1
 80032c8:	d458      	bmi.n	800337c <__sflush_r+0xc0>
 80032ca:	684b      	ldr	r3, [r1, #4]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	dc05      	bgt.n	80032dc <__sflush_r+0x20>
 80032d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	dc02      	bgt.n	80032dc <__sflush_r+0x20>
 80032d6:	2000      	movs	r0, #0
 80032d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80032dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80032de:	2e00      	cmp	r6, #0
 80032e0:	d0f9      	beq.n	80032d6 <__sflush_r+0x1a>
 80032e2:	2300      	movs	r3, #0
 80032e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80032e8:	682f      	ldr	r7, [r5, #0]
 80032ea:	602b      	str	r3, [r5, #0]
 80032ec:	d032      	beq.n	8003354 <__sflush_r+0x98>
 80032ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80032f0:	89a3      	ldrh	r3, [r4, #12]
 80032f2:	075a      	lsls	r2, r3, #29
 80032f4:	d505      	bpl.n	8003302 <__sflush_r+0x46>
 80032f6:	6863      	ldr	r3, [r4, #4]
 80032f8:	1ac0      	subs	r0, r0, r3
 80032fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80032fc:	b10b      	cbz	r3, 8003302 <__sflush_r+0x46>
 80032fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003300:	1ac0      	subs	r0, r0, r3
 8003302:	2300      	movs	r3, #0
 8003304:	4602      	mov	r2, r0
 8003306:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003308:	6a21      	ldr	r1, [r4, #32]
 800330a:	4628      	mov	r0, r5
 800330c:	47b0      	blx	r6
 800330e:	1c43      	adds	r3, r0, #1
 8003310:	89a3      	ldrh	r3, [r4, #12]
 8003312:	d106      	bne.n	8003322 <__sflush_r+0x66>
 8003314:	6829      	ldr	r1, [r5, #0]
 8003316:	291d      	cmp	r1, #29
 8003318:	d82c      	bhi.n	8003374 <__sflush_r+0xb8>
 800331a:	4a2a      	ldr	r2, [pc, #168]	; (80033c4 <__sflush_r+0x108>)
 800331c:	40ca      	lsrs	r2, r1
 800331e:	07d6      	lsls	r6, r2, #31
 8003320:	d528      	bpl.n	8003374 <__sflush_r+0xb8>
 8003322:	2200      	movs	r2, #0
 8003324:	6062      	str	r2, [r4, #4]
 8003326:	04d9      	lsls	r1, r3, #19
 8003328:	6922      	ldr	r2, [r4, #16]
 800332a:	6022      	str	r2, [r4, #0]
 800332c:	d504      	bpl.n	8003338 <__sflush_r+0x7c>
 800332e:	1c42      	adds	r2, r0, #1
 8003330:	d101      	bne.n	8003336 <__sflush_r+0x7a>
 8003332:	682b      	ldr	r3, [r5, #0]
 8003334:	b903      	cbnz	r3, 8003338 <__sflush_r+0x7c>
 8003336:	6560      	str	r0, [r4, #84]	; 0x54
 8003338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800333a:	602f      	str	r7, [r5, #0]
 800333c:	2900      	cmp	r1, #0
 800333e:	d0ca      	beq.n	80032d6 <__sflush_r+0x1a>
 8003340:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003344:	4299      	cmp	r1, r3
 8003346:	d002      	beq.n	800334e <__sflush_r+0x92>
 8003348:	4628      	mov	r0, r5
 800334a:	f000 f9d5 	bl	80036f8 <_free_r>
 800334e:	2000      	movs	r0, #0
 8003350:	6360      	str	r0, [r4, #52]	; 0x34
 8003352:	e7c1      	b.n	80032d8 <__sflush_r+0x1c>
 8003354:	6a21      	ldr	r1, [r4, #32]
 8003356:	2301      	movs	r3, #1
 8003358:	4628      	mov	r0, r5
 800335a:	47b0      	blx	r6
 800335c:	1c41      	adds	r1, r0, #1
 800335e:	d1c7      	bne.n	80032f0 <__sflush_r+0x34>
 8003360:	682b      	ldr	r3, [r5, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0c4      	beq.n	80032f0 <__sflush_r+0x34>
 8003366:	2b1d      	cmp	r3, #29
 8003368:	d001      	beq.n	800336e <__sflush_r+0xb2>
 800336a:	2b16      	cmp	r3, #22
 800336c:	d101      	bne.n	8003372 <__sflush_r+0xb6>
 800336e:	602f      	str	r7, [r5, #0]
 8003370:	e7b1      	b.n	80032d6 <__sflush_r+0x1a>
 8003372:	89a3      	ldrh	r3, [r4, #12]
 8003374:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003378:	81a3      	strh	r3, [r4, #12]
 800337a:	e7ad      	b.n	80032d8 <__sflush_r+0x1c>
 800337c:	690f      	ldr	r7, [r1, #16]
 800337e:	2f00      	cmp	r7, #0
 8003380:	d0a9      	beq.n	80032d6 <__sflush_r+0x1a>
 8003382:	0793      	lsls	r3, r2, #30
 8003384:	680e      	ldr	r6, [r1, #0]
 8003386:	bf08      	it	eq
 8003388:	694b      	ldreq	r3, [r1, #20]
 800338a:	600f      	str	r7, [r1, #0]
 800338c:	bf18      	it	ne
 800338e:	2300      	movne	r3, #0
 8003390:	eba6 0807 	sub.w	r8, r6, r7
 8003394:	608b      	str	r3, [r1, #8]
 8003396:	f1b8 0f00 	cmp.w	r8, #0
 800339a:	dd9c      	ble.n	80032d6 <__sflush_r+0x1a>
 800339c:	6a21      	ldr	r1, [r4, #32]
 800339e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80033a0:	4643      	mov	r3, r8
 80033a2:	463a      	mov	r2, r7
 80033a4:	4628      	mov	r0, r5
 80033a6:	47b0      	blx	r6
 80033a8:	2800      	cmp	r0, #0
 80033aa:	dc06      	bgt.n	80033ba <__sflush_r+0xfe>
 80033ac:	89a3      	ldrh	r3, [r4, #12]
 80033ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033b2:	81a3      	strh	r3, [r4, #12]
 80033b4:	f04f 30ff 	mov.w	r0, #4294967295
 80033b8:	e78e      	b.n	80032d8 <__sflush_r+0x1c>
 80033ba:	4407      	add	r7, r0
 80033bc:	eba8 0800 	sub.w	r8, r8, r0
 80033c0:	e7e9      	b.n	8003396 <__sflush_r+0xda>
 80033c2:	bf00      	nop
 80033c4:	20400001 	.word	0x20400001

080033c8 <_fflush_r>:
 80033c8:	b538      	push	{r3, r4, r5, lr}
 80033ca:	690b      	ldr	r3, [r1, #16]
 80033cc:	4605      	mov	r5, r0
 80033ce:	460c      	mov	r4, r1
 80033d0:	b913      	cbnz	r3, 80033d8 <_fflush_r+0x10>
 80033d2:	2500      	movs	r5, #0
 80033d4:	4628      	mov	r0, r5
 80033d6:	bd38      	pop	{r3, r4, r5, pc}
 80033d8:	b118      	cbz	r0, 80033e2 <_fflush_r+0x1a>
 80033da:	6983      	ldr	r3, [r0, #24]
 80033dc:	b90b      	cbnz	r3, 80033e2 <_fflush_r+0x1a>
 80033de:	f000 f887 	bl	80034f0 <__sinit>
 80033e2:	4b14      	ldr	r3, [pc, #80]	; (8003434 <_fflush_r+0x6c>)
 80033e4:	429c      	cmp	r4, r3
 80033e6:	d11b      	bne.n	8003420 <_fflush_r+0x58>
 80033e8:	686c      	ldr	r4, [r5, #4]
 80033ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d0ef      	beq.n	80033d2 <_fflush_r+0xa>
 80033f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80033f4:	07d0      	lsls	r0, r2, #31
 80033f6:	d404      	bmi.n	8003402 <_fflush_r+0x3a>
 80033f8:	0599      	lsls	r1, r3, #22
 80033fa:	d402      	bmi.n	8003402 <_fflush_r+0x3a>
 80033fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80033fe:	f000 f915 	bl	800362c <__retarget_lock_acquire_recursive>
 8003402:	4628      	mov	r0, r5
 8003404:	4621      	mov	r1, r4
 8003406:	f7ff ff59 	bl	80032bc <__sflush_r>
 800340a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800340c:	07da      	lsls	r2, r3, #31
 800340e:	4605      	mov	r5, r0
 8003410:	d4e0      	bmi.n	80033d4 <_fflush_r+0xc>
 8003412:	89a3      	ldrh	r3, [r4, #12]
 8003414:	059b      	lsls	r3, r3, #22
 8003416:	d4dd      	bmi.n	80033d4 <_fflush_r+0xc>
 8003418:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800341a:	f000 f908 	bl	800362e <__retarget_lock_release_recursive>
 800341e:	e7d9      	b.n	80033d4 <_fflush_r+0xc>
 8003420:	4b05      	ldr	r3, [pc, #20]	; (8003438 <_fflush_r+0x70>)
 8003422:	429c      	cmp	r4, r3
 8003424:	d101      	bne.n	800342a <_fflush_r+0x62>
 8003426:	68ac      	ldr	r4, [r5, #8]
 8003428:	e7df      	b.n	80033ea <_fflush_r+0x22>
 800342a:	4b04      	ldr	r3, [pc, #16]	; (800343c <_fflush_r+0x74>)
 800342c:	429c      	cmp	r4, r3
 800342e:	bf08      	it	eq
 8003430:	68ec      	ldreq	r4, [r5, #12]
 8003432:	e7da      	b.n	80033ea <_fflush_r+0x22>
 8003434:	0800449c 	.word	0x0800449c
 8003438:	080044bc 	.word	0x080044bc
 800343c:	0800447c 	.word	0x0800447c

08003440 <std>:
 8003440:	2300      	movs	r3, #0
 8003442:	b510      	push	{r4, lr}
 8003444:	4604      	mov	r4, r0
 8003446:	e9c0 3300 	strd	r3, r3, [r0]
 800344a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800344e:	6083      	str	r3, [r0, #8]
 8003450:	8181      	strh	r1, [r0, #12]
 8003452:	6643      	str	r3, [r0, #100]	; 0x64
 8003454:	81c2      	strh	r2, [r0, #14]
 8003456:	6183      	str	r3, [r0, #24]
 8003458:	4619      	mov	r1, r3
 800345a:	2208      	movs	r2, #8
 800345c:	305c      	adds	r0, #92	; 0x5c
 800345e:	f7ff fdb7 	bl	8002fd0 <memset>
 8003462:	4b05      	ldr	r3, [pc, #20]	; (8003478 <std+0x38>)
 8003464:	6263      	str	r3, [r4, #36]	; 0x24
 8003466:	4b05      	ldr	r3, [pc, #20]	; (800347c <std+0x3c>)
 8003468:	62a3      	str	r3, [r4, #40]	; 0x28
 800346a:	4b05      	ldr	r3, [pc, #20]	; (8003480 <std+0x40>)
 800346c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800346e:	4b05      	ldr	r3, [pc, #20]	; (8003484 <std+0x44>)
 8003470:	6224      	str	r4, [r4, #32]
 8003472:	6323      	str	r3, [r4, #48]	; 0x30
 8003474:	bd10      	pop	{r4, pc}
 8003476:	bf00      	nop
 8003478:	08004101 	.word	0x08004101
 800347c:	08004123 	.word	0x08004123
 8003480:	0800415b 	.word	0x0800415b
 8003484:	0800417f 	.word	0x0800417f

08003488 <_cleanup_r>:
 8003488:	4901      	ldr	r1, [pc, #4]	; (8003490 <_cleanup_r+0x8>)
 800348a:	f000 b8af 	b.w	80035ec <_fwalk_reent>
 800348e:	bf00      	nop
 8003490:	080033c9 	.word	0x080033c9

08003494 <__sfmoreglue>:
 8003494:	b570      	push	{r4, r5, r6, lr}
 8003496:	1e4a      	subs	r2, r1, #1
 8003498:	2568      	movs	r5, #104	; 0x68
 800349a:	4355      	muls	r5, r2
 800349c:	460e      	mov	r6, r1
 800349e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80034a2:	f000 f979 	bl	8003798 <_malloc_r>
 80034a6:	4604      	mov	r4, r0
 80034a8:	b140      	cbz	r0, 80034bc <__sfmoreglue+0x28>
 80034aa:	2100      	movs	r1, #0
 80034ac:	e9c0 1600 	strd	r1, r6, [r0]
 80034b0:	300c      	adds	r0, #12
 80034b2:	60a0      	str	r0, [r4, #8]
 80034b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80034b8:	f7ff fd8a 	bl	8002fd0 <memset>
 80034bc:	4620      	mov	r0, r4
 80034be:	bd70      	pop	{r4, r5, r6, pc}

080034c0 <__sfp_lock_acquire>:
 80034c0:	4801      	ldr	r0, [pc, #4]	; (80034c8 <__sfp_lock_acquire+0x8>)
 80034c2:	f000 b8b3 	b.w	800362c <__retarget_lock_acquire_recursive>
 80034c6:	bf00      	nop
 80034c8:	20003ee4 	.word	0x20003ee4

080034cc <__sfp_lock_release>:
 80034cc:	4801      	ldr	r0, [pc, #4]	; (80034d4 <__sfp_lock_release+0x8>)
 80034ce:	f000 b8ae 	b.w	800362e <__retarget_lock_release_recursive>
 80034d2:	bf00      	nop
 80034d4:	20003ee4 	.word	0x20003ee4

080034d8 <__sinit_lock_acquire>:
 80034d8:	4801      	ldr	r0, [pc, #4]	; (80034e0 <__sinit_lock_acquire+0x8>)
 80034da:	f000 b8a7 	b.w	800362c <__retarget_lock_acquire_recursive>
 80034de:	bf00      	nop
 80034e0:	20003edf 	.word	0x20003edf

080034e4 <__sinit_lock_release>:
 80034e4:	4801      	ldr	r0, [pc, #4]	; (80034ec <__sinit_lock_release+0x8>)
 80034e6:	f000 b8a2 	b.w	800362e <__retarget_lock_release_recursive>
 80034ea:	bf00      	nop
 80034ec:	20003edf 	.word	0x20003edf

080034f0 <__sinit>:
 80034f0:	b510      	push	{r4, lr}
 80034f2:	4604      	mov	r4, r0
 80034f4:	f7ff fff0 	bl	80034d8 <__sinit_lock_acquire>
 80034f8:	69a3      	ldr	r3, [r4, #24]
 80034fa:	b11b      	cbz	r3, 8003504 <__sinit+0x14>
 80034fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003500:	f7ff bff0 	b.w	80034e4 <__sinit_lock_release>
 8003504:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003508:	6523      	str	r3, [r4, #80]	; 0x50
 800350a:	4b13      	ldr	r3, [pc, #76]	; (8003558 <__sinit+0x68>)
 800350c:	4a13      	ldr	r2, [pc, #76]	; (800355c <__sinit+0x6c>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	62a2      	str	r2, [r4, #40]	; 0x28
 8003512:	42a3      	cmp	r3, r4
 8003514:	bf04      	itt	eq
 8003516:	2301      	moveq	r3, #1
 8003518:	61a3      	streq	r3, [r4, #24]
 800351a:	4620      	mov	r0, r4
 800351c:	f000 f820 	bl	8003560 <__sfp>
 8003520:	6060      	str	r0, [r4, #4]
 8003522:	4620      	mov	r0, r4
 8003524:	f000 f81c 	bl	8003560 <__sfp>
 8003528:	60a0      	str	r0, [r4, #8]
 800352a:	4620      	mov	r0, r4
 800352c:	f000 f818 	bl	8003560 <__sfp>
 8003530:	2200      	movs	r2, #0
 8003532:	60e0      	str	r0, [r4, #12]
 8003534:	2104      	movs	r1, #4
 8003536:	6860      	ldr	r0, [r4, #4]
 8003538:	f7ff ff82 	bl	8003440 <std>
 800353c:	68a0      	ldr	r0, [r4, #8]
 800353e:	2201      	movs	r2, #1
 8003540:	2109      	movs	r1, #9
 8003542:	f7ff ff7d 	bl	8003440 <std>
 8003546:	68e0      	ldr	r0, [r4, #12]
 8003548:	2202      	movs	r2, #2
 800354a:	2112      	movs	r1, #18
 800354c:	f7ff ff78 	bl	8003440 <std>
 8003550:	2301      	movs	r3, #1
 8003552:	61a3      	str	r3, [r4, #24]
 8003554:	e7d2      	b.n	80034fc <__sinit+0xc>
 8003556:	bf00      	nop
 8003558:	08004478 	.word	0x08004478
 800355c:	08003489 	.word	0x08003489

08003560 <__sfp>:
 8003560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003562:	4607      	mov	r7, r0
 8003564:	f7ff ffac 	bl	80034c0 <__sfp_lock_acquire>
 8003568:	4b1e      	ldr	r3, [pc, #120]	; (80035e4 <__sfp+0x84>)
 800356a:	681e      	ldr	r6, [r3, #0]
 800356c:	69b3      	ldr	r3, [r6, #24]
 800356e:	b913      	cbnz	r3, 8003576 <__sfp+0x16>
 8003570:	4630      	mov	r0, r6
 8003572:	f7ff ffbd 	bl	80034f0 <__sinit>
 8003576:	3648      	adds	r6, #72	; 0x48
 8003578:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800357c:	3b01      	subs	r3, #1
 800357e:	d503      	bpl.n	8003588 <__sfp+0x28>
 8003580:	6833      	ldr	r3, [r6, #0]
 8003582:	b30b      	cbz	r3, 80035c8 <__sfp+0x68>
 8003584:	6836      	ldr	r6, [r6, #0]
 8003586:	e7f7      	b.n	8003578 <__sfp+0x18>
 8003588:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800358c:	b9d5      	cbnz	r5, 80035c4 <__sfp+0x64>
 800358e:	4b16      	ldr	r3, [pc, #88]	; (80035e8 <__sfp+0x88>)
 8003590:	60e3      	str	r3, [r4, #12]
 8003592:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003596:	6665      	str	r5, [r4, #100]	; 0x64
 8003598:	f000 f847 	bl	800362a <__retarget_lock_init_recursive>
 800359c:	f7ff ff96 	bl	80034cc <__sfp_lock_release>
 80035a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80035a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80035a8:	6025      	str	r5, [r4, #0]
 80035aa:	61a5      	str	r5, [r4, #24]
 80035ac:	2208      	movs	r2, #8
 80035ae:	4629      	mov	r1, r5
 80035b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80035b4:	f7ff fd0c 	bl	8002fd0 <memset>
 80035b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80035bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80035c0:	4620      	mov	r0, r4
 80035c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035c4:	3468      	adds	r4, #104	; 0x68
 80035c6:	e7d9      	b.n	800357c <__sfp+0x1c>
 80035c8:	2104      	movs	r1, #4
 80035ca:	4638      	mov	r0, r7
 80035cc:	f7ff ff62 	bl	8003494 <__sfmoreglue>
 80035d0:	4604      	mov	r4, r0
 80035d2:	6030      	str	r0, [r6, #0]
 80035d4:	2800      	cmp	r0, #0
 80035d6:	d1d5      	bne.n	8003584 <__sfp+0x24>
 80035d8:	f7ff ff78 	bl	80034cc <__sfp_lock_release>
 80035dc:	230c      	movs	r3, #12
 80035de:	603b      	str	r3, [r7, #0]
 80035e0:	e7ee      	b.n	80035c0 <__sfp+0x60>
 80035e2:	bf00      	nop
 80035e4:	08004478 	.word	0x08004478
 80035e8:	ffff0001 	.word	0xffff0001

080035ec <_fwalk_reent>:
 80035ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035f0:	4606      	mov	r6, r0
 80035f2:	4688      	mov	r8, r1
 80035f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80035f8:	2700      	movs	r7, #0
 80035fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80035fe:	f1b9 0901 	subs.w	r9, r9, #1
 8003602:	d505      	bpl.n	8003610 <_fwalk_reent+0x24>
 8003604:	6824      	ldr	r4, [r4, #0]
 8003606:	2c00      	cmp	r4, #0
 8003608:	d1f7      	bne.n	80035fa <_fwalk_reent+0xe>
 800360a:	4638      	mov	r0, r7
 800360c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003610:	89ab      	ldrh	r3, [r5, #12]
 8003612:	2b01      	cmp	r3, #1
 8003614:	d907      	bls.n	8003626 <_fwalk_reent+0x3a>
 8003616:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800361a:	3301      	adds	r3, #1
 800361c:	d003      	beq.n	8003626 <_fwalk_reent+0x3a>
 800361e:	4629      	mov	r1, r5
 8003620:	4630      	mov	r0, r6
 8003622:	47c0      	blx	r8
 8003624:	4307      	orrs	r7, r0
 8003626:	3568      	adds	r5, #104	; 0x68
 8003628:	e7e9      	b.n	80035fe <_fwalk_reent+0x12>

0800362a <__retarget_lock_init_recursive>:
 800362a:	4770      	bx	lr

0800362c <__retarget_lock_acquire_recursive>:
 800362c:	4770      	bx	lr

0800362e <__retarget_lock_release_recursive>:
 800362e:	4770      	bx	lr

08003630 <__swhatbuf_r>:
 8003630:	b570      	push	{r4, r5, r6, lr}
 8003632:	460e      	mov	r6, r1
 8003634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003638:	2900      	cmp	r1, #0
 800363a:	b096      	sub	sp, #88	; 0x58
 800363c:	4614      	mov	r4, r2
 800363e:	461d      	mov	r5, r3
 8003640:	da07      	bge.n	8003652 <__swhatbuf_r+0x22>
 8003642:	2300      	movs	r3, #0
 8003644:	602b      	str	r3, [r5, #0]
 8003646:	89b3      	ldrh	r3, [r6, #12]
 8003648:	061a      	lsls	r2, r3, #24
 800364a:	d410      	bmi.n	800366e <__swhatbuf_r+0x3e>
 800364c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003650:	e00e      	b.n	8003670 <__swhatbuf_r+0x40>
 8003652:	466a      	mov	r2, sp
 8003654:	f000 fdba 	bl	80041cc <_fstat_r>
 8003658:	2800      	cmp	r0, #0
 800365a:	dbf2      	blt.n	8003642 <__swhatbuf_r+0x12>
 800365c:	9a01      	ldr	r2, [sp, #4]
 800365e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003662:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003666:	425a      	negs	r2, r3
 8003668:	415a      	adcs	r2, r3
 800366a:	602a      	str	r2, [r5, #0]
 800366c:	e7ee      	b.n	800364c <__swhatbuf_r+0x1c>
 800366e:	2340      	movs	r3, #64	; 0x40
 8003670:	2000      	movs	r0, #0
 8003672:	6023      	str	r3, [r4, #0]
 8003674:	b016      	add	sp, #88	; 0x58
 8003676:	bd70      	pop	{r4, r5, r6, pc}

08003678 <__smakebuf_r>:
 8003678:	898b      	ldrh	r3, [r1, #12]
 800367a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800367c:	079d      	lsls	r5, r3, #30
 800367e:	4606      	mov	r6, r0
 8003680:	460c      	mov	r4, r1
 8003682:	d507      	bpl.n	8003694 <__smakebuf_r+0x1c>
 8003684:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003688:	6023      	str	r3, [r4, #0]
 800368a:	6123      	str	r3, [r4, #16]
 800368c:	2301      	movs	r3, #1
 800368e:	6163      	str	r3, [r4, #20]
 8003690:	b002      	add	sp, #8
 8003692:	bd70      	pop	{r4, r5, r6, pc}
 8003694:	ab01      	add	r3, sp, #4
 8003696:	466a      	mov	r2, sp
 8003698:	f7ff ffca 	bl	8003630 <__swhatbuf_r>
 800369c:	9900      	ldr	r1, [sp, #0]
 800369e:	4605      	mov	r5, r0
 80036a0:	4630      	mov	r0, r6
 80036a2:	f000 f879 	bl	8003798 <_malloc_r>
 80036a6:	b948      	cbnz	r0, 80036bc <__smakebuf_r+0x44>
 80036a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036ac:	059a      	lsls	r2, r3, #22
 80036ae:	d4ef      	bmi.n	8003690 <__smakebuf_r+0x18>
 80036b0:	f023 0303 	bic.w	r3, r3, #3
 80036b4:	f043 0302 	orr.w	r3, r3, #2
 80036b8:	81a3      	strh	r3, [r4, #12]
 80036ba:	e7e3      	b.n	8003684 <__smakebuf_r+0xc>
 80036bc:	4b0d      	ldr	r3, [pc, #52]	; (80036f4 <__smakebuf_r+0x7c>)
 80036be:	62b3      	str	r3, [r6, #40]	; 0x28
 80036c0:	89a3      	ldrh	r3, [r4, #12]
 80036c2:	6020      	str	r0, [r4, #0]
 80036c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036c8:	81a3      	strh	r3, [r4, #12]
 80036ca:	9b00      	ldr	r3, [sp, #0]
 80036cc:	6163      	str	r3, [r4, #20]
 80036ce:	9b01      	ldr	r3, [sp, #4]
 80036d0:	6120      	str	r0, [r4, #16]
 80036d2:	b15b      	cbz	r3, 80036ec <__smakebuf_r+0x74>
 80036d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036d8:	4630      	mov	r0, r6
 80036da:	f000 fd89 	bl	80041f0 <_isatty_r>
 80036de:	b128      	cbz	r0, 80036ec <__smakebuf_r+0x74>
 80036e0:	89a3      	ldrh	r3, [r4, #12]
 80036e2:	f023 0303 	bic.w	r3, r3, #3
 80036e6:	f043 0301 	orr.w	r3, r3, #1
 80036ea:	81a3      	strh	r3, [r4, #12]
 80036ec:	89a0      	ldrh	r0, [r4, #12]
 80036ee:	4305      	orrs	r5, r0
 80036f0:	81a5      	strh	r5, [r4, #12]
 80036f2:	e7cd      	b.n	8003690 <__smakebuf_r+0x18>
 80036f4:	08003489 	.word	0x08003489

080036f8 <_free_r>:
 80036f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80036fa:	2900      	cmp	r1, #0
 80036fc:	d048      	beq.n	8003790 <_free_r+0x98>
 80036fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003702:	9001      	str	r0, [sp, #4]
 8003704:	2b00      	cmp	r3, #0
 8003706:	f1a1 0404 	sub.w	r4, r1, #4
 800370a:	bfb8      	it	lt
 800370c:	18e4      	addlt	r4, r4, r3
 800370e:	f000 fdb9 	bl	8004284 <__malloc_lock>
 8003712:	4a20      	ldr	r2, [pc, #128]	; (8003794 <_free_r+0x9c>)
 8003714:	9801      	ldr	r0, [sp, #4]
 8003716:	6813      	ldr	r3, [r2, #0]
 8003718:	4615      	mov	r5, r2
 800371a:	b933      	cbnz	r3, 800372a <_free_r+0x32>
 800371c:	6063      	str	r3, [r4, #4]
 800371e:	6014      	str	r4, [r2, #0]
 8003720:	b003      	add	sp, #12
 8003722:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003726:	f000 bdb3 	b.w	8004290 <__malloc_unlock>
 800372a:	42a3      	cmp	r3, r4
 800372c:	d90b      	bls.n	8003746 <_free_r+0x4e>
 800372e:	6821      	ldr	r1, [r4, #0]
 8003730:	1862      	adds	r2, r4, r1
 8003732:	4293      	cmp	r3, r2
 8003734:	bf04      	itt	eq
 8003736:	681a      	ldreq	r2, [r3, #0]
 8003738:	685b      	ldreq	r3, [r3, #4]
 800373a:	6063      	str	r3, [r4, #4]
 800373c:	bf04      	itt	eq
 800373e:	1852      	addeq	r2, r2, r1
 8003740:	6022      	streq	r2, [r4, #0]
 8003742:	602c      	str	r4, [r5, #0]
 8003744:	e7ec      	b.n	8003720 <_free_r+0x28>
 8003746:	461a      	mov	r2, r3
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	b10b      	cbz	r3, 8003750 <_free_r+0x58>
 800374c:	42a3      	cmp	r3, r4
 800374e:	d9fa      	bls.n	8003746 <_free_r+0x4e>
 8003750:	6811      	ldr	r1, [r2, #0]
 8003752:	1855      	adds	r5, r2, r1
 8003754:	42a5      	cmp	r5, r4
 8003756:	d10b      	bne.n	8003770 <_free_r+0x78>
 8003758:	6824      	ldr	r4, [r4, #0]
 800375a:	4421      	add	r1, r4
 800375c:	1854      	adds	r4, r2, r1
 800375e:	42a3      	cmp	r3, r4
 8003760:	6011      	str	r1, [r2, #0]
 8003762:	d1dd      	bne.n	8003720 <_free_r+0x28>
 8003764:	681c      	ldr	r4, [r3, #0]
 8003766:	685b      	ldr	r3, [r3, #4]
 8003768:	6053      	str	r3, [r2, #4]
 800376a:	4421      	add	r1, r4
 800376c:	6011      	str	r1, [r2, #0]
 800376e:	e7d7      	b.n	8003720 <_free_r+0x28>
 8003770:	d902      	bls.n	8003778 <_free_r+0x80>
 8003772:	230c      	movs	r3, #12
 8003774:	6003      	str	r3, [r0, #0]
 8003776:	e7d3      	b.n	8003720 <_free_r+0x28>
 8003778:	6825      	ldr	r5, [r4, #0]
 800377a:	1961      	adds	r1, r4, r5
 800377c:	428b      	cmp	r3, r1
 800377e:	bf04      	itt	eq
 8003780:	6819      	ldreq	r1, [r3, #0]
 8003782:	685b      	ldreq	r3, [r3, #4]
 8003784:	6063      	str	r3, [r4, #4]
 8003786:	bf04      	itt	eq
 8003788:	1949      	addeq	r1, r1, r5
 800378a:	6021      	streq	r1, [r4, #0]
 800378c:	6054      	str	r4, [r2, #4]
 800378e:	e7c7      	b.n	8003720 <_free_r+0x28>
 8003790:	b003      	add	sp, #12
 8003792:	bd30      	pop	{r4, r5, pc}
 8003794:	200000c0 	.word	0x200000c0

08003798 <_malloc_r>:
 8003798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800379a:	1ccd      	adds	r5, r1, #3
 800379c:	f025 0503 	bic.w	r5, r5, #3
 80037a0:	3508      	adds	r5, #8
 80037a2:	2d0c      	cmp	r5, #12
 80037a4:	bf38      	it	cc
 80037a6:	250c      	movcc	r5, #12
 80037a8:	2d00      	cmp	r5, #0
 80037aa:	4606      	mov	r6, r0
 80037ac:	db01      	blt.n	80037b2 <_malloc_r+0x1a>
 80037ae:	42a9      	cmp	r1, r5
 80037b0:	d903      	bls.n	80037ba <_malloc_r+0x22>
 80037b2:	230c      	movs	r3, #12
 80037b4:	6033      	str	r3, [r6, #0]
 80037b6:	2000      	movs	r0, #0
 80037b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037ba:	f000 fd63 	bl	8004284 <__malloc_lock>
 80037be:	4921      	ldr	r1, [pc, #132]	; (8003844 <_malloc_r+0xac>)
 80037c0:	680a      	ldr	r2, [r1, #0]
 80037c2:	4614      	mov	r4, r2
 80037c4:	b99c      	cbnz	r4, 80037ee <_malloc_r+0x56>
 80037c6:	4f20      	ldr	r7, [pc, #128]	; (8003848 <_malloc_r+0xb0>)
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	b923      	cbnz	r3, 80037d6 <_malloc_r+0x3e>
 80037cc:	4621      	mov	r1, r4
 80037ce:	4630      	mov	r0, r6
 80037d0:	f000 fc86 	bl	80040e0 <_sbrk_r>
 80037d4:	6038      	str	r0, [r7, #0]
 80037d6:	4629      	mov	r1, r5
 80037d8:	4630      	mov	r0, r6
 80037da:	f000 fc81 	bl	80040e0 <_sbrk_r>
 80037de:	1c43      	adds	r3, r0, #1
 80037e0:	d123      	bne.n	800382a <_malloc_r+0x92>
 80037e2:	230c      	movs	r3, #12
 80037e4:	6033      	str	r3, [r6, #0]
 80037e6:	4630      	mov	r0, r6
 80037e8:	f000 fd52 	bl	8004290 <__malloc_unlock>
 80037ec:	e7e3      	b.n	80037b6 <_malloc_r+0x1e>
 80037ee:	6823      	ldr	r3, [r4, #0]
 80037f0:	1b5b      	subs	r3, r3, r5
 80037f2:	d417      	bmi.n	8003824 <_malloc_r+0x8c>
 80037f4:	2b0b      	cmp	r3, #11
 80037f6:	d903      	bls.n	8003800 <_malloc_r+0x68>
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	441c      	add	r4, r3
 80037fc:	6025      	str	r5, [r4, #0]
 80037fe:	e004      	b.n	800380a <_malloc_r+0x72>
 8003800:	6863      	ldr	r3, [r4, #4]
 8003802:	42a2      	cmp	r2, r4
 8003804:	bf0c      	ite	eq
 8003806:	600b      	streq	r3, [r1, #0]
 8003808:	6053      	strne	r3, [r2, #4]
 800380a:	4630      	mov	r0, r6
 800380c:	f000 fd40 	bl	8004290 <__malloc_unlock>
 8003810:	f104 000b 	add.w	r0, r4, #11
 8003814:	1d23      	adds	r3, r4, #4
 8003816:	f020 0007 	bic.w	r0, r0, #7
 800381a:	1ac2      	subs	r2, r0, r3
 800381c:	d0cc      	beq.n	80037b8 <_malloc_r+0x20>
 800381e:	1a1b      	subs	r3, r3, r0
 8003820:	50a3      	str	r3, [r4, r2]
 8003822:	e7c9      	b.n	80037b8 <_malloc_r+0x20>
 8003824:	4622      	mov	r2, r4
 8003826:	6864      	ldr	r4, [r4, #4]
 8003828:	e7cc      	b.n	80037c4 <_malloc_r+0x2c>
 800382a:	1cc4      	adds	r4, r0, #3
 800382c:	f024 0403 	bic.w	r4, r4, #3
 8003830:	42a0      	cmp	r0, r4
 8003832:	d0e3      	beq.n	80037fc <_malloc_r+0x64>
 8003834:	1a21      	subs	r1, r4, r0
 8003836:	4630      	mov	r0, r6
 8003838:	f000 fc52 	bl	80040e0 <_sbrk_r>
 800383c:	3001      	adds	r0, #1
 800383e:	d1dd      	bne.n	80037fc <_malloc_r+0x64>
 8003840:	e7cf      	b.n	80037e2 <_malloc_r+0x4a>
 8003842:	bf00      	nop
 8003844:	200000c0 	.word	0x200000c0
 8003848:	200000c4 	.word	0x200000c4

0800384c <__ssputs_r>:
 800384c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003850:	688e      	ldr	r6, [r1, #8]
 8003852:	429e      	cmp	r6, r3
 8003854:	4682      	mov	sl, r0
 8003856:	460c      	mov	r4, r1
 8003858:	4690      	mov	r8, r2
 800385a:	461f      	mov	r7, r3
 800385c:	d838      	bhi.n	80038d0 <__ssputs_r+0x84>
 800385e:	898a      	ldrh	r2, [r1, #12]
 8003860:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003864:	d032      	beq.n	80038cc <__ssputs_r+0x80>
 8003866:	6825      	ldr	r5, [r4, #0]
 8003868:	6909      	ldr	r1, [r1, #16]
 800386a:	eba5 0901 	sub.w	r9, r5, r1
 800386e:	6965      	ldr	r5, [r4, #20]
 8003870:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003874:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003878:	3301      	adds	r3, #1
 800387a:	444b      	add	r3, r9
 800387c:	106d      	asrs	r5, r5, #1
 800387e:	429d      	cmp	r5, r3
 8003880:	bf38      	it	cc
 8003882:	461d      	movcc	r5, r3
 8003884:	0553      	lsls	r3, r2, #21
 8003886:	d531      	bpl.n	80038ec <__ssputs_r+0xa0>
 8003888:	4629      	mov	r1, r5
 800388a:	f7ff ff85 	bl	8003798 <_malloc_r>
 800388e:	4606      	mov	r6, r0
 8003890:	b950      	cbnz	r0, 80038a8 <__ssputs_r+0x5c>
 8003892:	230c      	movs	r3, #12
 8003894:	f8ca 3000 	str.w	r3, [sl]
 8003898:	89a3      	ldrh	r3, [r4, #12]
 800389a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800389e:	81a3      	strh	r3, [r4, #12]
 80038a0:	f04f 30ff 	mov.w	r0, #4294967295
 80038a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038a8:	6921      	ldr	r1, [r4, #16]
 80038aa:	464a      	mov	r2, r9
 80038ac:	f000 fcc2 	bl	8004234 <memcpy>
 80038b0:	89a3      	ldrh	r3, [r4, #12]
 80038b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80038b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038ba:	81a3      	strh	r3, [r4, #12]
 80038bc:	6126      	str	r6, [r4, #16]
 80038be:	6165      	str	r5, [r4, #20]
 80038c0:	444e      	add	r6, r9
 80038c2:	eba5 0509 	sub.w	r5, r5, r9
 80038c6:	6026      	str	r6, [r4, #0]
 80038c8:	60a5      	str	r5, [r4, #8]
 80038ca:	463e      	mov	r6, r7
 80038cc:	42be      	cmp	r6, r7
 80038ce:	d900      	bls.n	80038d2 <__ssputs_r+0x86>
 80038d0:	463e      	mov	r6, r7
 80038d2:	4632      	mov	r2, r6
 80038d4:	6820      	ldr	r0, [r4, #0]
 80038d6:	4641      	mov	r1, r8
 80038d8:	f000 fcba 	bl	8004250 <memmove>
 80038dc:	68a3      	ldr	r3, [r4, #8]
 80038de:	6822      	ldr	r2, [r4, #0]
 80038e0:	1b9b      	subs	r3, r3, r6
 80038e2:	4432      	add	r2, r6
 80038e4:	60a3      	str	r3, [r4, #8]
 80038e6:	6022      	str	r2, [r4, #0]
 80038e8:	2000      	movs	r0, #0
 80038ea:	e7db      	b.n	80038a4 <__ssputs_r+0x58>
 80038ec:	462a      	mov	r2, r5
 80038ee:	f000 fcd5 	bl	800429c <_realloc_r>
 80038f2:	4606      	mov	r6, r0
 80038f4:	2800      	cmp	r0, #0
 80038f6:	d1e1      	bne.n	80038bc <__ssputs_r+0x70>
 80038f8:	6921      	ldr	r1, [r4, #16]
 80038fa:	4650      	mov	r0, sl
 80038fc:	f7ff fefc 	bl	80036f8 <_free_r>
 8003900:	e7c7      	b.n	8003892 <__ssputs_r+0x46>
	...

08003904 <_svfiprintf_r>:
 8003904:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003908:	4698      	mov	r8, r3
 800390a:	898b      	ldrh	r3, [r1, #12]
 800390c:	061b      	lsls	r3, r3, #24
 800390e:	b09d      	sub	sp, #116	; 0x74
 8003910:	4607      	mov	r7, r0
 8003912:	460d      	mov	r5, r1
 8003914:	4614      	mov	r4, r2
 8003916:	d50e      	bpl.n	8003936 <_svfiprintf_r+0x32>
 8003918:	690b      	ldr	r3, [r1, #16]
 800391a:	b963      	cbnz	r3, 8003936 <_svfiprintf_r+0x32>
 800391c:	2140      	movs	r1, #64	; 0x40
 800391e:	f7ff ff3b 	bl	8003798 <_malloc_r>
 8003922:	6028      	str	r0, [r5, #0]
 8003924:	6128      	str	r0, [r5, #16]
 8003926:	b920      	cbnz	r0, 8003932 <_svfiprintf_r+0x2e>
 8003928:	230c      	movs	r3, #12
 800392a:	603b      	str	r3, [r7, #0]
 800392c:	f04f 30ff 	mov.w	r0, #4294967295
 8003930:	e0d1      	b.n	8003ad6 <_svfiprintf_r+0x1d2>
 8003932:	2340      	movs	r3, #64	; 0x40
 8003934:	616b      	str	r3, [r5, #20]
 8003936:	2300      	movs	r3, #0
 8003938:	9309      	str	r3, [sp, #36]	; 0x24
 800393a:	2320      	movs	r3, #32
 800393c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003940:	f8cd 800c 	str.w	r8, [sp, #12]
 8003944:	2330      	movs	r3, #48	; 0x30
 8003946:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8003af0 <_svfiprintf_r+0x1ec>
 800394a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800394e:	f04f 0901 	mov.w	r9, #1
 8003952:	4623      	mov	r3, r4
 8003954:	469a      	mov	sl, r3
 8003956:	f813 2b01 	ldrb.w	r2, [r3], #1
 800395a:	b10a      	cbz	r2, 8003960 <_svfiprintf_r+0x5c>
 800395c:	2a25      	cmp	r2, #37	; 0x25
 800395e:	d1f9      	bne.n	8003954 <_svfiprintf_r+0x50>
 8003960:	ebba 0b04 	subs.w	fp, sl, r4
 8003964:	d00b      	beq.n	800397e <_svfiprintf_r+0x7a>
 8003966:	465b      	mov	r3, fp
 8003968:	4622      	mov	r2, r4
 800396a:	4629      	mov	r1, r5
 800396c:	4638      	mov	r0, r7
 800396e:	f7ff ff6d 	bl	800384c <__ssputs_r>
 8003972:	3001      	adds	r0, #1
 8003974:	f000 80aa 	beq.w	8003acc <_svfiprintf_r+0x1c8>
 8003978:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800397a:	445a      	add	r2, fp
 800397c:	9209      	str	r2, [sp, #36]	; 0x24
 800397e:	f89a 3000 	ldrb.w	r3, [sl]
 8003982:	2b00      	cmp	r3, #0
 8003984:	f000 80a2 	beq.w	8003acc <_svfiprintf_r+0x1c8>
 8003988:	2300      	movs	r3, #0
 800398a:	f04f 32ff 	mov.w	r2, #4294967295
 800398e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003992:	f10a 0a01 	add.w	sl, sl, #1
 8003996:	9304      	str	r3, [sp, #16]
 8003998:	9307      	str	r3, [sp, #28]
 800399a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800399e:	931a      	str	r3, [sp, #104]	; 0x68
 80039a0:	4654      	mov	r4, sl
 80039a2:	2205      	movs	r2, #5
 80039a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039a8:	4851      	ldr	r0, [pc, #324]	; (8003af0 <_svfiprintf_r+0x1ec>)
 80039aa:	f7fc fc11 	bl	80001d0 <memchr>
 80039ae:	9a04      	ldr	r2, [sp, #16]
 80039b0:	b9d8      	cbnz	r0, 80039ea <_svfiprintf_r+0xe6>
 80039b2:	06d0      	lsls	r0, r2, #27
 80039b4:	bf44      	itt	mi
 80039b6:	2320      	movmi	r3, #32
 80039b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039bc:	0711      	lsls	r1, r2, #28
 80039be:	bf44      	itt	mi
 80039c0:	232b      	movmi	r3, #43	; 0x2b
 80039c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80039c6:	f89a 3000 	ldrb.w	r3, [sl]
 80039ca:	2b2a      	cmp	r3, #42	; 0x2a
 80039cc:	d015      	beq.n	80039fa <_svfiprintf_r+0xf6>
 80039ce:	9a07      	ldr	r2, [sp, #28]
 80039d0:	4654      	mov	r4, sl
 80039d2:	2000      	movs	r0, #0
 80039d4:	f04f 0c0a 	mov.w	ip, #10
 80039d8:	4621      	mov	r1, r4
 80039da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039de:	3b30      	subs	r3, #48	; 0x30
 80039e0:	2b09      	cmp	r3, #9
 80039e2:	d94e      	bls.n	8003a82 <_svfiprintf_r+0x17e>
 80039e4:	b1b0      	cbz	r0, 8003a14 <_svfiprintf_r+0x110>
 80039e6:	9207      	str	r2, [sp, #28]
 80039e8:	e014      	b.n	8003a14 <_svfiprintf_r+0x110>
 80039ea:	eba0 0308 	sub.w	r3, r0, r8
 80039ee:	fa09 f303 	lsl.w	r3, r9, r3
 80039f2:	4313      	orrs	r3, r2
 80039f4:	9304      	str	r3, [sp, #16]
 80039f6:	46a2      	mov	sl, r4
 80039f8:	e7d2      	b.n	80039a0 <_svfiprintf_r+0x9c>
 80039fa:	9b03      	ldr	r3, [sp, #12]
 80039fc:	1d19      	adds	r1, r3, #4
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	9103      	str	r1, [sp, #12]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	bfbb      	ittet	lt
 8003a06:	425b      	neglt	r3, r3
 8003a08:	f042 0202 	orrlt.w	r2, r2, #2
 8003a0c:	9307      	strge	r3, [sp, #28]
 8003a0e:	9307      	strlt	r3, [sp, #28]
 8003a10:	bfb8      	it	lt
 8003a12:	9204      	strlt	r2, [sp, #16]
 8003a14:	7823      	ldrb	r3, [r4, #0]
 8003a16:	2b2e      	cmp	r3, #46	; 0x2e
 8003a18:	d10c      	bne.n	8003a34 <_svfiprintf_r+0x130>
 8003a1a:	7863      	ldrb	r3, [r4, #1]
 8003a1c:	2b2a      	cmp	r3, #42	; 0x2a
 8003a1e:	d135      	bne.n	8003a8c <_svfiprintf_r+0x188>
 8003a20:	9b03      	ldr	r3, [sp, #12]
 8003a22:	1d1a      	adds	r2, r3, #4
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	9203      	str	r2, [sp, #12]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	bfb8      	it	lt
 8003a2c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a30:	3402      	adds	r4, #2
 8003a32:	9305      	str	r3, [sp, #20]
 8003a34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8003b00 <_svfiprintf_r+0x1fc>
 8003a38:	7821      	ldrb	r1, [r4, #0]
 8003a3a:	2203      	movs	r2, #3
 8003a3c:	4650      	mov	r0, sl
 8003a3e:	f7fc fbc7 	bl	80001d0 <memchr>
 8003a42:	b140      	cbz	r0, 8003a56 <_svfiprintf_r+0x152>
 8003a44:	2340      	movs	r3, #64	; 0x40
 8003a46:	eba0 000a 	sub.w	r0, r0, sl
 8003a4a:	fa03 f000 	lsl.w	r0, r3, r0
 8003a4e:	9b04      	ldr	r3, [sp, #16]
 8003a50:	4303      	orrs	r3, r0
 8003a52:	3401      	adds	r4, #1
 8003a54:	9304      	str	r3, [sp, #16]
 8003a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003a5a:	4826      	ldr	r0, [pc, #152]	; (8003af4 <_svfiprintf_r+0x1f0>)
 8003a5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a60:	2206      	movs	r2, #6
 8003a62:	f7fc fbb5 	bl	80001d0 <memchr>
 8003a66:	2800      	cmp	r0, #0
 8003a68:	d038      	beq.n	8003adc <_svfiprintf_r+0x1d8>
 8003a6a:	4b23      	ldr	r3, [pc, #140]	; (8003af8 <_svfiprintf_r+0x1f4>)
 8003a6c:	bb1b      	cbnz	r3, 8003ab6 <_svfiprintf_r+0x1b2>
 8003a6e:	9b03      	ldr	r3, [sp, #12]
 8003a70:	3307      	adds	r3, #7
 8003a72:	f023 0307 	bic.w	r3, r3, #7
 8003a76:	3308      	adds	r3, #8
 8003a78:	9303      	str	r3, [sp, #12]
 8003a7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a7c:	4433      	add	r3, r6
 8003a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8003a80:	e767      	b.n	8003952 <_svfiprintf_r+0x4e>
 8003a82:	fb0c 3202 	mla	r2, ip, r2, r3
 8003a86:	460c      	mov	r4, r1
 8003a88:	2001      	movs	r0, #1
 8003a8a:	e7a5      	b.n	80039d8 <_svfiprintf_r+0xd4>
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	3401      	adds	r4, #1
 8003a90:	9305      	str	r3, [sp, #20]
 8003a92:	4619      	mov	r1, r3
 8003a94:	f04f 0c0a 	mov.w	ip, #10
 8003a98:	4620      	mov	r0, r4
 8003a9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a9e:	3a30      	subs	r2, #48	; 0x30
 8003aa0:	2a09      	cmp	r2, #9
 8003aa2:	d903      	bls.n	8003aac <_svfiprintf_r+0x1a8>
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0c5      	beq.n	8003a34 <_svfiprintf_r+0x130>
 8003aa8:	9105      	str	r1, [sp, #20]
 8003aaa:	e7c3      	b.n	8003a34 <_svfiprintf_r+0x130>
 8003aac:	fb0c 2101 	mla	r1, ip, r1, r2
 8003ab0:	4604      	mov	r4, r0
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e7f0      	b.n	8003a98 <_svfiprintf_r+0x194>
 8003ab6:	ab03      	add	r3, sp, #12
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	462a      	mov	r2, r5
 8003abc:	4b0f      	ldr	r3, [pc, #60]	; (8003afc <_svfiprintf_r+0x1f8>)
 8003abe:	a904      	add	r1, sp, #16
 8003ac0:	4638      	mov	r0, r7
 8003ac2:	f3af 8000 	nop.w
 8003ac6:	1c42      	adds	r2, r0, #1
 8003ac8:	4606      	mov	r6, r0
 8003aca:	d1d6      	bne.n	8003a7a <_svfiprintf_r+0x176>
 8003acc:	89ab      	ldrh	r3, [r5, #12]
 8003ace:	065b      	lsls	r3, r3, #25
 8003ad0:	f53f af2c 	bmi.w	800392c <_svfiprintf_r+0x28>
 8003ad4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ad6:	b01d      	add	sp, #116	; 0x74
 8003ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003adc:	ab03      	add	r3, sp, #12
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	462a      	mov	r2, r5
 8003ae2:	4b06      	ldr	r3, [pc, #24]	; (8003afc <_svfiprintf_r+0x1f8>)
 8003ae4:	a904      	add	r1, sp, #16
 8003ae6:	4638      	mov	r0, r7
 8003ae8:	f000 f9d4 	bl	8003e94 <_printf_i>
 8003aec:	e7eb      	b.n	8003ac6 <_svfiprintf_r+0x1c2>
 8003aee:	bf00      	nop
 8003af0:	080044dc 	.word	0x080044dc
 8003af4:	080044e6 	.word	0x080044e6
 8003af8:	00000000 	.word	0x00000000
 8003afc:	0800384d 	.word	0x0800384d
 8003b00:	080044e2 	.word	0x080044e2

08003b04 <__sfputc_r>:
 8003b04:	6893      	ldr	r3, [r2, #8]
 8003b06:	3b01      	subs	r3, #1
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	b410      	push	{r4}
 8003b0c:	6093      	str	r3, [r2, #8]
 8003b0e:	da08      	bge.n	8003b22 <__sfputc_r+0x1e>
 8003b10:	6994      	ldr	r4, [r2, #24]
 8003b12:	42a3      	cmp	r3, r4
 8003b14:	db01      	blt.n	8003b1a <__sfputc_r+0x16>
 8003b16:	290a      	cmp	r1, #10
 8003b18:	d103      	bne.n	8003b22 <__sfputc_r+0x1e>
 8003b1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b1e:	f7ff bb0d 	b.w	800313c <__swbuf_r>
 8003b22:	6813      	ldr	r3, [r2, #0]
 8003b24:	1c58      	adds	r0, r3, #1
 8003b26:	6010      	str	r0, [r2, #0]
 8003b28:	7019      	strb	r1, [r3, #0]
 8003b2a:	4608      	mov	r0, r1
 8003b2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <__sfputs_r>:
 8003b32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b34:	4606      	mov	r6, r0
 8003b36:	460f      	mov	r7, r1
 8003b38:	4614      	mov	r4, r2
 8003b3a:	18d5      	adds	r5, r2, r3
 8003b3c:	42ac      	cmp	r4, r5
 8003b3e:	d101      	bne.n	8003b44 <__sfputs_r+0x12>
 8003b40:	2000      	movs	r0, #0
 8003b42:	e007      	b.n	8003b54 <__sfputs_r+0x22>
 8003b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b48:	463a      	mov	r2, r7
 8003b4a:	4630      	mov	r0, r6
 8003b4c:	f7ff ffda 	bl	8003b04 <__sfputc_r>
 8003b50:	1c43      	adds	r3, r0, #1
 8003b52:	d1f3      	bne.n	8003b3c <__sfputs_r+0xa>
 8003b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b58 <_vfiprintf_r>:
 8003b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b5c:	460d      	mov	r5, r1
 8003b5e:	b09d      	sub	sp, #116	; 0x74
 8003b60:	4614      	mov	r4, r2
 8003b62:	4698      	mov	r8, r3
 8003b64:	4606      	mov	r6, r0
 8003b66:	b118      	cbz	r0, 8003b70 <_vfiprintf_r+0x18>
 8003b68:	6983      	ldr	r3, [r0, #24]
 8003b6a:	b90b      	cbnz	r3, 8003b70 <_vfiprintf_r+0x18>
 8003b6c:	f7ff fcc0 	bl	80034f0 <__sinit>
 8003b70:	4b89      	ldr	r3, [pc, #548]	; (8003d98 <_vfiprintf_r+0x240>)
 8003b72:	429d      	cmp	r5, r3
 8003b74:	d11b      	bne.n	8003bae <_vfiprintf_r+0x56>
 8003b76:	6875      	ldr	r5, [r6, #4]
 8003b78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003b7a:	07d9      	lsls	r1, r3, #31
 8003b7c:	d405      	bmi.n	8003b8a <_vfiprintf_r+0x32>
 8003b7e:	89ab      	ldrh	r3, [r5, #12]
 8003b80:	059a      	lsls	r2, r3, #22
 8003b82:	d402      	bmi.n	8003b8a <_vfiprintf_r+0x32>
 8003b84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003b86:	f7ff fd51 	bl	800362c <__retarget_lock_acquire_recursive>
 8003b8a:	89ab      	ldrh	r3, [r5, #12]
 8003b8c:	071b      	lsls	r3, r3, #28
 8003b8e:	d501      	bpl.n	8003b94 <_vfiprintf_r+0x3c>
 8003b90:	692b      	ldr	r3, [r5, #16]
 8003b92:	b9eb      	cbnz	r3, 8003bd0 <_vfiprintf_r+0x78>
 8003b94:	4629      	mov	r1, r5
 8003b96:	4630      	mov	r0, r6
 8003b98:	f7ff fb22 	bl	80031e0 <__swsetup_r>
 8003b9c:	b1c0      	cbz	r0, 8003bd0 <_vfiprintf_r+0x78>
 8003b9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003ba0:	07dc      	lsls	r4, r3, #31
 8003ba2:	d50e      	bpl.n	8003bc2 <_vfiprintf_r+0x6a>
 8003ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ba8:	b01d      	add	sp, #116	; 0x74
 8003baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bae:	4b7b      	ldr	r3, [pc, #492]	; (8003d9c <_vfiprintf_r+0x244>)
 8003bb0:	429d      	cmp	r5, r3
 8003bb2:	d101      	bne.n	8003bb8 <_vfiprintf_r+0x60>
 8003bb4:	68b5      	ldr	r5, [r6, #8]
 8003bb6:	e7df      	b.n	8003b78 <_vfiprintf_r+0x20>
 8003bb8:	4b79      	ldr	r3, [pc, #484]	; (8003da0 <_vfiprintf_r+0x248>)
 8003bba:	429d      	cmp	r5, r3
 8003bbc:	bf08      	it	eq
 8003bbe:	68f5      	ldreq	r5, [r6, #12]
 8003bc0:	e7da      	b.n	8003b78 <_vfiprintf_r+0x20>
 8003bc2:	89ab      	ldrh	r3, [r5, #12]
 8003bc4:	0598      	lsls	r0, r3, #22
 8003bc6:	d4ed      	bmi.n	8003ba4 <_vfiprintf_r+0x4c>
 8003bc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003bca:	f7ff fd30 	bl	800362e <__retarget_lock_release_recursive>
 8003bce:	e7e9      	b.n	8003ba4 <_vfiprintf_r+0x4c>
 8003bd0:	2300      	movs	r3, #0
 8003bd2:	9309      	str	r3, [sp, #36]	; 0x24
 8003bd4:	2320      	movs	r3, #32
 8003bd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003bda:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bde:	2330      	movs	r3, #48	; 0x30
 8003be0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003da4 <_vfiprintf_r+0x24c>
 8003be4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003be8:	f04f 0901 	mov.w	r9, #1
 8003bec:	4623      	mov	r3, r4
 8003bee:	469a      	mov	sl, r3
 8003bf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003bf4:	b10a      	cbz	r2, 8003bfa <_vfiprintf_r+0xa2>
 8003bf6:	2a25      	cmp	r2, #37	; 0x25
 8003bf8:	d1f9      	bne.n	8003bee <_vfiprintf_r+0x96>
 8003bfa:	ebba 0b04 	subs.w	fp, sl, r4
 8003bfe:	d00b      	beq.n	8003c18 <_vfiprintf_r+0xc0>
 8003c00:	465b      	mov	r3, fp
 8003c02:	4622      	mov	r2, r4
 8003c04:	4629      	mov	r1, r5
 8003c06:	4630      	mov	r0, r6
 8003c08:	f7ff ff93 	bl	8003b32 <__sfputs_r>
 8003c0c:	3001      	adds	r0, #1
 8003c0e:	f000 80aa 	beq.w	8003d66 <_vfiprintf_r+0x20e>
 8003c12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003c14:	445a      	add	r2, fp
 8003c16:	9209      	str	r2, [sp, #36]	; 0x24
 8003c18:	f89a 3000 	ldrb.w	r3, [sl]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 80a2 	beq.w	8003d66 <_vfiprintf_r+0x20e>
 8003c22:	2300      	movs	r3, #0
 8003c24:	f04f 32ff 	mov.w	r2, #4294967295
 8003c28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c2c:	f10a 0a01 	add.w	sl, sl, #1
 8003c30:	9304      	str	r3, [sp, #16]
 8003c32:	9307      	str	r3, [sp, #28]
 8003c34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003c38:	931a      	str	r3, [sp, #104]	; 0x68
 8003c3a:	4654      	mov	r4, sl
 8003c3c:	2205      	movs	r2, #5
 8003c3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c42:	4858      	ldr	r0, [pc, #352]	; (8003da4 <_vfiprintf_r+0x24c>)
 8003c44:	f7fc fac4 	bl	80001d0 <memchr>
 8003c48:	9a04      	ldr	r2, [sp, #16]
 8003c4a:	b9d8      	cbnz	r0, 8003c84 <_vfiprintf_r+0x12c>
 8003c4c:	06d1      	lsls	r1, r2, #27
 8003c4e:	bf44      	itt	mi
 8003c50:	2320      	movmi	r3, #32
 8003c52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c56:	0713      	lsls	r3, r2, #28
 8003c58:	bf44      	itt	mi
 8003c5a:	232b      	movmi	r3, #43	; 0x2b
 8003c5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003c60:	f89a 3000 	ldrb.w	r3, [sl]
 8003c64:	2b2a      	cmp	r3, #42	; 0x2a
 8003c66:	d015      	beq.n	8003c94 <_vfiprintf_r+0x13c>
 8003c68:	9a07      	ldr	r2, [sp, #28]
 8003c6a:	4654      	mov	r4, sl
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f04f 0c0a 	mov.w	ip, #10
 8003c72:	4621      	mov	r1, r4
 8003c74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c78:	3b30      	subs	r3, #48	; 0x30
 8003c7a:	2b09      	cmp	r3, #9
 8003c7c:	d94e      	bls.n	8003d1c <_vfiprintf_r+0x1c4>
 8003c7e:	b1b0      	cbz	r0, 8003cae <_vfiprintf_r+0x156>
 8003c80:	9207      	str	r2, [sp, #28]
 8003c82:	e014      	b.n	8003cae <_vfiprintf_r+0x156>
 8003c84:	eba0 0308 	sub.w	r3, r0, r8
 8003c88:	fa09 f303 	lsl.w	r3, r9, r3
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	9304      	str	r3, [sp, #16]
 8003c90:	46a2      	mov	sl, r4
 8003c92:	e7d2      	b.n	8003c3a <_vfiprintf_r+0xe2>
 8003c94:	9b03      	ldr	r3, [sp, #12]
 8003c96:	1d19      	adds	r1, r3, #4
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	9103      	str	r1, [sp, #12]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	bfbb      	ittet	lt
 8003ca0:	425b      	neglt	r3, r3
 8003ca2:	f042 0202 	orrlt.w	r2, r2, #2
 8003ca6:	9307      	strge	r3, [sp, #28]
 8003ca8:	9307      	strlt	r3, [sp, #28]
 8003caa:	bfb8      	it	lt
 8003cac:	9204      	strlt	r2, [sp, #16]
 8003cae:	7823      	ldrb	r3, [r4, #0]
 8003cb0:	2b2e      	cmp	r3, #46	; 0x2e
 8003cb2:	d10c      	bne.n	8003cce <_vfiprintf_r+0x176>
 8003cb4:	7863      	ldrb	r3, [r4, #1]
 8003cb6:	2b2a      	cmp	r3, #42	; 0x2a
 8003cb8:	d135      	bne.n	8003d26 <_vfiprintf_r+0x1ce>
 8003cba:	9b03      	ldr	r3, [sp, #12]
 8003cbc:	1d1a      	adds	r2, r3, #4
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	9203      	str	r2, [sp, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	bfb8      	it	lt
 8003cc6:	f04f 33ff 	movlt.w	r3, #4294967295
 8003cca:	3402      	adds	r4, #2
 8003ccc:	9305      	str	r3, [sp, #20]
 8003cce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003db4 <_vfiprintf_r+0x25c>
 8003cd2:	7821      	ldrb	r1, [r4, #0]
 8003cd4:	2203      	movs	r2, #3
 8003cd6:	4650      	mov	r0, sl
 8003cd8:	f7fc fa7a 	bl	80001d0 <memchr>
 8003cdc:	b140      	cbz	r0, 8003cf0 <_vfiprintf_r+0x198>
 8003cde:	2340      	movs	r3, #64	; 0x40
 8003ce0:	eba0 000a 	sub.w	r0, r0, sl
 8003ce4:	fa03 f000 	lsl.w	r0, r3, r0
 8003ce8:	9b04      	ldr	r3, [sp, #16]
 8003cea:	4303      	orrs	r3, r0
 8003cec:	3401      	adds	r4, #1
 8003cee:	9304      	str	r3, [sp, #16]
 8003cf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003cf4:	482c      	ldr	r0, [pc, #176]	; (8003da8 <_vfiprintf_r+0x250>)
 8003cf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003cfa:	2206      	movs	r2, #6
 8003cfc:	f7fc fa68 	bl	80001d0 <memchr>
 8003d00:	2800      	cmp	r0, #0
 8003d02:	d03f      	beq.n	8003d84 <_vfiprintf_r+0x22c>
 8003d04:	4b29      	ldr	r3, [pc, #164]	; (8003dac <_vfiprintf_r+0x254>)
 8003d06:	bb1b      	cbnz	r3, 8003d50 <_vfiprintf_r+0x1f8>
 8003d08:	9b03      	ldr	r3, [sp, #12]
 8003d0a:	3307      	adds	r3, #7
 8003d0c:	f023 0307 	bic.w	r3, r3, #7
 8003d10:	3308      	adds	r3, #8
 8003d12:	9303      	str	r3, [sp, #12]
 8003d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d16:	443b      	add	r3, r7
 8003d18:	9309      	str	r3, [sp, #36]	; 0x24
 8003d1a:	e767      	b.n	8003bec <_vfiprintf_r+0x94>
 8003d1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d20:	460c      	mov	r4, r1
 8003d22:	2001      	movs	r0, #1
 8003d24:	e7a5      	b.n	8003c72 <_vfiprintf_r+0x11a>
 8003d26:	2300      	movs	r3, #0
 8003d28:	3401      	adds	r4, #1
 8003d2a:	9305      	str	r3, [sp, #20]
 8003d2c:	4619      	mov	r1, r3
 8003d2e:	f04f 0c0a 	mov.w	ip, #10
 8003d32:	4620      	mov	r0, r4
 8003d34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d38:	3a30      	subs	r2, #48	; 0x30
 8003d3a:	2a09      	cmp	r2, #9
 8003d3c:	d903      	bls.n	8003d46 <_vfiprintf_r+0x1ee>
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d0c5      	beq.n	8003cce <_vfiprintf_r+0x176>
 8003d42:	9105      	str	r1, [sp, #20]
 8003d44:	e7c3      	b.n	8003cce <_vfiprintf_r+0x176>
 8003d46:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d4a:	4604      	mov	r4, r0
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e7f0      	b.n	8003d32 <_vfiprintf_r+0x1da>
 8003d50:	ab03      	add	r3, sp, #12
 8003d52:	9300      	str	r3, [sp, #0]
 8003d54:	462a      	mov	r2, r5
 8003d56:	4b16      	ldr	r3, [pc, #88]	; (8003db0 <_vfiprintf_r+0x258>)
 8003d58:	a904      	add	r1, sp, #16
 8003d5a:	4630      	mov	r0, r6
 8003d5c:	f3af 8000 	nop.w
 8003d60:	4607      	mov	r7, r0
 8003d62:	1c78      	adds	r0, r7, #1
 8003d64:	d1d6      	bne.n	8003d14 <_vfiprintf_r+0x1bc>
 8003d66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003d68:	07d9      	lsls	r1, r3, #31
 8003d6a:	d405      	bmi.n	8003d78 <_vfiprintf_r+0x220>
 8003d6c:	89ab      	ldrh	r3, [r5, #12]
 8003d6e:	059a      	lsls	r2, r3, #22
 8003d70:	d402      	bmi.n	8003d78 <_vfiprintf_r+0x220>
 8003d72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003d74:	f7ff fc5b 	bl	800362e <__retarget_lock_release_recursive>
 8003d78:	89ab      	ldrh	r3, [r5, #12]
 8003d7a:	065b      	lsls	r3, r3, #25
 8003d7c:	f53f af12 	bmi.w	8003ba4 <_vfiprintf_r+0x4c>
 8003d80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003d82:	e711      	b.n	8003ba8 <_vfiprintf_r+0x50>
 8003d84:	ab03      	add	r3, sp, #12
 8003d86:	9300      	str	r3, [sp, #0]
 8003d88:	462a      	mov	r2, r5
 8003d8a:	4b09      	ldr	r3, [pc, #36]	; (8003db0 <_vfiprintf_r+0x258>)
 8003d8c:	a904      	add	r1, sp, #16
 8003d8e:	4630      	mov	r0, r6
 8003d90:	f000 f880 	bl	8003e94 <_printf_i>
 8003d94:	e7e4      	b.n	8003d60 <_vfiprintf_r+0x208>
 8003d96:	bf00      	nop
 8003d98:	0800449c 	.word	0x0800449c
 8003d9c:	080044bc 	.word	0x080044bc
 8003da0:	0800447c 	.word	0x0800447c
 8003da4:	080044dc 	.word	0x080044dc
 8003da8:	080044e6 	.word	0x080044e6
 8003dac:	00000000 	.word	0x00000000
 8003db0:	08003b33 	.word	0x08003b33
 8003db4:	080044e2 	.word	0x080044e2

08003db8 <_printf_common>:
 8003db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dbc:	4616      	mov	r6, r2
 8003dbe:	4699      	mov	r9, r3
 8003dc0:	688a      	ldr	r2, [r1, #8]
 8003dc2:	690b      	ldr	r3, [r1, #16]
 8003dc4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	bfb8      	it	lt
 8003dcc:	4613      	movlt	r3, r2
 8003dce:	6033      	str	r3, [r6, #0]
 8003dd0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003dd4:	4607      	mov	r7, r0
 8003dd6:	460c      	mov	r4, r1
 8003dd8:	b10a      	cbz	r2, 8003dde <_printf_common+0x26>
 8003dda:	3301      	adds	r3, #1
 8003ddc:	6033      	str	r3, [r6, #0]
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	0699      	lsls	r1, r3, #26
 8003de2:	bf42      	ittt	mi
 8003de4:	6833      	ldrmi	r3, [r6, #0]
 8003de6:	3302      	addmi	r3, #2
 8003de8:	6033      	strmi	r3, [r6, #0]
 8003dea:	6825      	ldr	r5, [r4, #0]
 8003dec:	f015 0506 	ands.w	r5, r5, #6
 8003df0:	d106      	bne.n	8003e00 <_printf_common+0x48>
 8003df2:	f104 0a19 	add.w	sl, r4, #25
 8003df6:	68e3      	ldr	r3, [r4, #12]
 8003df8:	6832      	ldr	r2, [r6, #0]
 8003dfa:	1a9b      	subs	r3, r3, r2
 8003dfc:	42ab      	cmp	r3, r5
 8003dfe:	dc26      	bgt.n	8003e4e <_printf_common+0x96>
 8003e00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003e04:	1e13      	subs	r3, r2, #0
 8003e06:	6822      	ldr	r2, [r4, #0]
 8003e08:	bf18      	it	ne
 8003e0a:	2301      	movne	r3, #1
 8003e0c:	0692      	lsls	r2, r2, #26
 8003e0e:	d42b      	bmi.n	8003e68 <_printf_common+0xb0>
 8003e10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003e14:	4649      	mov	r1, r9
 8003e16:	4638      	mov	r0, r7
 8003e18:	47c0      	blx	r8
 8003e1a:	3001      	adds	r0, #1
 8003e1c:	d01e      	beq.n	8003e5c <_printf_common+0xa4>
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	68e5      	ldr	r5, [r4, #12]
 8003e22:	6832      	ldr	r2, [r6, #0]
 8003e24:	f003 0306 	and.w	r3, r3, #6
 8003e28:	2b04      	cmp	r3, #4
 8003e2a:	bf08      	it	eq
 8003e2c:	1aad      	subeq	r5, r5, r2
 8003e2e:	68a3      	ldr	r3, [r4, #8]
 8003e30:	6922      	ldr	r2, [r4, #16]
 8003e32:	bf0c      	ite	eq
 8003e34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e38:	2500      	movne	r5, #0
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	bfc4      	itt	gt
 8003e3e:	1a9b      	subgt	r3, r3, r2
 8003e40:	18ed      	addgt	r5, r5, r3
 8003e42:	2600      	movs	r6, #0
 8003e44:	341a      	adds	r4, #26
 8003e46:	42b5      	cmp	r5, r6
 8003e48:	d11a      	bne.n	8003e80 <_printf_common+0xc8>
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	e008      	b.n	8003e60 <_printf_common+0xa8>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	4652      	mov	r2, sl
 8003e52:	4649      	mov	r1, r9
 8003e54:	4638      	mov	r0, r7
 8003e56:	47c0      	blx	r8
 8003e58:	3001      	adds	r0, #1
 8003e5a:	d103      	bne.n	8003e64 <_printf_common+0xac>
 8003e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e64:	3501      	adds	r5, #1
 8003e66:	e7c6      	b.n	8003df6 <_printf_common+0x3e>
 8003e68:	18e1      	adds	r1, r4, r3
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	2030      	movs	r0, #48	; 0x30
 8003e6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003e72:	4422      	add	r2, r4
 8003e74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003e78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003e7c:	3302      	adds	r3, #2
 8003e7e:	e7c7      	b.n	8003e10 <_printf_common+0x58>
 8003e80:	2301      	movs	r3, #1
 8003e82:	4622      	mov	r2, r4
 8003e84:	4649      	mov	r1, r9
 8003e86:	4638      	mov	r0, r7
 8003e88:	47c0      	blx	r8
 8003e8a:	3001      	adds	r0, #1
 8003e8c:	d0e6      	beq.n	8003e5c <_printf_common+0xa4>
 8003e8e:	3601      	adds	r6, #1
 8003e90:	e7d9      	b.n	8003e46 <_printf_common+0x8e>
	...

08003e94 <_printf_i>:
 8003e94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e98:	460c      	mov	r4, r1
 8003e9a:	4691      	mov	r9, r2
 8003e9c:	7e27      	ldrb	r7, [r4, #24]
 8003e9e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003ea0:	2f78      	cmp	r7, #120	; 0x78
 8003ea2:	4680      	mov	r8, r0
 8003ea4:	469a      	mov	sl, r3
 8003ea6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003eaa:	d807      	bhi.n	8003ebc <_printf_i+0x28>
 8003eac:	2f62      	cmp	r7, #98	; 0x62
 8003eae:	d80a      	bhi.n	8003ec6 <_printf_i+0x32>
 8003eb0:	2f00      	cmp	r7, #0
 8003eb2:	f000 80d8 	beq.w	8004066 <_printf_i+0x1d2>
 8003eb6:	2f58      	cmp	r7, #88	; 0x58
 8003eb8:	f000 80a3 	beq.w	8004002 <_printf_i+0x16e>
 8003ebc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ec0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003ec4:	e03a      	b.n	8003f3c <_printf_i+0xa8>
 8003ec6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003eca:	2b15      	cmp	r3, #21
 8003ecc:	d8f6      	bhi.n	8003ebc <_printf_i+0x28>
 8003ece:	a001      	add	r0, pc, #4	; (adr r0, 8003ed4 <_printf_i+0x40>)
 8003ed0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003ed4:	08003f2d 	.word	0x08003f2d
 8003ed8:	08003f41 	.word	0x08003f41
 8003edc:	08003ebd 	.word	0x08003ebd
 8003ee0:	08003ebd 	.word	0x08003ebd
 8003ee4:	08003ebd 	.word	0x08003ebd
 8003ee8:	08003ebd 	.word	0x08003ebd
 8003eec:	08003f41 	.word	0x08003f41
 8003ef0:	08003ebd 	.word	0x08003ebd
 8003ef4:	08003ebd 	.word	0x08003ebd
 8003ef8:	08003ebd 	.word	0x08003ebd
 8003efc:	08003ebd 	.word	0x08003ebd
 8003f00:	0800404d 	.word	0x0800404d
 8003f04:	08003f71 	.word	0x08003f71
 8003f08:	0800402f 	.word	0x0800402f
 8003f0c:	08003ebd 	.word	0x08003ebd
 8003f10:	08003ebd 	.word	0x08003ebd
 8003f14:	0800406f 	.word	0x0800406f
 8003f18:	08003ebd 	.word	0x08003ebd
 8003f1c:	08003f71 	.word	0x08003f71
 8003f20:	08003ebd 	.word	0x08003ebd
 8003f24:	08003ebd 	.word	0x08003ebd
 8003f28:	08004037 	.word	0x08004037
 8003f2c:	680b      	ldr	r3, [r1, #0]
 8003f2e:	1d1a      	adds	r2, r3, #4
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	600a      	str	r2, [r1, #0]
 8003f34:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003f38:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0a3      	b.n	8004088 <_printf_i+0x1f4>
 8003f40:	6825      	ldr	r5, [r4, #0]
 8003f42:	6808      	ldr	r0, [r1, #0]
 8003f44:	062e      	lsls	r6, r5, #24
 8003f46:	f100 0304 	add.w	r3, r0, #4
 8003f4a:	d50a      	bpl.n	8003f62 <_printf_i+0xce>
 8003f4c:	6805      	ldr	r5, [r0, #0]
 8003f4e:	600b      	str	r3, [r1, #0]
 8003f50:	2d00      	cmp	r5, #0
 8003f52:	da03      	bge.n	8003f5c <_printf_i+0xc8>
 8003f54:	232d      	movs	r3, #45	; 0x2d
 8003f56:	426d      	negs	r5, r5
 8003f58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f5c:	485e      	ldr	r0, [pc, #376]	; (80040d8 <_printf_i+0x244>)
 8003f5e:	230a      	movs	r3, #10
 8003f60:	e019      	b.n	8003f96 <_printf_i+0x102>
 8003f62:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003f66:	6805      	ldr	r5, [r0, #0]
 8003f68:	600b      	str	r3, [r1, #0]
 8003f6a:	bf18      	it	ne
 8003f6c:	b22d      	sxthne	r5, r5
 8003f6e:	e7ef      	b.n	8003f50 <_printf_i+0xbc>
 8003f70:	680b      	ldr	r3, [r1, #0]
 8003f72:	6825      	ldr	r5, [r4, #0]
 8003f74:	1d18      	adds	r0, r3, #4
 8003f76:	6008      	str	r0, [r1, #0]
 8003f78:	0628      	lsls	r0, r5, #24
 8003f7a:	d501      	bpl.n	8003f80 <_printf_i+0xec>
 8003f7c:	681d      	ldr	r5, [r3, #0]
 8003f7e:	e002      	b.n	8003f86 <_printf_i+0xf2>
 8003f80:	0669      	lsls	r1, r5, #25
 8003f82:	d5fb      	bpl.n	8003f7c <_printf_i+0xe8>
 8003f84:	881d      	ldrh	r5, [r3, #0]
 8003f86:	4854      	ldr	r0, [pc, #336]	; (80040d8 <_printf_i+0x244>)
 8003f88:	2f6f      	cmp	r7, #111	; 0x6f
 8003f8a:	bf0c      	ite	eq
 8003f8c:	2308      	moveq	r3, #8
 8003f8e:	230a      	movne	r3, #10
 8003f90:	2100      	movs	r1, #0
 8003f92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003f96:	6866      	ldr	r6, [r4, #4]
 8003f98:	60a6      	str	r6, [r4, #8]
 8003f9a:	2e00      	cmp	r6, #0
 8003f9c:	bfa2      	ittt	ge
 8003f9e:	6821      	ldrge	r1, [r4, #0]
 8003fa0:	f021 0104 	bicge.w	r1, r1, #4
 8003fa4:	6021      	strge	r1, [r4, #0]
 8003fa6:	b90d      	cbnz	r5, 8003fac <_printf_i+0x118>
 8003fa8:	2e00      	cmp	r6, #0
 8003faa:	d04d      	beq.n	8004048 <_printf_i+0x1b4>
 8003fac:	4616      	mov	r6, r2
 8003fae:	fbb5 f1f3 	udiv	r1, r5, r3
 8003fb2:	fb03 5711 	mls	r7, r3, r1, r5
 8003fb6:	5dc7      	ldrb	r7, [r0, r7]
 8003fb8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003fbc:	462f      	mov	r7, r5
 8003fbe:	42bb      	cmp	r3, r7
 8003fc0:	460d      	mov	r5, r1
 8003fc2:	d9f4      	bls.n	8003fae <_printf_i+0x11a>
 8003fc4:	2b08      	cmp	r3, #8
 8003fc6:	d10b      	bne.n	8003fe0 <_printf_i+0x14c>
 8003fc8:	6823      	ldr	r3, [r4, #0]
 8003fca:	07df      	lsls	r7, r3, #31
 8003fcc:	d508      	bpl.n	8003fe0 <_printf_i+0x14c>
 8003fce:	6923      	ldr	r3, [r4, #16]
 8003fd0:	6861      	ldr	r1, [r4, #4]
 8003fd2:	4299      	cmp	r1, r3
 8003fd4:	bfde      	ittt	le
 8003fd6:	2330      	movle	r3, #48	; 0x30
 8003fd8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fdc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003fe0:	1b92      	subs	r2, r2, r6
 8003fe2:	6122      	str	r2, [r4, #16]
 8003fe4:	f8cd a000 	str.w	sl, [sp]
 8003fe8:	464b      	mov	r3, r9
 8003fea:	aa03      	add	r2, sp, #12
 8003fec:	4621      	mov	r1, r4
 8003fee:	4640      	mov	r0, r8
 8003ff0:	f7ff fee2 	bl	8003db8 <_printf_common>
 8003ff4:	3001      	adds	r0, #1
 8003ff6:	d14c      	bne.n	8004092 <_printf_i+0x1fe>
 8003ff8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ffc:	b004      	add	sp, #16
 8003ffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004002:	4835      	ldr	r0, [pc, #212]	; (80040d8 <_printf_i+0x244>)
 8004004:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004008:	6823      	ldr	r3, [r4, #0]
 800400a:	680e      	ldr	r6, [r1, #0]
 800400c:	061f      	lsls	r7, r3, #24
 800400e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004012:	600e      	str	r6, [r1, #0]
 8004014:	d514      	bpl.n	8004040 <_printf_i+0x1ac>
 8004016:	07d9      	lsls	r1, r3, #31
 8004018:	bf44      	itt	mi
 800401a:	f043 0320 	orrmi.w	r3, r3, #32
 800401e:	6023      	strmi	r3, [r4, #0]
 8004020:	b91d      	cbnz	r5, 800402a <_printf_i+0x196>
 8004022:	6823      	ldr	r3, [r4, #0]
 8004024:	f023 0320 	bic.w	r3, r3, #32
 8004028:	6023      	str	r3, [r4, #0]
 800402a:	2310      	movs	r3, #16
 800402c:	e7b0      	b.n	8003f90 <_printf_i+0xfc>
 800402e:	6823      	ldr	r3, [r4, #0]
 8004030:	f043 0320 	orr.w	r3, r3, #32
 8004034:	6023      	str	r3, [r4, #0]
 8004036:	2378      	movs	r3, #120	; 0x78
 8004038:	4828      	ldr	r0, [pc, #160]	; (80040dc <_printf_i+0x248>)
 800403a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800403e:	e7e3      	b.n	8004008 <_printf_i+0x174>
 8004040:	065e      	lsls	r6, r3, #25
 8004042:	bf48      	it	mi
 8004044:	b2ad      	uxthmi	r5, r5
 8004046:	e7e6      	b.n	8004016 <_printf_i+0x182>
 8004048:	4616      	mov	r6, r2
 800404a:	e7bb      	b.n	8003fc4 <_printf_i+0x130>
 800404c:	680b      	ldr	r3, [r1, #0]
 800404e:	6826      	ldr	r6, [r4, #0]
 8004050:	6960      	ldr	r0, [r4, #20]
 8004052:	1d1d      	adds	r5, r3, #4
 8004054:	600d      	str	r5, [r1, #0]
 8004056:	0635      	lsls	r5, r6, #24
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	d501      	bpl.n	8004060 <_printf_i+0x1cc>
 800405c:	6018      	str	r0, [r3, #0]
 800405e:	e002      	b.n	8004066 <_printf_i+0x1d2>
 8004060:	0671      	lsls	r1, r6, #25
 8004062:	d5fb      	bpl.n	800405c <_printf_i+0x1c8>
 8004064:	8018      	strh	r0, [r3, #0]
 8004066:	2300      	movs	r3, #0
 8004068:	6123      	str	r3, [r4, #16]
 800406a:	4616      	mov	r6, r2
 800406c:	e7ba      	b.n	8003fe4 <_printf_i+0x150>
 800406e:	680b      	ldr	r3, [r1, #0]
 8004070:	1d1a      	adds	r2, r3, #4
 8004072:	600a      	str	r2, [r1, #0]
 8004074:	681e      	ldr	r6, [r3, #0]
 8004076:	6862      	ldr	r2, [r4, #4]
 8004078:	2100      	movs	r1, #0
 800407a:	4630      	mov	r0, r6
 800407c:	f7fc f8a8 	bl	80001d0 <memchr>
 8004080:	b108      	cbz	r0, 8004086 <_printf_i+0x1f2>
 8004082:	1b80      	subs	r0, r0, r6
 8004084:	6060      	str	r0, [r4, #4]
 8004086:	6863      	ldr	r3, [r4, #4]
 8004088:	6123      	str	r3, [r4, #16]
 800408a:	2300      	movs	r3, #0
 800408c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004090:	e7a8      	b.n	8003fe4 <_printf_i+0x150>
 8004092:	6923      	ldr	r3, [r4, #16]
 8004094:	4632      	mov	r2, r6
 8004096:	4649      	mov	r1, r9
 8004098:	4640      	mov	r0, r8
 800409a:	47d0      	blx	sl
 800409c:	3001      	adds	r0, #1
 800409e:	d0ab      	beq.n	8003ff8 <_printf_i+0x164>
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	079b      	lsls	r3, r3, #30
 80040a4:	d413      	bmi.n	80040ce <_printf_i+0x23a>
 80040a6:	68e0      	ldr	r0, [r4, #12]
 80040a8:	9b03      	ldr	r3, [sp, #12]
 80040aa:	4298      	cmp	r0, r3
 80040ac:	bfb8      	it	lt
 80040ae:	4618      	movlt	r0, r3
 80040b0:	e7a4      	b.n	8003ffc <_printf_i+0x168>
 80040b2:	2301      	movs	r3, #1
 80040b4:	4632      	mov	r2, r6
 80040b6:	4649      	mov	r1, r9
 80040b8:	4640      	mov	r0, r8
 80040ba:	47d0      	blx	sl
 80040bc:	3001      	adds	r0, #1
 80040be:	d09b      	beq.n	8003ff8 <_printf_i+0x164>
 80040c0:	3501      	adds	r5, #1
 80040c2:	68e3      	ldr	r3, [r4, #12]
 80040c4:	9903      	ldr	r1, [sp, #12]
 80040c6:	1a5b      	subs	r3, r3, r1
 80040c8:	42ab      	cmp	r3, r5
 80040ca:	dcf2      	bgt.n	80040b2 <_printf_i+0x21e>
 80040cc:	e7eb      	b.n	80040a6 <_printf_i+0x212>
 80040ce:	2500      	movs	r5, #0
 80040d0:	f104 0619 	add.w	r6, r4, #25
 80040d4:	e7f5      	b.n	80040c2 <_printf_i+0x22e>
 80040d6:	bf00      	nop
 80040d8:	080044ed 	.word	0x080044ed
 80040dc:	080044fe 	.word	0x080044fe

080040e0 <_sbrk_r>:
 80040e0:	b538      	push	{r3, r4, r5, lr}
 80040e2:	4d06      	ldr	r5, [pc, #24]	; (80040fc <_sbrk_r+0x1c>)
 80040e4:	2300      	movs	r3, #0
 80040e6:	4604      	mov	r4, r0
 80040e8:	4608      	mov	r0, r1
 80040ea:	602b      	str	r3, [r5, #0]
 80040ec:	f7fc fd90 	bl	8000c10 <_sbrk>
 80040f0:	1c43      	adds	r3, r0, #1
 80040f2:	d102      	bne.n	80040fa <_sbrk_r+0x1a>
 80040f4:	682b      	ldr	r3, [r5, #0]
 80040f6:	b103      	cbz	r3, 80040fa <_sbrk_r+0x1a>
 80040f8:	6023      	str	r3, [r4, #0]
 80040fa:	bd38      	pop	{r3, r4, r5, pc}
 80040fc:	20003ee8 	.word	0x20003ee8

08004100 <__sread>:
 8004100:	b510      	push	{r4, lr}
 8004102:	460c      	mov	r4, r1
 8004104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004108:	f000 f8ee 	bl	80042e8 <_read_r>
 800410c:	2800      	cmp	r0, #0
 800410e:	bfab      	itete	ge
 8004110:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004112:	89a3      	ldrhlt	r3, [r4, #12]
 8004114:	181b      	addge	r3, r3, r0
 8004116:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800411a:	bfac      	ite	ge
 800411c:	6563      	strge	r3, [r4, #84]	; 0x54
 800411e:	81a3      	strhlt	r3, [r4, #12]
 8004120:	bd10      	pop	{r4, pc}

08004122 <__swrite>:
 8004122:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004126:	461f      	mov	r7, r3
 8004128:	898b      	ldrh	r3, [r1, #12]
 800412a:	05db      	lsls	r3, r3, #23
 800412c:	4605      	mov	r5, r0
 800412e:	460c      	mov	r4, r1
 8004130:	4616      	mov	r6, r2
 8004132:	d505      	bpl.n	8004140 <__swrite+0x1e>
 8004134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004138:	2302      	movs	r3, #2
 800413a:	2200      	movs	r2, #0
 800413c:	f000 f868 	bl	8004210 <_lseek_r>
 8004140:	89a3      	ldrh	r3, [r4, #12]
 8004142:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004146:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800414a:	81a3      	strh	r3, [r4, #12]
 800414c:	4632      	mov	r2, r6
 800414e:	463b      	mov	r3, r7
 8004150:	4628      	mov	r0, r5
 8004152:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004156:	f000 b817 	b.w	8004188 <_write_r>

0800415a <__sseek>:
 800415a:	b510      	push	{r4, lr}
 800415c:	460c      	mov	r4, r1
 800415e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004162:	f000 f855 	bl	8004210 <_lseek_r>
 8004166:	1c43      	adds	r3, r0, #1
 8004168:	89a3      	ldrh	r3, [r4, #12]
 800416a:	bf15      	itete	ne
 800416c:	6560      	strne	r0, [r4, #84]	; 0x54
 800416e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004172:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004176:	81a3      	strheq	r3, [r4, #12]
 8004178:	bf18      	it	ne
 800417a:	81a3      	strhne	r3, [r4, #12]
 800417c:	bd10      	pop	{r4, pc}

0800417e <__sclose>:
 800417e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004182:	f000 b813 	b.w	80041ac <_close_r>
	...

08004188 <_write_r>:
 8004188:	b538      	push	{r3, r4, r5, lr}
 800418a:	4d07      	ldr	r5, [pc, #28]	; (80041a8 <_write_r+0x20>)
 800418c:	4604      	mov	r4, r0
 800418e:	4608      	mov	r0, r1
 8004190:	4611      	mov	r1, r2
 8004192:	2200      	movs	r2, #0
 8004194:	602a      	str	r2, [r5, #0]
 8004196:	461a      	mov	r2, r3
 8004198:	f7fc fce9 	bl	8000b6e <_write>
 800419c:	1c43      	adds	r3, r0, #1
 800419e:	d102      	bne.n	80041a6 <_write_r+0x1e>
 80041a0:	682b      	ldr	r3, [r5, #0]
 80041a2:	b103      	cbz	r3, 80041a6 <_write_r+0x1e>
 80041a4:	6023      	str	r3, [r4, #0]
 80041a6:	bd38      	pop	{r3, r4, r5, pc}
 80041a8:	20003ee8 	.word	0x20003ee8

080041ac <_close_r>:
 80041ac:	b538      	push	{r3, r4, r5, lr}
 80041ae:	4d06      	ldr	r5, [pc, #24]	; (80041c8 <_close_r+0x1c>)
 80041b0:	2300      	movs	r3, #0
 80041b2:	4604      	mov	r4, r0
 80041b4:	4608      	mov	r0, r1
 80041b6:	602b      	str	r3, [r5, #0]
 80041b8:	f7fc fcf5 	bl	8000ba6 <_close>
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d102      	bne.n	80041c6 <_close_r+0x1a>
 80041c0:	682b      	ldr	r3, [r5, #0]
 80041c2:	b103      	cbz	r3, 80041c6 <_close_r+0x1a>
 80041c4:	6023      	str	r3, [r4, #0]
 80041c6:	bd38      	pop	{r3, r4, r5, pc}
 80041c8:	20003ee8 	.word	0x20003ee8

080041cc <_fstat_r>:
 80041cc:	b538      	push	{r3, r4, r5, lr}
 80041ce:	4d07      	ldr	r5, [pc, #28]	; (80041ec <_fstat_r+0x20>)
 80041d0:	2300      	movs	r3, #0
 80041d2:	4604      	mov	r4, r0
 80041d4:	4608      	mov	r0, r1
 80041d6:	4611      	mov	r1, r2
 80041d8:	602b      	str	r3, [r5, #0]
 80041da:	f7fc fcf0 	bl	8000bbe <_fstat>
 80041de:	1c43      	adds	r3, r0, #1
 80041e0:	d102      	bne.n	80041e8 <_fstat_r+0x1c>
 80041e2:	682b      	ldr	r3, [r5, #0]
 80041e4:	b103      	cbz	r3, 80041e8 <_fstat_r+0x1c>
 80041e6:	6023      	str	r3, [r4, #0]
 80041e8:	bd38      	pop	{r3, r4, r5, pc}
 80041ea:	bf00      	nop
 80041ec:	20003ee8 	.word	0x20003ee8

080041f0 <_isatty_r>:
 80041f0:	b538      	push	{r3, r4, r5, lr}
 80041f2:	4d06      	ldr	r5, [pc, #24]	; (800420c <_isatty_r+0x1c>)
 80041f4:	2300      	movs	r3, #0
 80041f6:	4604      	mov	r4, r0
 80041f8:	4608      	mov	r0, r1
 80041fa:	602b      	str	r3, [r5, #0]
 80041fc:	f7fc fcef 	bl	8000bde <_isatty>
 8004200:	1c43      	adds	r3, r0, #1
 8004202:	d102      	bne.n	800420a <_isatty_r+0x1a>
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	b103      	cbz	r3, 800420a <_isatty_r+0x1a>
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	bd38      	pop	{r3, r4, r5, pc}
 800420c:	20003ee8 	.word	0x20003ee8

08004210 <_lseek_r>:
 8004210:	b538      	push	{r3, r4, r5, lr}
 8004212:	4d07      	ldr	r5, [pc, #28]	; (8004230 <_lseek_r+0x20>)
 8004214:	4604      	mov	r4, r0
 8004216:	4608      	mov	r0, r1
 8004218:	4611      	mov	r1, r2
 800421a:	2200      	movs	r2, #0
 800421c:	602a      	str	r2, [r5, #0]
 800421e:	461a      	mov	r2, r3
 8004220:	f7fc fce8 	bl	8000bf4 <_lseek>
 8004224:	1c43      	adds	r3, r0, #1
 8004226:	d102      	bne.n	800422e <_lseek_r+0x1e>
 8004228:	682b      	ldr	r3, [r5, #0]
 800422a:	b103      	cbz	r3, 800422e <_lseek_r+0x1e>
 800422c:	6023      	str	r3, [r4, #0]
 800422e:	bd38      	pop	{r3, r4, r5, pc}
 8004230:	20003ee8 	.word	0x20003ee8

08004234 <memcpy>:
 8004234:	440a      	add	r2, r1
 8004236:	4291      	cmp	r1, r2
 8004238:	f100 33ff 	add.w	r3, r0, #4294967295
 800423c:	d100      	bne.n	8004240 <memcpy+0xc>
 800423e:	4770      	bx	lr
 8004240:	b510      	push	{r4, lr}
 8004242:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004246:	f803 4f01 	strb.w	r4, [r3, #1]!
 800424a:	4291      	cmp	r1, r2
 800424c:	d1f9      	bne.n	8004242 <memcpy+0xe>
 800424e:	bd10      	pop	{r4, pc}

08004250 <memmove>:
 8004250:	4288      	cmp	r0, r1
 8004252:	b510      	push	{r4, lr}
 8004254:	eb01 0402 	add.w	r4, r1, r2
 8004258:	d902      	bls.n	8004260 <memmove+0x10>
 800425a:	4284      	cmp	r4, r0
 800425c:	4623      	mov	r3, r4
 800425e:	d807      	bhi.n	8004270 <memmove+0x20>
 8004260:	1e43      	subs	r3, r0, #1
 8004262:	42a1      	cmp	r1, r4
 8004264:	d008      	beq.n	8004278 <memmove+0x28>
 8004266:	f811 2b01 	ldrb.w	r2, [r1], #1
 800426a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800426e:	e7f8      	b.n	8004262 <memmove+0x12>
 8004270:	4402      	add	r2, r0
 8004272:	4601      	mov	r1, r0
 8004274:	428a      	cmp	r2, r1
 8004276:	d100      	bne.n	800427a <memmove+0x2a>
 8004278:	bd10      	pop	{r4, pc}
 800427a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800427e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004282:	e7f7      	b.n	8004274 <memmove+0x24>

08004284 <__malloc_lock>:
 8004284:	4801      	ldr	r0, [pc, #4]	; (800428c <__malloc_lock+0x8>)
 8004286:	f7ff b9d1 	b.w	800362c <__retarget_lock_acquire_recursive>
 800428a:	bf00      	nop
 800428c:	20003ee0 	.word	0x20003ee0

08004290 <__malloc_unlock>:
 8004290:	4801      	ldr	r0, [pc, #4]	; (8004298 <__malloc_unlock+0x8>)
 8004292:	f7ff b9cc 	b.w	800362e <__retarget_lock_release_recursive>
 8004296:	bf00      	nop
 8004298:	20003ee0 	.word	0x20003ee0

0800429c <_realloc_r>:
 800429c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800429e:	4607      	mov	r7, r0
 80042a0:	4614      	mov	r4, r2
 80042a2:	460e      	mov	r6, r1
 80042a4:	b921      	cbnz	r1, 80042b0 <_realloc_r+0x14>
 80042a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80042aa:	4611      	mov	r1, r2
 80042ac:	f7ff ba74 	b.w	8003798 <_malloc_r>
 80042b0:	b922      	cbnz	r2, 80042bc <_realloc_r+0x20>
 80042b2:	f7ff fa21 	bl	80036f8 <_free_r>
 80042b6:	4625      	mov	r5, r4
 80042b8:	4628      	mov	r0, r5
 80042ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042bc:	f000 f826 	bl	800430c <_malloc_usable_size_r>
 80042c0:	42a0      	cmp	r0, r4
 80042c2:	d20f      	bcs.n	80042e4 <_realloc_r+0x48>
 80042c4:	4621      	mov	r1, r4
 80042c6:	4638      	mov	r0, r7
 80042c8:	f7ff fa66 	bl	8003798 <_malloc_r>
 80042cc:	4605      	mov	r5, r0
 80042ce:	2800      	cmp	r0, #0
 80042d0:	d0f2      	beq.n	80042b8 <_realloc_r+0x1c>
 80042d2:	4631      	mov	r1, r6
 80042d4:	4622      	mov	r2, r4
 80042d6:	f7ff ffad 	bl	8004234 <memcpy>
 80042da:	4631      	mov	r1, r6
 80042dc:	4638      	mov	r0, r7
 80042de:	f7ff fa0b 	bl	80036f8 <_free_r>
 80042e2:	e7e9      	b.n	80042b8 <_realloc_r+0x1c>
 80042e4:	4635      	mov	r5, r6
 80042e6:	e7e7      	b.n	80042b8 <_realloc_r+0x1c>

080042e8 <_read_r>:
 80042e8:	b538      	push	{r3, r4, r5, lr}
 80042ea:	4d07      	ldr	r5, [pc, #28]	; (8004308 <_read_r+0x20>)
 80042ec:	4604      	mov	r4, r0
 80042ee:	4608      	mov	r0, r1
 80042f0:	4611      	mov	r1, r2
 80042f2:	2200      	movs	r2, #0
 80042f4:	602a      	str	r2, [r5, #0]
 80042f6:	461a      	mov	r2, r3
 80042f8:	f7fc fc1c 	bl	8000b34 <_read>
 80042fc:	1c43      	adds	r3, r0, #1
 80042fe:	d102      	bne.n	8004306 <_read_r+0x1e>
 8004300:	682b      	ldr	r3, [r5, #0]
 8004302:	b103      	cbz	r3, 8004306 <_read_r+0x1e>
 8004304:	6023      	str	r3, [r4, #0]
 8004306:	bd38      	pop	{r3, r4, r5, pc}
 8004308:	20003ee8 	.word	0x20003ee8

0800430c <_malloc_usable_size_r>:
 800430c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004310:	1f18      	subs	r0, r3, #4
 8004312:	2b00      	cmp	r3, #0
 8004314:	bfbc      	itt	lt
 8004316:	580b      	ldrlt	r3, [r1, r0]
 8004318:	18c0      	addlt	r0, r0, r3
 800431a:	4770      	bx	lr

0800431c <_init>:
 800431c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800431e:	bf00      	nop
 8004320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004322:	bc08      	pop	{r3}
 8004324:	469e      	mov	lr, r3
 8004326:	4770      	bx	lr

08004328 <_fini>:
 8004328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800432a:	bf00      	nop
 800432c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800432e:	bc08      	pop	{r3}
 8004330:	469e      	mov	lr, r3
 8004332:	4770      	bx	lr
