<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>analog.com</spirit:vendor>
  <spirit:library>adi</spirit:library>
  <spirit:name>axi_i2s_adi</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_BUSIF">s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ACLK.ASSOCIATED_RESET">s_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.m_axis" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.s_axis" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_rx_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_RX_ACLK.ASSOCIATED_RESET">dma_req_rx_rstn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_tx_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_TX_ACLK.ASSOCIATED_RESET">dma_req_tx_rstn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_ACLK.ASSOCIATED_BUSIF">m_axis</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_ACLK.ASSOCIATED_BUSIF">s_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_ACLK.ASSOCIATED_RESET">s_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_rx_rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_RX_RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_tx_rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_TX_RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_ack_rx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_davalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_daready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_datype</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma_ack_rx" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_rx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_drvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_drready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_drtype</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_drlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma_req_rx" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_rx_dma_ack_rx_signal_clock</spirit:name>
      <spirit:displayName>dma_req_rx_dma_ack_rx_signal_clock</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_RX_DMA_ACK_RX_SIGNAL_CLOCK.ASSOCIATED_BUSIF">dma_req_rx:dma_ack_rx</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_RX_DMA_ACK_RX_SIGNAL_CLOCK.ASSOCIATED_RESET">dma_req_rx_rstn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_rx_dma_ack_rx_signal_reset</spirit:name>
      <spirit:displayName>dma_req_rx_dma_ack_rx_signal_reset</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_rx_rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_RX_DMA_ACK_RX_SIGNAL_RESET.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_ack_tx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_davalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_daready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_datype</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma_ack_tx" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_tx</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_drvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_drready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_drtype</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_drlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:vendorExtensions>
        <xilinx:busInterfaceInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="BUSIF_ENABLEMENT.dma_req_tx" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:busInterfaceInfo>
      </spirit:vendorExtensions>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_tx_dma_ack_tx_signal_clock</spirit:name>
      <spirit:displayName>dma_req_tx_dma_ack_tx_signal_clock</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_TX_DMA_ACK_TX_SIGNAL_CLOCK.ASSOCIATED_BUSIF">dma_req_tx:dma_ack_tx</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_TX_DMA_ACK_TX_SIGNAL_CLOCK.ASSOCIATED_RESET">dma_req_tx_rstn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dma_req_tx_dma_ack_tx_signal_reset</spirit:name>
      <spirit:displayName>dma_req_tx_dma_ack_tx_signal_reset</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dma_req_tx_rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.DMA_REQ_TX_DMA_ACK_TX_SIGNAL_RESET.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i2s</spirit:name>
      <spirit:busType spirit:vendor="analog.com" spirit:library="interface" spirit:name="i2s" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="analog.com" spirit:library="interface" spirit:name="i2s_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>bclk_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>LRCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>lrclk_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDATA_OUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sdata_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SDATA_IN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sdata_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i2s_signal_clock</spirit:name>
      <spirit:displayName>i2s_signal_clock</spirit:displayName>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_clk_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I2S_SIGNAL_CLOCK.ASSOCIATED_BUSIF">i2s</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>axi_lite</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">65536</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>axi_i2s_adi</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>47cf6327</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>axi_i2s_adi</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fea64681</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>24e76947</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>data_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>bclk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OF_CHANNEL&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>lrclk_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OF_CHANNEL&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OF_CHANNEL&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sdata_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.NUM_OF_CHANNEL&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axis_aclk" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axis_aresetn" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axis_tready" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axis_tdata" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axis_tlast" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.s_axis_tvalid" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axis_aclk" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axis_tready" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axis_tdata" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axis_tlast" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axis_tvalid" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m_axis_tkeep" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 0)">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_aclk" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_rstn" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_davalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_davalid" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_datype</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_datype" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_daready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_daready" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_drvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_drvalid" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_drtype</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_drtype" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_drlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_drlast" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_tx_drready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_tx_drready" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_aclk" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_rstn" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_davalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_davalid" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_datype</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_datype" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_daready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_daready" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_drvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_drvalid" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_drtype</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_drtype" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_drlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_drlast" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>dma_req_rx_drready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.dma_req_rx_drready" xilinx:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DMA_TYPE&apos;)) = 1)">false</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXI_ADDRESS_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXI_ADDRESS_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SLOT_WIDTH</spirit:name>
        <spirit:displayName>Slot Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SLOT_WIDTH">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>LRCLK_POL</spirit:name>
        <spirit:displayName>Lrclk Pol</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.LRCLK_POL">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BCLK_POL</spirit:name>
        <spirit:displayName>Bclk Pol</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BCLK_POL">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>S_AXI_ADDRESS_WIDTH</spirit:name>
        <spirit:displayName>S Axi Address Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.S_AXI_ADDRESS_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>DEVICE_FAMILY</spirit:name>
        <spirit:displayName>Device Family</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_FAMILY">virtex6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DMA_TYPE</spirit:name>
        <spirit:displayName>Dma Type</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DMA_TYPE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NUM_OF_CHANNEL</spirit:name>
        <spirit:displayName>Num Of Channel</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NUM_OF_CHANNEL">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_TX</spirit:name>
        <spirit:displayName>Has Tx</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_TX">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>HAS_RX</spirit:name>
        <spirit:displayName>Has Rx</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.HAS_RX">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_bbfb6f1e</spirit:name>
      <spirit:enumeration spirit:text="AXI Streaming">0</spirit:enumeration>
      <spirit:enumeration spirit:text="PL330 DMA">1</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>axi_i2s_adi_constr.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_axi_i2s_adi</spirit:userFileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>late</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_ctrlif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_synchronizer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>i2s_clkgen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>i2s_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>i2s_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>i2s_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>dma_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_streaming_dma_rx_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_streaming_dma_tx_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pl330_dma_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_i2s_adi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_125a28fc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>axi_ctrlif.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>fifo_synchronizer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>i2s_clkgen.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>i2s_tx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>i2s_rx.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>i2s_controller.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>dma_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_streaming_dma_rx_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_streaming_dma_tx_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>pl330_dma_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>axi_i2s_adi.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_i2s_adi_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_24e76947</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>axi_i2s_adi_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>SLOT_WIDTH</spirit:name>
      <spirit:displayName>Slot Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SLOT_WIDTH">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>LRCLK_POL</spirit:name>
      <spirit:displayName>LRCLK Polarity</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.LRCLK_POL">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BCLK_POL</spirit:name>
      <spirit:displayName>BCLK Polarity</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BCLK_POL">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>S_AXI_ADDRESS_WIDTH</spirit:name>
      <spirit:displayName>S Axi Address Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.S_AXI_ADDRESS_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEVICE_FAMILY</spirit:name>
      <spirit:displayName>Device Family</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_FAMILY">virtex6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DMA_TYPE</spirit:name>
      <spirit:displayName>Dma Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DMA_TYPE" spirit:choiceRef="choice_pairs_bbfb6f1e">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NUM_OF_CHANNEL</spirit:name>
      <spirit:displayName>Num Of I2S Channel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NUM_OF_CHANNEL" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_TX</spirit:name>
      <spirit:displayName>DMA TX Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_TX">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>HAS_RX</spirit:name>
      <spirit:displayName>DMA RX Enable</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.HAS_RX">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_i2s_adi_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qrkintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynquplusRFSOC</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplusRFSOC</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/Analog_Devices</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_i2s_adi_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>Analog Devices</xilinx:vendorDisplayName>
      <xilinx:vendorURL>http://www.analog.com</xilinx:vendorURL>
      <xilinx:coreRevision>21</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-07-31T06:10:49Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b276fc3_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161988e0_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3044f4c6_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba41648_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb54f44_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fed827_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444ffd25_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379afc8e_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37cdb365_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73aaea4d_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4bb49d_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177688b7_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebf401e_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b516cb2_ARCHIVE_LOCATION">f:/xilinx_project/i2s/hdl-master/library/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502ef4f3_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75edd633_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3b83be_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76343ae4_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3215e5f5_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f831d7_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3b143e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16671b81_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6887a385_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e05956_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@279294b0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54575dd6_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16122c96_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da85f0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76173dce_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e11a64f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd22245_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fb5b25_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d430abb_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edf7b7_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c057d89_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ebb1125_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3511b618_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b941d2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8080f5_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190cdee_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa1ca6a_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a48b98_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27111029_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6d4d71_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6de2c4bc_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e76933_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e26b85e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7415f3_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8ac6d7_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7479fbd0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6492ca20_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a3316c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30af79ff_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497a1115_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226a55c7_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed1395a_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714bb684_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ff05ad_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7117e371_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b397d7c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669cfcb4_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36961681_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dbfa23b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a721ffe_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cdc1b8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef1749d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@299869ae_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bdc9917_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5370ccad_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@442db020_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c35b7c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b738d87_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2519a3_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f9601f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232b07a3_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293c8820_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e071aad_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a127b6b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd124e9_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20062d56_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@167e17a1_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25764f85_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea78989_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33aec09e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aeafc4_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dae32e6_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea2e81e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8aec9d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6b00b7_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e2b689_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1142ab9b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ad1f69_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72659dde_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3df296_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e82c3f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f04481_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ca5df8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2e730e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58dfc106_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@207c3ec5_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e739b8c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f5ac6e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fa51ce_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387e540f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fcaadc8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d34006_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6bfb74_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f63fca_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@619374ed_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19461ceb_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3279c5eb_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63494e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@338e5417_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a03d814_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@599b74b2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@756d7164_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782fccea_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6453c679_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473aac08_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf1c5c5_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c190f8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b34d886_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74af2022_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630adc01_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e33f38a_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7837709_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64977fec_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd22d36_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4290dd09_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc9ff51_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c998e3_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b666f1_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47989428_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e30958_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6614ffa0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ce4409_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c622d36_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af0e7cd_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522177ba_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2d2be8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2c27d6_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@86c2630_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e35e030_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5cdb81_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c95245f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386586b6_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2837a738_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74efd66b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ccb61db_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce2da7f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4c541c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5883f29b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162f1e15_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1b1cc4_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b4abd8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d20d70b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f42e4ba_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa91aaf_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5d889d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d61bbe_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7404d4e1_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa10347_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afca92d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3865f73e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b6352_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483d80b1_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46802602_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d53eec_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3882dfe0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a823f08_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e633677_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d75afe6_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbff4ed_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4136bccb_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49e1cea1_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b30d77_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68258d36_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77eecb17_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37db6794_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a357_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138edb9b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@658a6b91_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad29fd3_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15107ae4_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60fb714c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f6473d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c17e5d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e464223_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47772284_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ebb8e2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5215524c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b339af0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143ec5a2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5804eef2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682800b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1cb4d7_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5579ec32_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0977d8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0eff9_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de74037_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2870a107_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ea206d6_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88fc99f_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1644f13e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb89733_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f5f600_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360b5b16_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4ca881_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545fbf9d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21019992_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afe6b1c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f04790a_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f6708c0_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3404c33e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5c5785_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7825120d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522e0ff1_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f53965_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2c1e0c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e416c8c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618d07d8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9f364b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc46e1e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a213245_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8cb7c8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c880679_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2b6346_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f63fd74_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc19633_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df18d7_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1c8c81_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6922640d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79017008_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5f853d_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7072fe52_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a05c93_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd8bbe2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a82398_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1092d2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2b905_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6baf5580_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31db8dd8_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3813210c_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af5b170_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741adb61_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600fdb5b_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26743740_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@278fd230_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ae9452_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3089aacd_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b989e9e_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea83ce_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a5d2_ARCHIVE_LOCATION">f:/xilinx_project/AX7020/course2019/audio/audio_i2s_stream/repo/axi_i2s_adi</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0a69dc04"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ca05b4c4"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a4f30725"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d0c000ea"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e83ce3b0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="30a33f53"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
