// Seed: 1866617375
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  logic id_3;
  assign id_2 = id_3 ? 1 == 1 : 1;
  logic id_4;
endmodule
