$date
	Sun Oct 23 06:12:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#308521
b1001 !
1"
#308522
b1001 &
b1001 %
1$
#308523
0"
#308526
b11100 &
b11100 %
#308530
b1110 &
b1110 %
#308534
b111 &
b111 %
#308538
b10110 &
b10110 %
#308542
b1011 &
b1011 %
#308546
b100010 &
b100010 %
#308550
b10001 &
b10001 %
#308554
b110100 &
b110100 %
#308558
b11010 &
b11010 %
#308562
b1101 &
b1101 %
#308566
b101000 &
b101000 %
#308570
b10100 &
b10100 %
#308574
b1010 &
b1010 %
#308578
b101 &
b101 %
#308582
b10000 &
b10000 %
#308586
b1000 &
b1000 %
#308590
b100 &
b100 %
#308594
b10 &
b10 %
#308598
b1 &
1#
b1 %
#308602
b0 &
b0 %
0#
0$
#1330140
b110 !
1"
#1330142
b110 &
b110 %
1$
#1330143
0"
#1330146
b11 &
b11 %
#1330150
b1010 &
b1010 %
#1330154
b101 &
b101 %
#1330158
b10000 &
b10000 %
#1330162
b1000 &
b1000 %
#1330166
b100 &
b100 %
#1330170
b10 &
b10 %
#1330174
b1 &
1#
b1 %
#1330178
b0 &
b0 %
0#
0$
#2327301
b1000 !
1"
#2327302
b1000 &
b1000 %
1$
#2327303
0"
#2327306
b100 &
b100 %
#2327310
b10 &
b10 %
#2327314
b1 &
b1 %
1#
#2327318
b0 &
0#
b0 %
0$
#4500012
