[root]
type=Root
children=system
eventq_index=0
full_system=false
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=clk_domain dvfs_handler far_mem_ctrl0 far_mem_ctrl1 far_mem_ctrl2 far_mem_ctrl3 generators0 generators1 loc_mem_ctrlrs0 loc_mem_ctrlrs1 loc_mem_ctrlrs2 loc_mem_ctrlrs3 mem_ctrl0 mem_ctrl1 mem_ctrl2 mem_ctrl3 membus monitors0 monitors1 monitors2 monitors3 workload
auto_unlink_shared_backstore=false
cache_line_size=64
eventq_index=0
exit_on_work_items=false
init_param=0
m5ops_base=0
mem_mode=timing
mem_ranges=
memories=system.far_mem_ctrl0.dram system.far_mem_ctrl1.dram system.far_mem_ctrl2.dram system.far_mem_ctrl3.dram system.loc_mem_ctrlrs0.dram system.loc_mem_ctrlrs1.dram system.loc_mem_ctrlrs2.dram system.loc_mem_ctrlrs3.dram system.mem_ctrl0 system.mem_ctrl1 system.mem_ctrl2 system.mem_ctrl3
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=system.workload

[system.clk_domain]
type=SrcClockDomain
children=voltage_domain
clock=200
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.clk_domain.voltage_domain

[system.clk_domain.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.far_mem_ctrl0]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.far_mem_ctrl0.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.far_mem_ctrl0.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl0.far_req_port

[system.far_mem_ctrl0.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=open_adaptive
power_model=
power_state=system.far_mem_ctrl0.dram.power_state
range=0:2147483648
ranks_per_channel=2
read_buffer_size=128
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128

[system.far_mem_ctrl0.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl1]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.far_mem_ctrl1.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.far_mem_ctrl1.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl1.far_req_port

[system.far_mem_ctrl1.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=open_adaptive
power_model=
power_state=system.far_mem_ctrl1.dram.power_state
range=2147483648:4294967296
ranks_per_channel=2
read_buffer_size=128
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128

[system.far_mem_ctrl1.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl2]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.far_mem_ctrl2.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.far_mem_ctrl2.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl2.far_req_port

[system.far_mem_ctrl2.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=open_adaptive
power_model=
power_state=system.far_mem_ctrl2.dram.power_state
range=4294967296:6442450944
ranks_per_channel=2
read_buffer_size=128
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128

[system.far_mem_ctrl2.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl3]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.far_mem_ctrl3.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.far_mem_ctrl3.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl3.far_req_port

[system.far_mem_ctrl3.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=open_adaptive
power_model=
power_state=system.far_mem_ctrl3.dram.power_state
range=6442450944:8589934592
ranks_per_channel=2
read_buffer_size=128
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tCWL=13750
tPPD=0
tRAS=35000
tRCD=13750
tRCD_WR=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=128

[system.far_mem_ctrl3.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.far_mem_ctrl3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators0]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators0.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[0]

[system.generators0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.generators1]
type=PyTrafficGen
children=power_state
clk_domain=system.clk_domain
cpu_id=-1
elastic_req=false
eventq_index=0
max_outstanding_reqs=0
numThreads=1
power_model=
power_state=system.generators1.power_state
progress_check=1000000000
sids=
socket_id=0
ssids=
stream_gen=none
system=system
port=system.membus.cpu_side_ports[1]

[system.generators1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs0]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs0.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs0.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl0.loc_req_port

[system.loc_mem_ctrlrs0.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=4
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=128
device_rowbuffer_size=2048
device_size=134217728
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=open_adaptive
power_model=
power_state=system.loc_mem_ctrlrs0.dram.power_state
range=0:2147483648
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=4000
tBURST_MAX=4000
tBURST_MIN=4000
tCCD_L=0
tCCD_L_WR=0
tCK=2000
tCL=15000
tCS=0
tCWL=15000
tPPD=0
tRAS=33000
tRCD=15000
tRCD_WR=15000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=4000
tRRD_L=0
tRTP=7500
tRTW=4000
tWR=18000
tWTR=10000
tWTR_L=10000
tXAW=30000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs0.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs1]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs1.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs1.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl1.loc_req_port

[system.loc_mem_ctrlrs1.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=4
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=128
device_rowbuffer_size=2048
device_size=134217728
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=open_adaptive
power_model=
power_state=system.loc_mem_ctrlrs1.dram.power_state
range=2147483648:4294967296
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=4000
tBURST_MAX=4000
tBURST_MIN=4000
tCCD_L=0
tCCD_L_WR=0
tCK=2000
tCL=15000
tCS=0
tCWL=15000
tPPD=0
tRAS=33000
tRCD=15000
tRCD_WR=15000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=4000
tRRD_L=0
tRTP=7500
tRTW=4000
tWR=18000
tWTR=10000
tWTR_L=10000
tXAW=30000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs1.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs2]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs2.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs2.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl2.loc_req_port

[system.loc_mem_ctrlrs2.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=4
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=128
device_rowbuffer_size=2048
device_size=134217728
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=open_adaptive
power_model=
power_state=system.loc_mem_ctrlrs2.dram.power_state
range=4294967296:6442450944
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=4000
tBURST_MAX=4000
tBURST_MIN=4000
tCCD_L=0
tCCD_L_WR=0
tCK=2000
tCL=15000
tCS=0
tCWL=15000
tPPD=0
tRAS=33000
tRCD=15000
tRCD_WR=15000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=4000
tRRD_L=0
tRTP=7500
tRTW=4000
tWR=18000
tWTR=10000
tWTR_L=10000
tXAW=30000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs2.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs3]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
disable_sanity_check=false
dram=system.loc_mem_ctrlrs3.dram
eventq_index=0
mem_sched_policy=frfcfs
min_reads_per_switch=16
min_writes_per_switch=16
power_model=
power_state=system.loc_mem_ctrlrs3.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.mem_ctrl3.loc_req_port

[system.loc_mem_ctrlrs3.dram]
type=DRAMInterface
children=power_state
IDD0=0.0
IDD02=0.0
IDD2N=0.0
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.0
IDD2P12=0.0
IDD3N=0.0
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.0
IDD3P12=0.0
IDD4R=0.0
IDD4R2=0.0
IDD4W=0.0
IDD4W2=0.0
IDD5=0.0
IDD52=0.0
IDD6=0.0
IDD62=0.0
VDD=0.0
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=4
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=128
device_rowbuffer_size=2048
device_size=134217728
devices_per_rank=1
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=false
kvm_map=true
max_accesses_per_row=16
null=true
page_policy=open_adaptive
power_model=
power_state=system.loc_mem_ctrlrs3.dram.power_state
range=6442450944:8589934592
ranks_per_channel=1
read_buffer_size=32
tAAD=2000
tBURST=4000
tBURST_MAX=4000
tBURST_MIN=4000
tCCD_L=0
tCCD_L_WR=0
tCK=2000
tCL=15000
tCS=0
tCWL=15000
tPPD=0
tRAS=33000
tRCD=15000
tRCD_WR=15000
tREFI=3900000
tRFC=160000
tRP=15000
tRRD=4000
tRRD_L=0
tRTP=7500
tRTW=4000
tWR=18000
tWTR=10000
tWTR_L=10000
tXAW=30000
tXP=8000
tXPDLL=0
tXS=168000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.loc_mem_ctrlrs3.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.loc_mem_ctrlrs3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl0]
type=PolicyManager
children=power_state
addr_size=64
always_dirty=false
always_hit=false
block_size=64
cache_warmup_ratio=0.7
clk_domain=system.clk_domain
conf_table_reported=true
crb_max_size=32
dram_cache_size=1048576
eventq_index=0
far_burst_size=64
image_file=
in_addr_map=true
kvm_map=true
loc_burst_size=64
loc_mem_policy=CascadeLakeNoPartWrs
null=false
orb_max_size=256
power_model=
power_state=system.mem_ctrl0.power_state
range=0:2147483648
static_backend_latency=10000
static_frontend_latency=10000
tRCD_RD=14160
tRL=14160
tRP=14160
far_req_port=system.far_mem_ctrl0.port
loc_req_port=system.loc_mem_ctrlrs0.port
port=system.monitors0.mem_side_port

[system.mem_ctrl0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl1]
type=PolicyManager
children=power_state
addr_size=64
always_dirty=false
always_hit=false
block_size=64
cache_warmup_ratio=0.7
clk_domain=system.clk_domain
conf_table_reported=true
crb_max_size=32
dram_cache_size=1048576
eventq_index=0
far_burst_size=64
image_file=
in_addr_map=true
kvm_map=true
loc_burst_size=64
loc_mem_policy=CascadeLakeNoPartWrs
null=false
orb_max_size=256
power_model=
power_state=system.mem_ctrl1.power_state
range=2147483648:4294967296
static_backend_latency=10000
static_frontend_latency=10000
tRCD_RD=14160
tRL=14160
tRP=14160
far_req_port=system.far_mem_ctrl1.port
loc_req_port=system.loc_mem_ctrlrs1.port
port=system.monitors1.mem_side_port

[system.mem_ctrl1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl2]
type=PolicyManager
children=power_state
addr_size=64
always_dirty=false
always_hit=false
block_size=64
cache_warmup_ratio=0.7
clk_domain=system.clk_domain
conf_table_reported=true
crb_max_size=32
dram_cache_size=1048576
eventq_index=0
far_burst_size=64
image_file=
in_addr_map=true
kvm_map=true
loc_burst_size=64
loc_mem_policy=CascadeLakeNoPartWrs
null=false
orb_max_size=256
power_model=
power_state=system.mem_ctrl2.power_state
range=4294967296:6442450944
static_backend_latency=10000
static_frontend_latency=10000
tRCD_RD=14160
tRL=14160
tRP=14160
far_req_port=system.far_mem_ctrl2.port
loc_req_port=system.loc_mem_ctrlrs2.port
port=system.monitors2.mem_side_port

[system.mem_ctrl2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrl3]
type=PolicyManager
children=power_state
addr_size=64
always_dirty=false
always_hit=false
block_size=64
cache_warmup_ratio=0.7
clk_domain=system.clk_domain
conf_table_reported=true
crb_max_size=32
dram_cache_size=1048576
eventq_index=0
far_burst_size=64
image_file=
in_addr_map=true
kvm_map=true
loc_burst_size=64
loc_mem_policy=CascadeLakeNoPartWrs
null=false
orb_max_size=256
power_model=
power_state=system.mem_ctrl3.power_state
range=6442450944:8589934592
static_backend_latency=10000
static_frontend_latency=10000
tRCD_RD=14160
tRL=14160
tRP=14160
far_req_port=system.far_mem_ctrl3.port
loc_req_port=system.loc_mem_ctrlrs3.port
port=system.monitors3.mem_side_port

[system.mem_ctrl3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=90000
point_of_coherency=false
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=1
snoop_filter=system.membus.snoop_filter
snoop_response_latency=1
system=system
use_default_range=false
width=64
cpu_side_ports=system.generators0.port system.generators1.port
mem_side_ports=system.monitors0.cpu_side_port system.monitors1.cpu_side_port system.monitors2.cpu_side_port system.monitors3.cpu_side_port

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=system

[system.monitors0]
type=CommMonitor
bandwidth_bins=20
burst_length_bins=20
disable_addr_dists=true
disable_bandwidth_hists=false
disable_burst_length_hists=false
disable_itt_dists=false
disable_latency_hists=false
disable_outstanding_hists=false
disable_transaction_hists=false
eventq_index=0
itt_bins=20
itt_max_bin=100000
latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
system=system
transaction_bins=20
write_addr_mask=18446744073709551615
cpu_side_port=system.membus.mem_side_ports[0]
mem_side_port=system.mem_ctrl0.port

[system.monitors1]
type=CommMonitor
bandwidth_bins=20
burst_length_bins=20
disable_addr_dists=true
disable_bandwidth_hists=false
disable_burst_length_hists=false
disable_itt_dists=false
disable_latency_hists=false
disable_outstanding_hists=false
disable_transaction_hists=false
eventq_index=0
itt_bins=20
itt_max_bin=100000
latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
system=system
transaction_bins=20
write_addr_mask=18446744073709551615
cpu_side_port=system.membus.mem_side_ports[1]
mem_side_port=system.mem_ctrl1.port

[system.monitors2]
type=CommMonitor
bandwidth_bins=20
burst_length_bins=20
disable_addr_dists=true
disable_bandwidth_hists=false
disable_burst_length_hists=false
disable_itt_dists=false
disable_latency_hists=false
disable_outstanding_hists=false
disable_transaction_hists=false
eventq_index=0
itt_bins=20
itt_max_bin=100000
latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
system=system
transaction_bins=20
write_addr_mask=18446744073709551615
cpu_side_port=system.membus.mem_side_ports[2]
mem_side_port=system.mem_ctrl2.port

[system.monitors3]
type=CommMonitor
bandwidth_bins=20
burst_length_bins=20
disable_addr_dists=true
disable_bandwidth_hists=false
disable_burst_length_hists=false
disable_itt_dists=false
disable_latency_hists=false
disable_outstanding_hists=false
disable_transaction_hists=false
eventq_index=0
itt_bins=20
itt_max_bin=100000
latency_bins=20
outstanding_bins=20
read_addr_mask=18446744073709551615
sample_period=1000000000
system=system
transaction_bins=20
write_addr_mask=18446744073709551615
cpu_side_port=system.membus.mem_side_ports[3]
mem_side_port=system.mem_ctrl3.port

[system.workload]
type=StubWorkload
byte_order=little
entry=0
eventq_index=0
remote_gdb_port=7000
wait_for_remote_gdb=false

