<dec f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.h' l='61' type='unsigned int llvm::SIFrameLowering::getReservedPrivateSegmentWaveByteOffsetReg(const llvm::GCNSubtarget &amp; ST, const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, llvm::SIMachineFunctionInfo * MFI, llvm::MachineFunction &amp; MF) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='168' ll='237' type='unsigned int llvm::SIFrameLowering::getReservedPrivateSegmentWaveByteOffsetReg(const llvm::GCNSubtarget &amp; ST, const llvm::SIInstrInfo * TII, const llvm::SIRegisterInfo * TRI, llvm::SIMachineFunctionInfo * MFI, llvm::MachineFunction &amp; MF) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='273' u='c' c='_ZNK4llvm15SIFrameLowering25emitEntryFunctionPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='167'>// Shift down registers reserved for the scratch wave offset.</doc>
