#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x61ddfe1b50c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61ddfe1b79e0 .scope module, "uart_interface_tb" "uart_interface_tb" 3 3;
 .timescale -9 -12;
P_0x61ddfe167620 .param/l "BIT_PERIOD" 0 3 12, +C4<00000000000000000010000110011000>;
P_0x61ddfe167660 .param/l "CLKS_PER_BIT" 0 3 11, +C4<00000000000000000000000110110010>;
P_0x61ddfe1676a0 .param/l "CLK_PERIOD" 0 3 10, +C4<00000000000000000000000000010100>;
v0x61ddfe1d7d20_0 .net "byte_received", 0 0, v0x61ddfe1b6990_0;  1 drivers
v0x61ddfe1d7de0_0 .var "clk", 0 0;
v0x61ddfe1d7eb0_0 .var "input_serial", 0 0;
v0x61ddfe1d7fb0_0 .net "output_byte", 7 0, v0x61ddfe1d77c0_0;  1 drivers
S_0x61ddfe1b7c60 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 3 22, 3 22 0, S_0x61ddfe1b79e0;
 .timescale -9 -12;
v0x61ddfe1b5820_0 .var "i_Data", 7 0;
v0x61ddfe1b5c00_0 .var/i "ii", 31 0;
TD_uart_interface_tb.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61ddfe1d7eb0_0, 0;
    %delay 8600000, 0;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x61ddfe1b5c00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x61ddfe1b5c00_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x61ddfe1b5820_0;
    %load/vec4 v0x61ddfe1b5c00_0;
    %part/s 1;
    %assign/vec4 v0x61ddfe1d7eb0_0, 0;
    %delay 8600000, 0;
    %load/vec4 v0x61ddfe1b5c00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x61ddfe1b5c00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61ddfe1d7eb0_0, 0;
    %delay 8600000, 0;
    %end;
S_0x61ddfe1d7220 .scope module, "uut" "uart_interface" 3 45, 4 1 0, S_0x61ddfe1b79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "input_serial";
    .port_info 2 /OUTPUT 1 "byte_received";
    .port_info 3 /OUTPUT 8 "output_byte";
P_0x61ddfe1d7420 .param/l "CLKS_PER_BIT" 0 4 3, +C4<00000000000000000000000110110010>;
enum0x61ddfe166b80 .enum4 (3)
   "IDLE" 3'b000,
   "RX_START_BIT" 3'b001,
   "RX_DATA_BITS" 3'b010,
   "RX_STOP_BIT" 3'b011,
   "CLEANUP" 3'b100
 ;
v0x61ddfe1b61d0_0 .var "bit_index", 2 0;
v0x61ddfe1b6990_0 .var "byte_received", 0 0;
v0x61ddfe1b0980_0 .net "clk", 0 0, v0x61ddfe1d7de0_0;  1 drivers
v0x61ddfe1d75d0_0 .var "clock_count", 31 0;
v0x61ddfe1d76b0_0 .net "input_serial", 0 0, v0x61ddfe1d7eb0_0;  1 drivers
v0x61ddfe1d77c0_0 .var "output_byte", 7 0;
v0x61ddfe1d78a0_0 .var "rx_byte", 7 0;
v0x61ddfe1d7980_0 .var "rx_data", 0 0;
v0x61ddfe1d7a40_0 .var "rx_data_temp", 0 0;
v0x61ddfe1d7b00_0 .var "rx_dv", 0 0;
v0x61ddfe1d7bc0_0 .var "state", 2 0;
E_0x61ddfe19fbf0 .event edge, v0x61ddfe1d78a0_0, v0x61ddfe1d7b00_0;
E_0x61ddfe19f9e0 .event posedge, v0x61ddfe1b0980_0;
    .scope S_0x61ddfe1d7220;
T_1 ;
    %wait E_0x61ddfe19f9e0;
    %load/vec4 v0x61ddfe1d76b0_0;
    %assign/vec4 v0x61ddfe1d7a40_0, 0;
    %load/vec4 v0x61ddfe1d7a40_0;
    %assign/vec4 v0x61ddfe1d7980_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x61ddfe1d7220;
T_2 ;
    %wait E_0x61ddfe19f9e0;
    %load/vec4 v0x61ddfe1d7bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61ddfe1d7b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61ddfe1d75d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61ddfe1b61d0_0, 0;
    %load/vec4 v0x61ddfe1d7980_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x61ddfe1d75d0_0;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %load/vec4 v0x61ddfe1d7980_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61ddfe1d75d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
T_2.12 ;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x61ddfe1d75d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x61ddfe1d75d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
T_2.10 ;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x61ddfe1d75d0_0;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_2.13, 5;
    %load/vec4 v0x61ddfe1d75d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x61ddfe1d75d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61ddfe1d75d0_0, 0;
    %load/vec4 v0x61ddfe1d7980_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x61ddfe1b61d0_0;
    %assign/vec4/off/d v0x61ddfe1d78a0_0, 4, 5;
    %load/vec4 v0x61ddfe1b61d0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.15, 5;
    %load/vec4 v0x61ddfe1b61d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x61ddfe1b61d0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61ddfe1b61d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
T_2.16 ;
T_2.14 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x61ddfe1d75d0_0;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_2.17, 5;
    %load/vec4 v0x61ddfe1d75d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x61ddfe1d75d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x61ddfe1d7b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x61ddfe1d75d0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
T_2.18 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x61ddfe1d7bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x61ddfe1d7b00_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x61ddfe1d7220;
T_3 ;
Ewait_0 .event/or E_0x61ddfe19fbf0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x61ddfe1d78a0_0;
    %store/vec4 v0x61ddfe1d77c0_0, 0, 8;
    %load/vec4 v0x61ddfe1d7b00_0;
    %store/vec4 v0x61ddfe1b6990_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x61ddfe1b79e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61ddfe1d7de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x61ddfe1d7eb0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x61ddfe1b79e0;
T_5 ;
    %delay 10000, 0;
    %load/vec4 v0x61ddfe1d7de0_0;
    %nor/r;
    %assign/vec4 v0x61ddfe1d7de0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x61ddfe1b79e0;
T_6 ;
    %vpi_call/w 3 58 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x61ddfe1b79e0 {0 0 0};
    %vpi_call/w 3 60 "$display", "Done!" {0 0 0};
    %wait E_0x61ddfe19f9e0;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v0x61ddfe1b5820_0, 0, 8;
    %fork TD_uart_interface_tb.UART_WRITE_BYTE, S_0x61ddfe1b7c60;
    %join;
    %wait E_0x61ddfe19f9e0;
    %load/vec4 v0x61ddfe1d7fb0_0;
    %cmpi/e 63, 0, 8;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 69 "$display", "Test Passed - Correct Byte Received" {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 70 "$display", "Test Failed - Incorrect Byte Received" {0 0 0};
T_6.1 ;
    %delay 200000, 0;
    %wait E_0x61ddfe19f9e0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x61ddfe1b5820_0, 0, 8;
    %fork TD_uart_interface_tb.UART_WRITE_BYTE, S_0x61ddfe1b7c60;
    %join;
    %wait E_0x61ddfe19f9e0;
    %load/vec4 v0x61ddfe1d7fb0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_6.2, 4;
    %vpi_call/w 3 80 "$display", "Test Passed - Correct Byte Received" {0 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 81 "$display", "Test Failed - Incorrect Byte Received" {0 0 0};
T_6.3 ;
    %vpi_call/w 3 84 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "simulation/uart_interface_tb.sv";
    "uart_interface.sv";
