#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Nov 10 18:37:50 2021
# Process ID: 14360
# Current directory: C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.runs/synth_1
# Command line: vivado.exe -log holiday_lights.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source holiday_lights.tcl
# Log file: C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.runs/synth_1/holiday_lights.vds
# Journal file: C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source holiday_lights.tcl -notrace
Command: synth_design -top holiday_lights -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 363.605 ; gain = 101.461
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'holiday_lights' [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:1]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:25]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:26]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:27]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:28]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:29]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:30]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:31]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:32]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:40]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:41]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:42]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:43]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:44]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:45]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:46]
WARNING: [Synth 8-6090] variable 'led' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:47]
WARNING: [Synth 8-5788] Register led_reg in module holiday_lights is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:19]
INFO: [Synth 8-6155] done synthesizing module 'holiday_lights' (1#1) [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.609 ; gain = 157.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.609 ; gain = 157.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 419.609 ; gain = 157.465
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/clock.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/clock.xdc]
Parsing XDC File [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/pin.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/holiday_lights_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/holiday_lights_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.551 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 760.551 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 760.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 760.551 ; gain = 498.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 760.551 ; gain = 498.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 760.551 ; gain = 498.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 760.551 ; gain = 498.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module holiday_lights 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 760.551 ; gain = 498.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 760.551 ; gain = 498.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.004 ; gain = 525.859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT2   |     6|
|4     |LUT3   |    23|
|5     |LUT4   |    13|
|6     |LUT5   |    15|
|7     |LUT6   |    94|
|8     |FDCE   |    54|
|9     |FDPE   |    16|
|10    |LDC    |    16|
|11    |IBUF   |     6|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   270|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 788.773 ; gain = 185.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 788.773 ; gain = 526.629
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.773 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LDC => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 788.773 ; gain = 537.484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 788.773 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/CJ-Verilog-Experiments/lab2/holiday_lights/holiday_lights.runs/synth_1/holiday_lights.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file holiday_lights_utilization_synth.rpt -pb holiday_lights_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 10 18:38:10 2021...
