{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652246554798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652246554806 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 00:22:34 2022 " "Processing started: Wed May 11 00:22:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652246554806 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1652246554806 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab6-ECE385 -c lab6-ECE385 " "Command: quartus_sta lab6-ECE385 -c lab6-ECE385" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652246554806 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1652246554993 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 24 " "Ignored 24 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1652246555955 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1652246555955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1652246556360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1652246556360 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246556404 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246556404 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "313 " "The Timing Analyzer is analyzing 313 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1652246556936 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1652246557173 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1652246557173 ""}
{ "Info" "ISTA_SDC_FOUND" "lab62_soc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'lab62_soc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652246557223 ""}
{ "Info" "ISTA_SDC_FOUND" "lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'lab62_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652246557237 ""}
{ "Info" "ISTA_SDC_FOUND" "lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'lab62_soc/synthesis/submodules/lab62_soc_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652246557244 ""}
{ "Info" "ISTA_SDC_FOUND" "lab6.sdc " "Reading SDC File: 'lab6.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652246557258 ""}
{ "Info" "ISTA_SDC_FOUND" "finalProjectSDC.sdc " "Reading SDC File: 'finalProjectSDC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1652246557261 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "MAX10_CLK1_50 " "Overwriting existing clock: MAX10_CLK1_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1652246557262 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"MAX10_CLK1_50\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"MAX10_CLK1_50\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{MAX10_CLK1_50\} -max 3 \[all_inputs\] " "set_input_delay -clock \{MAX10_CLK1_50\} -max 3 \[all_inputs\]" {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1652246557263 ""}  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557263 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557264 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557264 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557264 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557264 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557264 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557264 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557264 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557264 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557265 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557266 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557266 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557266 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557266 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557266 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557266 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557266 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557266 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557267 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557267 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557267 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557267 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557267 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557267 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557268 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557268 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557268 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557268 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557268 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557268 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557268 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557268 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 138 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(138): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 138 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557269 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"MAX10_CLK1_50\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"MAX10_CLK1_50\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \{MAX10_CLK1_50\} -min 2 \[all_inputs\] " "set_input_delay -clock \{MAX10_CLK1_50\} -min 2 \[all_inputs\]" {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1652246557270 ""}  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557270 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdi\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557271 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tck\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557271 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tms\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557271 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557271 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557271 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557271 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557271 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557271 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557272 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557272 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557272 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557272 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557272 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557272 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557272 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557272 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"KEY\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557273 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557274 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557274 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557274 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557274 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557274 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557274 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557274 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557274 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557275 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557275 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557275 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557275 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557275 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557275 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557275 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557275 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557276 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557276 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557276 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557276 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557276 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557276 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay finalProjectSDC.sdc 139 Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_input_delay is accepted but has some problems at finalProjectSDC.sdc(139): Set_input_delay/set_output_delay has replaced one or more delays on port \"SW\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 139 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557276 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[8\]\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \{MAX10_CLK1_50\} 2 \[all_outputs\] " "set_output_delay -clock \{MAX10_CLK1_50\} 2 \[all_outputs\]" {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1652246557277 ""}  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557277 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557278 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557278 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557278 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557278 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557278 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557278 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557278 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557278 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_DQ\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557279 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557280 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557280 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557280 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557280 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557280 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557280 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[14\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557280 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[15\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557280 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_IO\[13\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"ARDUINO_RESET_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557281 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557282 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557282 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557282 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557282 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557282 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557282 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557282 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"LEDR\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX0\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557283 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX1\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557284 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX2\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557285 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX3\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557286 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX4\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557287 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"HEX5\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CLK\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CLK\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CKE\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CKE\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557288 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557289 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557289 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557289 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[4\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[4\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557289 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[5\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[5\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557289 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[6\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[6\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557289 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[7\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[7\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557289 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[8\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[8\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557289 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[9\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[9\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557290 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[10\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[10\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557290 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[11\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[11\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557290 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[12\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_ADDR\[12\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557290 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_BA\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_BA\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557290 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_BA\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_BA\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557290 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_LDQM\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_LDQM\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557290 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_UDQM\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_UDQM\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557290 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CS_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CS_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_WE_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_WE_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CAS_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_CAS_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_RAS_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"DRAM_RAS_N\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HS\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_HS\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VS\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_VS\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_R\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_G\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[0\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[1\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[2\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_B\[3\]\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay finalProjectSDC.sdc 141 Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at finalProjectSDC.sdc(141): Set_input_delay/set_output_delay has replaced one or more delays on port \"altera_reserved_tdo\". Please use -add_delay option if you meant to add additional constraints." {  } { { "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" "" { Text "C:/Users/alijh/Documents/ECE385/final-project-ece385/finalProjectSDC.sdc" 141 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1652246557293 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_controller\|clkdiv " "Node: vga_controller:vga_controller\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_controller\|hc\[0\] vga_controller:vga_controller\|clkdiv " "Register vga_controller:vga_controller\|hc\[0\] is being clocked by vga_controller:vga_controller\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246557326 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246557326 "|lab62|vga_controller:vga_controller|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_controller\|vs " "Node: vga_controller:vga_controller\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Alien:Alien1\|Alien_Y_Pos\[0\] vga_controller:vga_controller\|vs " "Register Alien:Alien1\|Alien_Y_Pos\[0\] is being clocked by vga_controller:vga_controller\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246557326 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246557326 "|lab62|vga_controller:vga_controller|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missileA:missileA6\|Missile_X_Pos\[3\]~13 KEY\[0\] " "Latch missileA:missileA6\|Missile_X_Pos\[3\]~13 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246557326 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246557326 "|lab62|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Alien:Alien0\|Alien_X_Pos\[0\] " "Node: Alien:Alien0\|Alien_X_Pos\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch color_mapper:color_mapper\|alien_on_color\[1\] Alien:Alien0\|Alien_X_Pos\[0\] " "Latch color_mapper:color_mapper\|alien_on_color\[1\] is being clocked by Alien:Alien0\|Alien_X_Pos\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246557326 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246557326 "|lab62|Alien:Alien0|Alien_X_Pos[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652246557333 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652246557333 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652246557410 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652246557410 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652246557410 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246557411 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246557411 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246557411 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MAX10_CLK1_50 (Rise) MAX10_CLK1_50 (Rise) setup and hold " "From MAX10_CLK1_50 (Rise) to MAX10_CLK1_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246557411 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MAX10_CLK1_50 (Fall) MAX10_CLK1_50 (Rise) setup and hold " "From MAX10_CLK1_50 (Fall) to MAX10_CLK1_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246557411 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652246557411 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1652246557413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1652246557441 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1652246557495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.120 " "Worst-case setup slack is 6.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.120               0.000 MAX10_CLK1_50  " "    6.120               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.417               0.000 altera_reserved_tck  " "   46.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246557525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 MAX10_CLK1_50  " "    0.323               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246557559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.153 " "Worst-case recovery slack is 14.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.153               0.000 MAX10_CLK1_50  " "   14.153               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557572 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.298               0.000 altera_reserved_tck  " "   47.298               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557572 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246557572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.391 " "Worst-case removal slack is 1.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.391               0.000 altera_reserved_tck  " "    1.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.401               0.000 MAX10_CLK1_50  " "    3.401               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246557585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.804 " "Worst-case minimum pulse width slack is 4.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.804               0.000 MAX10_CLK1_50  " "    4.804               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.624               0.000 altera_reserved_tck  " "   49.624               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246557593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246557593 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 33.606 ns " "Worst Case Available Settling Time: 33.606 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246557644 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652246557644 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652246557650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1652246557702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1652246563738 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_controller\|clkdiv " "Node: vga_controller:vga_controller\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_controller\|hc\[0\] vga_controller:vga_controller\|clkdiv " "Register vga_controller:vga_controller\|hc\[0\] is being clocked by vga_controller:vga_controller\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246564306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246564306 "|lab62|vga_controller:vga_controller|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_controller\|vs " "Node: vga_controller:vga_controller\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Alien:Alien1\|Alien_Y_Pos\[0\] vga_controller:vga_controller\|vs " "Register Alien:Alien1\|Alien_Y_Pos\[0\] is being clocked by vga_controller:vga_controller\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246564306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246564306 "|lab62|vga_controller:vga_controller|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missileA:missileA6\|Missile_X_Pos\[3\]~13 KEY\[0\] " "Latch missileA:missileA6\|Missile_X_Pos\[3\]~13 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246564306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246564306 "|lab62|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Alien:Alien0\|Alien_X_Pos\[0\] " "Node: Alien:Alien0\|Alien_X_Pos\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch color_mapper:color_mapper\|alien_on_color\[1\] Alien:Alien0\|Alien_X_Pos\[0\] " "Latch color_mapper:color_mapper\|alien_on_color\[1\] is being clocked by Alien:Alien0\|Alien_X_Pos\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246564306 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246564306 "|lab62|Alien:Alien0|Alien_X_Pos[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652246564312 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652246564312 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652246564316 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652246564316 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652246564316 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564316 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564316 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564316 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MAX10_CLK1_50 (Rise) MAX10_CLK1_50 (Rise) setup and hold " "From MAX10_CLK1_50 (Rise) to MAX10_CLK1_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564316 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MAX10_CLK1_50 (Fall) MAX10_CLK1_50 (Rise) setup and hold " "From MAX10_CLK1_50 (Fall) to MAX10_CLK1_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564316 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652246564316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.129 " "Worst-case setup slack is 7.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.129               0.000 MAX10_CLK1_50  " "    7.129               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.701               0.000 altera_reserved_tck  " "   46.701               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.289 " "Worst-case hold slack is 0.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 MAX10_CLK1_50  " "    0.289               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.668 " "Worst-case recovery slack is 14.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.668               0.000 MAX10_CLK1_50  " "   14.668               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.522               0.000 altera_reserved_tck  " "   47.522               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.246 " "Worst-case removal slack is 1.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.246               0.000 altera_reserved_tck  " "    1.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.092               0.000 MAX10_CLK1_50  " "    3.092               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.684 " "Worst-case minimum pulse width slack is 4.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.684               0.000 MAX10_CLK1_50  " "    4.684               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.651               0.000 altera_reserved_tck  " "   49.651               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564433 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.092 ns " "Worst Case Available Settling Time: 34.092 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246564468 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652246564468 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1652246564473 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_controller\|clkdiv " "Node: vga_controller:vga_controller\|clkdiv was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_controller:vga_controller\|hc\[0\] vga_controller:vga_controller\|clkdiv " "Register vga_controller:vga_controller\|hc\[0\] is being clocked by vga_controller:vga_controller\|clkdiv" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246564884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246564884 "|lab62|vga_controller:vga_controller|clkdiv"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vga_controller:vga_controller\|vs " "Node: vga_controller:vga_controller\|vs was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Alien:Alien1\|Alien_Y_Pos\[0\] vga_controller:vga_controller\|vs " "Register Alien:Alien1\|Alien_Y_Pos\[0\] is being clocked by vga_controller:vga_controller\|vs" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246564884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246564884 "|lab62|vga_controller:vga_controller|vs"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch missileA:missileA6\|Missile_X_Pos\[3\]~13 KEY\[0\] " "Latch missileA:missileA6\|Missile_X_Pos\[3\]~13 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246564884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246564884 "|lab62|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Alien:Alien0\|Alien_X_Pos\[0\] " "Node: Alien:Alien0\|Alien_X_Pos\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch color_mapper:color_mapper\|alien_on_color\[1\] Alien:Alien0\|Alien_X_Pos\[0\] " "Latch color_mapper:color_mapper\|alien_on_color\[1\] is being clocked by Alien:Alien0\|Alien_X_Pos\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1652246564884 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1652246564884 "|lab62|Alien:Alien0|Alien_X_Pos[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1652246564891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1652246564891 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652246564894 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|sdram_pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1652246564894 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652246564894 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MAX10_CLK1_50 (Rise) MAX10_CLK1_50 (Rise) setup and hold " "From MAX10_CLK1_50 (Rise) to MAX10_CLK1_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564894 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "MAX10_CLK1_50 (Fall) MAX10_CLK1_50 (Rise) setup and hold " "From MAX10_CLK1_50 (Fall) to MAX10_CLK1_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1652246564894 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1652246564894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.997 " "Worst-case setup slack is 10.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.997               0.000 MAX10_CLK1_50  " "   10.997               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.726               0.000 altera_reserved_tck  " "   48.726               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.141 " "Worst-case hold slack is 0.141" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 MAX10_CLK1_50  " "    0.141               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.281 " "Worst-case recovery slack is 15.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.281               0.000 MAX10_CLK1_50  " "   15.281               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.977               0.000 altera_reserved_tck  " "   48.977               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.589 " "Worst-case removal slack is 0.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589               0.000 altera_reserved_tck  " "    0.589               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.648               0.000 MAX10_CLK1_50  " "    1.648               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.000 " "Worst-case minimum pulse width slack is 5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.000               0.000 MAX10_CLK1_50  " "    5.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.417               0.000 altera_reserved_tck  " "   49.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1652246564966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1652246564966 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 15 synchronizer chains. " "Report Metastability: Found 15 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 15 " "Number of Synchronizer Chains Found: 15" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.243 ns " "Worst Case Available Settling Time: 37.243 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1652246565001 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1652246565001 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652246566290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1652246566290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 294 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 294 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652246566419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 00:22:46 2022 " "Processing ended: Wed May 11 00:22:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652246566419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652246566419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652246566419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1652246566419 ""}
