# CPU Flow - T√≠n Hi·ªáu ƒêi·ªÅu Khi·ªÉn AES Core

## üìã T·ªïng Quan

T√†i li·ªáu n√†y m√¥ t·∫£ chi ti·∫øt c√°c t√≠n hi·ªáu m√† CPU c·∫ßn g·ª≠i ƒë·∫øn AES core ƒë·ªÉ th·ª±c hi·ªán m√£ h√≥a ho·∫∑c gi·∫£i m√£, bao g·ªìm memory map, quy tr√¨nh th·ª±c hi·ªán v√† v√≠ d·ª• c·ª• th·ªÉ.

---

## üîå T√≠n Hi·ªáu C∆° B·∫£n

### Clock v√† Reset
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `wb_clk_i` | Clock signal t·ª´ CPU | Input |
| `wb_rst_i` | Reset signal t·ª´ CPU (active low) | Input |

### Wishbone Bus Control
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `wbs_stb_i` | Strobe - CPU ch·ªçn AES core | Input |
| `wbs_cyc_i` | Cycle - Giao d·ªãch bus ƒëang di·ªÖn ra | Input |
| `wbs_we_i` | Write Enable - 1=write, 0=read | Input |
| `wbs_sel_i` | Byte Select - Ch·ªçn byte n√†o trong word | Input |

### D·ªØ Li·ªáu
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `wbs_adr_i` | ƒê·ªãa ch·ªâ (8-bit) - Ch·ªçn register n√†o | Input |
| `wbs_dat_i` | D·ªØ li·ªáu ghi (32-bit) - D·ªØ li·ªáu mu·ªën ghi | Input |
| `wbs_dat_o` | D·ªØ li·ªáu ƒë·ªçc (32-bit) - D·ªØ li·ªáu ƒë·ªçc ƒë∆∞·ª£c | Output |

---

## üó∫Ô∏è Memory Map Chi Ti·∫øt

### üìñ Core Information (Read Only)
| ƒê·ªãa Ch·ªâ | T√™n | M√¥ T·∫£ | Gi√° Tr·ªã |
|----------|------|--------|---------|
| `0x00` | `CORE_NAME0` | T√™n core (32 bit th·∫•p) | `"aes "` |
| `0x01` | `CORE_NAME1` | T√™n core (32 bit cao) | `"    "` |
| `0x02` | `CORE_VERSION` | Phi√™n b·∫£n | `"0.60"` |

### ‚öôÔ∏è Control Register (0x08) - Write/Read
| Bit | T√™n | M√¥ T·∫£ | H∆∞·ªõng |
|-----|------|--------|--------|
| 0 | `CTRL_INIT_BIT` | 1 = Kh·ªüi t·∫°o kh√≥a | Write |
| 1 | `CTRL_NEXT_BIT` | 1 = B·∫Øt ƒë·∫ßu m√£ h√≥a/gi·∫£i m√£ | Write |
| 2-31 | Reserved | Kh√¥ng s·ª≠ d·ª•ng | - |

**CPU ƒë·ªçc ƒë·ªÉ ki·ªÉm tra tr·∫°ng th√°i:**
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `init_reg` | Tr·∫°ng th√°i kh·ªüi t·∫°o |
| 1 | `next_reg` | Tr·∫°ng th√°i x·ª≠ l√Ω |
| 2 | `encdec_reg` | Ch·∫ø ƒë·ªô m√£ h√≥a/gi·∫£i m√£ |
| 3 | `keylen_reg` | ƒê·ªô d√†i kh√≥a |

### üìä Status Register (0x09) - Read Only
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `STATUS_READY_BIT` | 1 = Core s·∫µn s√†ng |
| 1 | `STATUS_VALID_BIT` | 1 = K·∫øt qu·∫£ h·ª£p l·ªá |
| 2-31 | Reserved | Kh√¥ng s·ª≠ d·ª•ng |

### ‚öôÔ∏è Configuration Register (0x0A) - Write Only
| Bit | T√™n | M√¥ T·∫£ |
|-----|------|--------|
| 0 | `CTRL_ENCDEC_BIT` | 0 = M√£ h√≥a, 1 = Gi·∫£i m√£ |
| 1 | `CTRL_KEYLEN_BIT` | 0 = 128-bit, 1 = 256-bit |
| 2-31 | Reserved | Kh√¥ng s·ª≠ d·ª•ng |

---

## üîë Quy Tr√¨nh Th·ª±c Hi·ªán Chi Ti·∫øt

### 1Ô∏è‚É£ **B∆∞·ªõc 1: Ghi Kh√≥a (Key Loading)**

#### Kh√≥a 128-bit (4 words)
```verilog
wbs_adr_i = 0x10, wbs_dat_i = 0x2b7e1516, wbs_we_i = 1  // Key word 0
wbs_adr_i = 0x11, wbs_dat_i = 0x28aed2a6, wbs_we_i = 1  // Key word 1
wbs_adr_i = 0x12, wbs_dat_i = 0xabf71588, wbs_we_i = 1  // Key word 2
wbs_adr_i = 0x13, wbs_dat_i = 0x09cf4f3c, wbs_we_i = 1  // Key word 3
```

#### Kh√≥a 256-bit (8 words) - th√™m 4 words n·ªØa
```verilog
wbs_adr_i = 0x14, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 4
wbs_adr_i = 0x15, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 5
wbs_adr_i = 0x16, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 6
wbs_adr_i = 0x17, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Key word 7
```

### 2Ô∏è‚É£ **B∆∞·ªõc 2: C·∫•u H√¨nh (Configuration)**

```verilog
// C·∫•u h√¨nh ch·∫ø ƒë·ªô v√† ƒë·ªô d√†i kh√≥a
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000000, wbs_we_i = 1  // Encrypt + 128-bit key
// ho·∫∑c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000001, wbs_we_i = 1  // Decrypt + 128-bit key
// ho·∫∑c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000002, wbs_we_i = 1  // Encrypt + 256-bit key
// ho·∫∑c
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000003, wbs_we_i = 1  // Decrypt + 256-bit key
```

### 3Ô∏è‚É£ **B∆∞·ªõc 3: Ghi D·ªØ Li·ªáu (Data Input)**

```verilog
// Ghi kh·ªëi d·ªØ li·ªáu c·∫ßn m√£ h√≥a/gi·∫£i m√£ (4 words)
wbs_adr_i = 0x20, wbs_dat_i = 0x6bc1bee2, wbs_we_i = 1  // Block word 0
wbs_adr_i = 0x21, wbs_dat_i = 0x2e409f96, wbs_we_i = 1  // Block word 1
wbs_adr_i = 0x22, wbs_dat_i = 0xe93d7e11, wbs_we_i = 1  // Block word 2
wbs_adr_i = 0x23, wbs_dat_i = 0x7393172a, wbs_we_i = 1  // Block word 3
```

### 4Ô∏è‚É£ **B∆∞·ªõc 4: Kh·ªüi T·∫°o (Initialize)**

```verilog
// Kh·ªüi t·∫°o kh√≥a (key expansion)
wbs_adr_i = 0x08, wbs_dat_i = 0x00000001, wbs_we_i = 1  // Set init bit
```

### 5Ô∏è‚É£ **B∆∞·ªõc 5: B·∫Øt ƒê·∫ßu X·ª≠ L√Ω (Start Processing)**

```verilog
// B·∫Øt ƒë·∫ßu m√£ h√≥a/gi·∫£i m√£
wbs_adr_i = 0x08, wbs_dat_i = 0x00000002, wbs_we_i = 1  // Set next bit
```

---

## üîç Ki·ªÉm Tra Tr·∫°ng Th√°i (Status Checking)

### Ki·ªÉm Tra S·∫µn S√†ng (Ready Check)
```verilog
// ƒê·ªçc status register
wbs_adr_i = 0x09, wbs_we_i = 0
// wbs_dat_o s·∫Ω ch·ª©a status
// Bit 0 = 1: Core s·∫µn s√†ng
// Bit 1 = 1: K·∫øt qu·∫£ h·ª£p l·ªá
```

### Ki·ªÉm Tra K·∫øt Qu·∫£ (Result Check)
```verilog
// ƒê·ªçc k·∫øt qu·∫£ (4 words)
wbs_adr_i = 0x30, wbs_we_i = 0  // Result word 0
wbs_dat_o = 0x3ad77bb4          // K·∫øt qu·∫£ byte 0-3

wbs_adr_i = 0x31, wbs_we_i = 0  // Result word 1  
wbs_dat_o = 0x0d7a3660          // K·∫øt qu·∫£ byte 4-7

wbs_adr_i = 0x32, wbs_we_i = 0  // Result word 2
wbs_dat_o = 0xa89ecaf3          // K·∫øt qu·∫£ byte 8-11

wbs_adr_i = 0x33, wbs_we_i = 0  // Result word 3
wbs_dat_o = 0x2466ef97          // K·∫øt qu·∫£ byte 12-15
```

---

## ‚è±Ô∏è Timing v√† Sequence

### Th·ª© T·ª± Th·ª±c Hi·ªán
```mermaid
graph TD
    A[Ghi kh√≥a 0x10-0x17] --> B[C·∫•u h√¨nh 0x0A]
    B --> C[Ghi d·ªØ li·ªáu 0x20-0x23]
    C --> D[Kh·ªüi t·∫°o 0x08 bit 0=1]
    D --> E[B·∫Øt ƒë·∫ßu x·ª≠ l√Ω 0x08 bit 1=1]
    E --> F[Ki·ªÉm tra status 0x09]
    F --> G[ƒê·ªçc k·∫øt qu·∫£ 0x30-0x33]
```

### Timing Constraints
```verilog
// M·ªói b∆∞·ªõc ghi ph·∫£i ƒë·ª£i wbs_ack_o = 1
// Kh·ªüi t·∫°o ph·∫£i ƒë·ª£i status ready = 1
// X·ª≠ l√Ω ph·∫£i ƒë·ª£i status valid = 1
```

---

## üí° V√≠ D·ª• C·ª• Th·ªÉ - M√£ H√≥a AES-128

### üöÄ Setup Phase

#### 1. Ghi kh√≥a NIST test vector
```verilog
wbs_adr_i = 0x10, wbs_dat_i = 0x2b7e1516, wbs_we_i = 1  // Key[0]
wbs_adr_i = 0x11, wbs_dat_i = 0x28aed2a6, wbs_we_i = 1  // Key[1]
wbs_adr_i = 0x12, wbs_dat_i = 0xabf71588, wbs_we_i = 1  // Key[2]
wbs_adr_i = 0x13, wbs_dat_i = 0x09cf4f3c, wbs_we_i = 1  // Key[3]
```

#### 2. C·∫•u h√¨nh m√£ h√≥a + 128-bit
```verilog
wbs_adr_i = 0x0A, wbs_dat_i = 0x00000000, wbs_we_i = 1
```

#### 3. Ghi plaintext
```verilog
wbs_adr_i = 0x20, wbs_dat_i = 0x6bc1bee2, wbs_we_i = 1  // Plaintext[0]
wbs_adr_i = 0x21, wbs_dat_i = 0x2e409f96, wbs_we_i = 1  // Plaintext[1]
wbs_adr_i = 0x22, wbs_dat_i = 0xe93d7e11, wbs_we_i = 1  // Plaintext[2]
wbs_adr_i = 0x23, wbs_dat_i = 0x7393172a, wbs_we_i = 1  // Plaintext[3]
```

### ‚ö° Execution Phase

#### 4. Kh·ªüi t·∫°o kh√≥a
```verilog
wbs_adr_i = 0x08, wbs_dat_i = 0x00000001, wbs_we_i = 1
```

#### 5. B·∫Øt ƒë·∫ßu m√£ h√≥a
```verilog
wbs_adr_i = 0x08, wbs_dat_i = 0x00000002, wbs_we_i = 1
```

### üìä Result Phase

#### 6. Ki·ªÉm tra status
```verilog
wbs_adr_i = 0x09, wbs_we_i = 0
// ƒê·ª£i wbs_dat_o[0] = 1 (ready) v√† wbs_dat_o[1] = 1 (valid)
```

#### 7. ƒê·ªçc ciphertext
```verilog
wbs_adr_i = 0x30, wbs_we_i = 0  // wbs_dat_o = 0x3ad77bb4
wbs_adr_i = 0x31, wbs_we_i = 0  // wbs_dat_o = 0x0d7a3660
wbs_adr_i = 0x32, wbs_we_i = 0  // wbs_dat_o = 0xa89ecaf3
wbs_adr_i = 0x33, wbs_we_i = 0  // wbs_dat_o = 0x2466ef97
```

---

## üìã T√≥m T·∫Øt T√≠n Hi·ªáu Quan Tr·ªçng

| T√≠n Hi·ªáu | M·ª•c ƒê√≠ch | Gi√° Tr·ªã |
|----------|----------|---------|
| `wbs_adr_i` | Ch·ªçn register | `0x00-0x33` |
| `wbs_dat_i` | D·ªØ li·ªáu ghi | `32-bit` |
| `wbs_we_i` | H∆∞·ªõng truy·ªÅn | `1=write, 0=read` |
| `wbs_stb_i` | Ch·ªçn slave | `1=ch·ªçn AES` |
| `wbs_cyc_i` | Giao d·ªãch | `1=active` |
| `wbs_clk_i` | Clock | `System clock` |
| `wbs_rst_i` | Reset | `Active low` |

---

## üéØ K·∫øt Lu·∫≠n

V·ªõi c√°c t√≠n hi·ªáu n√†y, CPU c√≥ th·ªÉ ho√†n to√†n ƒëi·ªÅu khi·ªÉn AES core ƒë·ªÉ th·ª±c hi·ªán m√£ h√≥a v√† gi·∫£i m√£ m·ªôt c√°ch ch√≠nh x√°c v√† hi·ªáu qu·∫£. Quy tr√¨nh ƒë∆∞·ª£c thi·∫øt k·∫ø theo th·ª© t·ª± logic v√† d·ªÖ theo d√µi, ƒë·∫£m b·∫£o t√≠nh ·ªïn ƒë·ªãnh v√† hi·ªáu su·∫•t cao.

---

*üìù T√†i li·ªáu ƒë∆∞·ª£c c·∫≠p nh·∫≠t l·∫ßn cu·ªëi: Th√°ng 12/2024*
*üîß D·ª± √°n: AES Accelerator tr√™n Caravel Platform*
