{
  "module_name": "pinctrl-ipq8064.c",
  "hash_id": "344bafedb3cd051111b698031384b3bfe5261ae541b2014c8516c0c4d73e9140",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-ipq8064.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\nstatic const struct pinctrl_pin_desc ipq8064_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\n\tPINCTRL_PIN(69, \"SDC3_CLK\"),\n\tPINCTRL_PIN(70, \"SDC3_CMD\"),\n\tPINCTRL_PIN(71, \"SDC3_DATA\"),\n};\n\n#define DECLARE_IPQ_GPIO_PINS(pin) static const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_IPQ_GPIO_PINS(0);\nDECLARE_IPQ_GPIO_PINS(1);\nDECLARE_IPQ_GPIO_PINS(2);\nDECLARE_IPQ_GPIO_PINS(3);\nDECLARE_IPQ_GPIO_PINS(4);\nDECLARE_IPQ_GPIO_PINS(5);\nDECLARE_IPQ_GPIO_PINS(6);\nDECLARE_IPQ_GPIO_PINS(7);\nDECLARE_IPQ_GPIO_PINS(8);\nDECLARE_IPQ_GPIO_PINS(9);\nDECLARE_IPQ_GPIO_PINS(10);\nDECLARE_IPQ_GPIO_PINS(11);\nDECLARE_IPQ_GPIO_PINS(12);\nDECLARE_IPQ_GPIO_PINS(13);\nDECLARE_IPQ_GPIO_PINS(14);\nDECLARE_IPQ_GPIO_PINS(15);\nDECLARE_IPQ_GPIO_PINS(16);\nDECLARE_IPQ_GPIO_PINS(17);\nDECLARE_IPQ_GPIO_PINS(18);\nDECLARE_IPQ_GPIO_PINS(19);\nDECLARE_IPQ_GPIO_PINS(20);\nDECLARE_IPQ_GPIO_PINS(21);\nDECLARE_IPQ_GPIO_PINS(22);\nDECLARE_IPQ_GPIO_PINS(23);\nDECLARE_IPQ_GPIO_PINS(24);\nDECLARE_IPQ_GPIO_PINS(25);\nDECLARE_IPQ_GPIO_PINS(26);\nDECLARE_IPQ_GPIO_PINS(27);\nDECLARE_IPQ_GPIO_PINS(28);\nDECLARE_IPQ_GPIO_PINS(29);\nDECLARE_IPQ_GPIO_PINS(30);\nDECLARE_IPQ_GPIO_PINS(31);\nDECLARE_IPQ_GPIO_PINS(32);\nDECLARE_IPQ_GPIO_PINS(33);\nDECLARE_IPQ_GPIO_PINS(34);\nDECLARE_IPQ_GPIO_PINS(35);\nDECLARE_IPQ_GPIO_PINS(36);\nDECLARE_IPQ_GPIO_PINS(37);\nDECLARE_IPQ_GPIO_PINS(38);\nDECLARE_IPQ_GPIO_PINS(39);\nDECLARE_IPQ_GPIO_PINS(40);\nDECLARE_IPQ_GPIO_PINS(41);\nDECLARE_IPQ_GPIO_PINS(42);\nDECLARE_IPQ_GPIO_PINS(43);\nDECLARE_IPQ_GPIO_PINS(44);\nDECLARE_IPQ_GPIO_PINS(45);\nDECLARE_IPQ_GPIO_PINS(46);\nDECLARE_IPQ_GPIO_PINS(47);\nDECLARE_IPQ_GPIO_PINS(48);\nDECLARE_IPQ_GPIO_PINS(49);\nDECLARE_IPQ_GPIO_PINS(50);\nDECLARE_IPQ_GPIO_PINS(51);\nDECLARE_IPQ_GPIO_PINS(52);\nDECLARE_IPQ_GPIO_PINS(53);\nDECLARE_IPQ_GPIO_PINS(54);\nDECLARE_IPQ_GPIO_PINS(55);\nDECLARE_IPQ_GPIO_PINS(56);\nDECLARE_IPQ_GPIO_PINS(57);\nDECLARE_IPQ_GPIO_PINS(58);\nDECLARE_IPQ_GPIO_PINS(59);\nDECLARE_IPQ_GPIO_PINS(60);\nDECLARE_IPQ_GPIO_PINS(61);\nDECLARE_IPQ_GPIO_PINS(62);\nDECLARE_IPQ_GPIO_PINS(63);\nDECLARE_IPQ_GPIO_PINS(64);\nDECLARE_IPQ_GPIO_PINS(65);\nDECLARE_IPQ_GPIO_PINS(66);\nDECLARE_IPQ_GPIO_PINS(67);\nDECLARE_IPQ_GPIO_PINS(68);\n\nstatic const unsigned int sdc3_clk_pins[] = { 69 };\nstatic const unsigned int sdc3_cmd_pins[] = { 70 };\nstatic const unsigned int sdc3_data_pins[] = { 71 };\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10) \\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tIPQ_MUX_gpio,\t\t\t\\\n\t\t\tIPQ_MUX_##f1,\t\t\t\\\n\t\t\tIPQ_MUX_##f2,\t\t\t\\\n\t\t\tIPQ_MUX_##f3,\t\t\t\\\n\t\t\tIPQ_MUX_##f4,\t\t\t\\\n\t\t\tIPQ_MUX_##f5,\t\t\t\\\n\t\t\tIPQ_MUX_##f6,\t\t\t\\\n\t\t\tIPQ_MUX_##f7,\t\t\t\\\n\t\t\tIPQ_MUX_##f8,\t\t\t\\\n\t\t\tIPQ_MUX_##f9,\t\t\t\\\n\t\t\tIPQ_MUX_##f10,\t\t\t\\\n\t\t},\t\t\t\t\t\\\n\t\t.nfuncs = 11,\t\t\t\t\\\n\t\t.ctl_reg = 0x1000 + 0x10 * id,\t\t\\\n\t\t.io_reg = 0x1004 + 0x10 * id,\t\t\\\n\t\t.intr_cfg_reg = 0x1008 + 0x10 * id,\t\\\n\t\t.intr_status_reg = 0x100c + 0x10 * id,\t\\\n\t\t.intr_target_reg = 0x400 + 0x4 * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\t\\\n\t\t.intr_status_bit = 0,\t\t\t\\\n\t\t.intr_ack_high = 1,\t\t\t\\\n\t\t.intr_target_bit = 0,\t\t\t\\\n\t\t.intr_target_kpss_val = 4,\t\t\\\n\t\t.intr_raw_status_bit = 3,\t\t\\\n\t\t.intr_polarity_bit = 1,\t\t\t\\\n\t\t.intr_detection_bit = 2,\t\t\\\n\t\t.intr_detection_width = 1,\t\t\\\n\t}\n\n#define SDC_PINGROUP(pg_name, ctl, pull, drv)\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,                         \\\n\t\t.io_reg = 0,                            \\\n\t\t.intr_cfg_reg = 0,                      \\\n\t\t.intr_status_reg = 0,                   \\\n\t\t.intr_target_reg = 0,                   \\\n\t\t.mux_bit = -1,                          \\\n\t\t.pull_bit = pull,                       \\\n\t\t.drv_bit = drv,                         \\\n\t\t.oe_bit = -1,                           \\\n\t\t.in_bit = -1,                           \\\n\t\t.out_bit = -1,                          \\\n\t\t.intr_enable_bit = -1,                  \\\n\t\t.intr_status_bit = -1,                  \\\n\t\t.intr_target_bit = -1,                  \\\n\t\t.intr_target_kpss_val = -1,\t\t\\\n\t\t.intr_raw_status_bit = -1,              \\\n\t\t.intr_polarity_bit = -1,                \\\n\t\t.intr_detection_bit = -1,               \\\n\t\t.intr_detection_width = -1,             \\\n\t}\n\nenum ipq8064_functions {\n\tIPQ_MUX_gpio,\n\tIPQ_MUX_mdio,\n\tIPQ_MUX_mi2s,\n\tIPQ_MUX_pdm,\n\tIPQ_MUX_ssbi,\n\tIPQ_MUX_spmi,\n\tIPQ_MUX_audio_pcm,\n\tIPQ_MUX_gsbi1,\n\tIPQ_MUX_gsbi2,\n\tIPQ_MUX_gsbi4,\n\tIPQ_MUX_gsbi5,\n\tIPQ_MUX_gsbi5_spi_cs1,\n\tIPQ_MUX_gsbi5_spi_cs2,\n\tIPQ_MUX_gsbi5_spi_cs3,\n\tIPQ_MUX_gsbi6,\n\tIPQ_MUX_gsbi7,\n\tIPQ_MUX_nss_spi,\n\tIPQ_MUX_sdc1,\n\tIPQ_MUX_spdif,\n\tIPQ_MUX_nand,\n\tIPQ_MUX_tsif1,\n\tIPQ_MUX_tsif2,\n\tIPQ_MUX_usb_fs_n,\n\tIPQ_MUX_usb_fs,\n\tIPQ_MUX_usb2_hsic,\n\tIPQ_MUX_rgmii2,\n\tIPQ_MUX_sata,\n\tIPQ_MUX_pcie1_rst,\n\tIPQ_MUX_pcie1_prsnt,\n\tIPQ_MUX_pcie1_pwrflt,\n\tIPQ_MUX_pcie1_pwren_n,\n\tIPQ_MUX_pcie1_pwren,\n\tIPQ_MUX_pcie1_clk_req,\n\tIPQ_MUX_pcie2_rst,\n\tIPQ_MUX_pcie2_prsnt,\n\tIPQ_MUX_pcie2_pwrflt,\n\tIPQ_MUX_pcie2_pwren_n,\n\tIPQ_MUX_pcie2_pwren,\n\tIPQ_MUX_pcie2_clk_req,\n\tIPQ_MUX_pcie3_rst,\n\tIPQ_MUX_pcie3_prsnt,\n\tIPQ_MUX_pcie3_pwrflt,\n\tIPQ_MUX_pcie3_pwren_n,\n\tIPQ_MUX_pcie3_pwren,\n\tIPQ_MUX_pcie3_clk_req,\n\tIPQ_MUX_ps_hold,\n\tIPQ_MUX_NA,\n};\n\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\"\n};\n\nstatic const char * const mdio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio10\", \"gpio11\", \"gpio66\",\n};\n\nstatic const char * const mi2s_groups[] = {\n\t\"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n\t\"gpio33\", \"gpio55\", \"gpio56\", \"gpio57\", \"gpio58\",\n};\n\nstatic const char * const pdm_groups[] = {\n\t\"gpio3\", \"gpio16\", \"gpio17\", \"gpio22\", \"gpio30\", \"gpio31\",\n\t\"gpio34\", \"gpio35\", \"gpio52\", \"gpio55\", \"gpio56\", \"gpio58\",\n\t\"gpio59\",\n};\n\nstatic const char * const ssbi_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\n\nstatic const char * const spmi_groups[] = {\n\t\"gpio10\", \"gpio11\",\n};\n\nstatic const char * const audio_pcm_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\n\nstatic const char * const gsbi1_groups[] = {\n\t\"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\",\n};\n\nstatic const char * const gsbi2_groups[] = {\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\",\n};\n\nstatic const char * const gsbi4_groups[] = {\n\t\"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n};\n\nstatic const char * const gsbi5_groups[] = {\n\t\"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n};\n\nstatic const char * const gsbi5_spi_cs1_groups[] = {\n\t\"gpio6\", \"gpio61\",\n};\n\nstatic const char * const gsbi5_spi_cs2_groups[] = {\n\t\"gpio7\", \"gpio62\",\n};\n\nstatic const char * const gsbi5_spi_cs3_groups[] = {\n\t\"gpio2\",\n};\n\nstatic const char * const gsbi6_groups[] = {\n\t\"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\",\n};\n\nstatic const char * const gsbi7_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio8\", \"gpio9\",\n};\n\nstatic const char * const nss_spi_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\",\n};\n\nstatic const char * const sdc1_groups[] = {\n\t\"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\n\nstatic const char * const spdif_groups[] = {\n\t\"gpio10\", \"gpio48\",\n};\n\nstatic const char * const nand_groups[] = {\n\t\"gpio34\", \"gpio35\", \"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\",\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\",\n\t\"gpio46\", \"gpio47\",\n};\n\nstatic const char * const tsif1_groups[] = {\n\t\"gpio55\", \"gpio56\", \"gpio57\", \"gpio58\",\n};\n\nstatic const char * const tsif2_groups[] = {\n\t\"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\",\n};\n\nstatic const char * const usb_fs_n_groups[] = {\n\t\"gpio6\",\n};\n\nstatic const char * const usb_fs_groups[] = {\n\t\"gpio6\", \"gpio7\", \"gpio8\",\n};\n\nstatic const char * const usb2_hsic_groups[] = {\n\t\"gpio67\", \"gpio68\",\n};\n\nstatic const char * const rgmii2_groups[] = {\n\t\"gpio2\", \"gpio27\", \"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n\t\"gpio51\", \"gpio52\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio66\",\n};\n\nstatic const char * const sata_groups[] = {\n\t\"gpio10\",\n};\n\nstatic const char * const pcie1_rst_groups[] = {\n\t\"gpio3\",\n};\n\nstatic const char * const pcie1_prsnt_groups[] = {\n\t\"gpio3\", \"gpio11\",\n};\n\nstatic const char * const pcie1_pwren_n_groups[] = {\n\t\"gpio4\", \"gpio12\",\n};\n\nstatic const char * const pcie1_pwren_groups[] = {\n\t\"gpio4\", \"gpio12\",\n};\n\nstatic const char * const pcie1_pwrflt_groups[] = {\n\t\"gpio5\", \"gpio13\",\n};\n\nstatic const char * const pcie1_clk_req_groups[] = {\n\t\"gpio5\",\n};\n\nstatic const char * const pcie2_rst_groups[] = {\n\t\"gpio48\",\n};\n\nstatic const char * const pcie2_prsnt_groups[] = {\n\t\"gpio11\", \"gpio48\",\n};\n\nstatic const char * const pcie2_pwren_n_groups[] = {\n\t\"gpio12\", \"gpio49\",\n};\n\nstatic const char * const pcie2_pwren_groups[] = {\n\t\"gpio12\", \"gpio49\",\n};\n\nstatic const char * const pcie2_pwrflt_groups[] = {\n\t\"gpio13\", \"gpio50\",\n};\n\nstatic const char * const pcie2_clk_req_groups[] = {\n\t\"gpio50\",\n};\n\nstatic const char * const pcie3_rst_groups[] = {\n\t\"gpio63\",\n};\n\nstatic const char * const pcie3_prsnt_groups[] = {\n\t\"gpio11\",\n};\n\nstatic const char * const pcie3_pwren_n_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const pcie3_pwren_groups[] = {\n\t\"gpio12\",\n};\n\nstatic const char * const pcie3_pwrflt_groups[] = {\n\t\"gpio13\",\n};\n\nstatic const char * const pcie3_clk_req_groups[] = {\n\t\"gpio65\",\n};\n\nstatic const char * const ps_hold_groups[] = {\n\t\"gpio26\",\n};\n\nstatic const struct pinfunction ipq8064_functions[] = {\n\tIPQ_PIN_FUNCTION(gpio),\n\tIPQ_PIN_FUNCTION(mdio),\n\tIPQ_PIN_FUNCTION(ssbi),\n\tIPQ_PIN_FUNCTION(spmi),\n\tIPQ_PIN_FUNCTION(mi2s),\n\tIPQ_PIN_FUNCTION(pdm),\n\tIPQ_PIN_FUNCTION(audio_pcm),\n\tIPQ_PIN_FUNCTION(gsbi1),\n\tIPQ_PIN_FUNCTION(gsbi2),\n\tIPQ_PIN_FUNCTION(gsbi4),\n\tIPQ_PIN_FUNCTION(gsbi5),\n\tIPQ_PIN_FUNCTION(gsbi5_spi_cs1),\n\tIPQ_PIN_FUNCTION(gsbi5_spi_cs2),\n\tIPQ_PIN_FUNCTION(gsbi5_spi_cs3),\n\tIPQ_PIN_FUNCTION(gsbi6),\n\tIPQ_PIN_FUNCTION(gsbi7),\n\tIPQ_PIN_FUNCTION(nss_spi),\n\tIPQ_PIN_FUNCTION(sdc1),\n\tIPQ_PIN_FUNCTION(spdif),\n\tIPQ_PIN_FUNCTION(nand),\n\tIPQ_PIN_FUNCTION(tsif1),\n\tIPQ_PIN_FUNCTION(tsif2),\n\tIPQ_PIN_FUNCTION(usb_fs_n),\n\tIPQ_PIN_FUNCTION(usb_fs),\n\tIPQ_PIN_FUNCTION(usb2_hsic),\n\tIPQ_PIN_FUNCTION(rgmii2),\n\tIPQ_PIN_FUNCTION(sata),\n\tIPQ_PIN_FUNCTION(pcie1_rst),\n\tIPQ_PIN_FUNCTION(pcie1_prsnt),\n\tIPQ_PIN_FUNCTION(pcie1_pwren_n),\n\tIPQ_PIN_FUNCTION(pcie1_pwren),\n\tIPQ_PIN_FUNCTION(pcie1_pwrflt),\n\tIPQ_PIN_FUNCTION(pcie1_clk_req),\n\tIPQ_PIN_FUNCTION(pcie2_rst),\n\tIPQ_PIN_FUNCTION(pcie2_prsnt),\n\tIPQ_PIN_FUNCTION(pcie2_pwren_n),\n\tIPQ_PIN_FUNCTION(pcie2_pwren),\n\tIPQ_PIN_FUNCTION(pcie2_pwrflt),\n\tIPQ_PIN_FUNCTION(pcie2_clk_req),\n\tIPQ_PIN_FUNCTION(pcie3_rst),\n\tIPQ_PIN_FUNCTION(pcie3_prsnt),\n\tIPQ_PIN_FUNCTION(pcie3_pwren_n),\n\tIPQ_PIN_FUNCTION(pcie3_pwren),\n\tIPQ_PIN_FUNCTION(pcie3_pwrflt),\n\tIPQ_PIN_FUNCTION(pcie3_clk_req),\n\tIPQ_PIN_FUNCTION(ps_hold),\n};\n\nstatic const struct msm_pingroup ipq8064_groups[] = {\n\tPINGROUP(0, mdio, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(1, mdio, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(2, gsbi5_spi_cs3, rgmii2, mdio, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(3, pcie1_rst, pcie1_prsnt, pdm, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(4, pcie1_pwren_n, pcie1_pwren, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(5, pcie1_clk_req, pcie1_pwrflt, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(6, gsbi7, usb_fs, gsbi5_spi_cs1, usb_fs_n, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(7, gsbi7, usb_fs, gsbi5_spi_cs2, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(8, gsbi7, usb_fs, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(9, gsbi7, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(10, gsbi4, spdif, sata, ssbi, mdio, spmi, NA, NA, NA, NA),\n\tPINGROUP(11, gsbi4, pcie2_prsnt, pcie1_prsnt, pcie3_prsnt, ssbi, mdio, spmi, NA, NA, NA),\n\tPINGROUP(12, gsbi4, pcie2_pwren_n, pcie1_pwren_n, pcie3_pwren_n, pcie2_pwren, pcie1_pwren, pcie3_pwren, NA, NA, NA),\n\tPINGROUP(13, gsbi4, pcie2_pwrflt, pcie1_pwrflt, pcie3_pwrflt, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(14, audio_pcm, nss_spi, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(15, audio_pcm, nss_spi, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(16, audio_pcm, nss_spi, pdm, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(17, audio_pcm, nss_spi, pdm, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(18, gsbi5, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(19, gsbi5, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(20, gsbi5, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(21, gsbi5, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(22, gsbi2, pdm, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(23, gsbi2, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(24, gsbi2, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(25, gsbi2, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(26, ps_hold, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(27, mi2s, rgmii2, gsbi6, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(28, mi2s, rgmii2, gsbi6, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(29, mi2s, rgmii2, gsbi6, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(30, mi2s, rgmii2, gsbi6, pdm, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(31, mi2s, rgmii2, pdm, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(32, mi2s, rgmii2, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(33, mi2s, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(34, nand, pdm, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(35, nand, pdm, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(36, nand, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(37, nand, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(38, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(39, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(40, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(41, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(42, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(43, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(44, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(45, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(46, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(47, nand, sdc1, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(48, pcie2_rst, spdif, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(49, pcie2_pwren_n, pcie2_pwren, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(50, pcie2_clk_req, pcie2_pwrflt, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(51, gsbi1, rgmii2, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(52, gsbi1, rgmii2, pdm, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(53, gsbi1, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(54, gsbi1, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(55, tsif1, mi2s, gsbi6, pdm, nss_spi, NA, NA, NA, NA, NA),\n\tPINGROUP(56, tsif1, mi2s, gsbi6, pdm, nss_spi, NA, NA, NA, NA, NA),\n\tPINGROUP(57, tsif1, mi2s, gsbi6, nss_spi, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(58, tsif1, mi2s, gsbi6, pdm, nss_spi, NA, NA, NA, NA, NA),\n\tPINGROUP(59, tsif2, rgmii2, pdm, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(60, tsif2, rgmii2, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(61, tsif2, rgmii2, gsbi5_spi_cs1, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(62, tsif2, rgmii2, gsbi5_spi_cs2, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(63, pcie3_rst, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(64, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(65, pcie3_clk_req, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(66, rgmii2, mdio, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(67, usb2_hsic, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tPINGROUP(68, usb2_hsic, NA, NA, NA, NA, NA, NA, NA, NA, NA),\n\tSDC_PINGROUP(sdc3_clk, 0x204a, 14, 6),\n\tSDC_PINGROUP(sdc3_cmd, 0x204a, 11, 3),\n\tSDC_PINGROUP(sdc3_data, 0x204a, 9, 0),\n};\n\n#define NUM_GPIO_PINGROUPS 69\n\nstatic const struct msm_pinctrl_soc_data ipq8064_pinctrl = {\n\t.pins = ipq8064_pins,\n\t.npins = ARRAY_SIZE(ipq8064_pins),\n\t.functions = ipq8064_functions,\n\t.nfunctions = ARRAY_SIZE(ipq8064_functions),\n\t.groups = ipq8064_groups,\n\t.ngroups = ARRAY_SIZE(ipq8064_groups),\n\t.ngpios = NUM_GPIO_PINGROUPS,\n};\n\nstatic int ipq8064_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &ipq8064_pinctrl);\n}\n\nstatic const struct of_device_id ipq8064_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,ipq8064-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver ipq8064_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"ipq8064-pinctrl\",\n\t\t.of_match_table = ipq8064_pinctrl_of_match,\n\t},\n\t.probe = ipq8064_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init ipq8064_pinctrl_init(void)\n{\n\treturn platform_driver_register(&ipq8064_pinctrl_driver);\n}\narch_initcall(ipq8064_pinctrl_init);\n\nstatic void __exit ipq8064_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&ipq8064_pinctrl_driver);\n}\nmodule_exit(ipq8064_pinctrl_exit);\n\nMODULE_AUTHOR(\"Andy Gross <agross@codeaurora.org>\");\nMODULE_DESCRIPTION(\"Qualcomm IPQ8064 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, ipq8064_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}