ckid0_1:@|S:OSCH_inst.OSC@|E:phase_inc_carrGen[63:0]@|F:@syn_dgcc_clockid0_1==1@|M:ClockId_0_1
