# do LetraC.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:41 on Apr 27,2022
# vlog -work work LetraC.vo 
# -- Compiling module LetraC
# -- Compiling module hard_block
# 
# Top level modules:
# 	LetraC
# End time: 22:57:41 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:57:41 on Apr 27,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module LetraC_vlg_vec_tst
# 
# Top level modules:
# 	LetraC_vlg_vec_tst
# End time: 22:57:41 on Apr 27,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L fiftyfivenm_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.LetraC_vlg_vec_tst 
# Start time: 22:57:41 on Apr 27,2022
# Loading work.LetraC_vlg_vec_tst
# Loading work.LetraC
# Loading work.hard_block
# Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb
# Loading fiftyfivenm_ver.fiftyfivenm_io_obuf
# Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf
# Loading fiftyfivenm_ver.fiftyfivenm_unvm
# Loading fiftyfivenm_ver.fiftyfivenm_adcblock
# ** Warning: (vsim-3017) LetraC.vo(212): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /LetraC_vlg_vec_tst/i1/\~QUARTUS_CREATED_ADC1~  File: /build/swbuild/SJ/nightly/19.1std/670/l64/work/modelsim/eda/sim_lib/fiftyfivenm_atoms.v
# ** Warning: (vsim-3722) LetraC.vo(212): [TFMPC] - Missing connection for port 'clk_dft'.
# after#24
# ** Note: $stop    : Waveform.vwf.vt(51)
#    Time: 1 us  Iteration: 0  Instance: /LetraC_vlg_vec_tst
# Break in Module LetraC_vlg_vec_tst at Waveform.vwf.vt line 51
# Stopped at Waveform.vwf.vt line 51
# End time: 22:57:42 on Apr 27,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
