// Seed: 2072213533
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign module_1.type_27 = 0;
  wire id_3;
  wire id_4, id_6, id_7;
  assign id_4 = id_6;
  assign id_3 = $display(1'b0);
  supply1 id_8;
  wire id_9;
  always id_8 = 1;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input supply1 id_2,
    input wor id_3,
    output wire id_4,
    output wire id_5,
    input wire id_6,
    input wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    output logic id_10,
    input supply0 id_11,
    output supply1 id_12,
    input wire id_13,
    output tri id_14,
    input tri1 id_15,
    input supply1 id_16,
    input tri0 id_17#1
);
  id_19 :
  assert property (@(1'h0) 1'h0 + 1) id_10 <= 1;
  tri1 id_20, id_21;
  wire id_22;
  module_0 modCall_1 (
      id_20,
      id_20
  );
  assign id_21 = -1;
  wire id_23;
  tri  id_24 = id_9;
  wire id_25;
endmodule
