<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='641' ll='643' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildBitcast(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='640'>/// Build and insert \p Dst = G_BITCAST \p Src</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1305' u='c' c='_ZN4llvm15LegalizerHelper14coerceToScalarENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1379' u='c' c='_ZN4llvm15LegalizerHelper10bitcastSrcERNS_12MachineInstrENS_3LLTEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='1386' u='c' c='_ZN4llvm15LegalizerHelper10bitcastDstERNS_12MachineInstrENS_3LLTEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2411' u='c' c='_ZN4llvm15LegalizerHelper12lowerBitcastERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2476' u='c' c='_ZN4llvm15LegalizerHelper23bitcastExtractVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2511' u='c' c='_ZN4llvm15LegalizerHelper23bitcastExtractVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2620' u='c' c='_ZN4llvm15LegalizerHelper22bitcastInsertVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='2654' u='c' c='_ZN4llvm15LegalizerHelper22bitcastInsertVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3873' u='c' c='_ZN4llvm15LegalizerHelper20reduceOperationWidthERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3937' u='c' c='_ZN4llvm15LegalizerHelper20reduceOperationWidthERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5815' u='c' c='_ZN4llvm15LegalizerHelper12lowerExtractERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='878' u='c' c='_ZNK4llvm20AArch64LegalizerInfo17legalizeLoadStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp' l='882' u='c' c='_ZNK4llvm20AArch64LegalizerInfo17legalizeLoadStoreERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_19GISelChangeObserverE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2634' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo19legalizeBuildVectorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3581' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3594' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3599' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14handleD16VDataERNS_16MachineIRBuilderERNS_19MachineRegisterInfoENS_8RegisterEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4000' u='c' c='_ZL27packImageA16AddressToDwordsRN4llvm16MachineIRBuilderERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEEjPKNS_6AMDGPU21ImageDimIntrinsicInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4397' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4411' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo22legalizeImageIntrinsicERNS_12MachineInstrERNS_16MachineIRBuilderERNS_19GISelChangeObserverEPKNS_6AMDGPU21ImageDimIntrinsicInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1613' u='c' c='_ZL16unpackV2S16ToS32RN4llvm16MachineIRBuilderENS_8RegisterEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2088' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2663' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2742' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2860' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2895' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2912' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='785' u='c' c='_ZN12_GLOBAL__N_139AArch64GISelMITest_MoreElementsAnd_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='786' u='c' c='_ZN12_GLOBAL__N_139AArch64GISelMITest_MoreElementsAnd_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='964' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerMinMax_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='965' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerMinMax_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2442' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_LowerInsert_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2566' u='c' c='_ZN12_GLOBAL__N_134AArch64GISelMITest_LowerBSWAP_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2919' u='c' c='_ZN12_GLOBAL__N_135AArch64GISelMITest_WidenFreeze_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='2972' u='c' c='_ZN12_GLOBAL__N_136AArch64GISelMITest_NarrowFreeze_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='3056' u='c' c='_ZN12_GLOBAL__N_143AArch64GISelMITest_FewerElementsFreeze_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='3057' u='c' c='_ZN12_GLOBAL__N_143AArch64GISelMITest_FewerElementsFreeze_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/GlobalISel/LegalizerHelperTest.cpp' l='3107' u='c' c='_ZN12_GLOBAL__N_142AArch64GISelMITest_MoreElementsFreeze_Test8TestBodyEv'/>
