<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="11.1" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="address.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="data.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="main.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="main.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="dcm.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="spi.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="tf_spi.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
      <association xil_pn:name="PostMapSimulation"/>
      <association xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:name="main_tf2.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
      <association xil_pn:name="PostMapSimulation"/>
      <association xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:name="avr_cmd.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="tf_main.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
      <association xil_pn:name="PostMapSimulation"/>
      <association xil_pn:name="PostTranslateSimulation"/>
      <library xil_pn:name="verilog"/>
    </file>
    <file xil_pn:name="dcm2.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="dcm_srl16.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false"/>
    <property xil_pn:name="Combinatorial Logic Optimization" xil_pn:value="true"/>
    <property xil_pn:name="Constraints Entry" xil_pn:value="Constraints Editor"/>
    <property xil_pn:name="Device" xil_pn:value="xc3s200"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan3"/>
    <property xil_pn:name="Done (Output Events)" xil_pn:value="6"/>
    <property xil_pn:name="Enable BitStream Compression" xil_pn:value="true"/>
    <property xil_pn:name="Enable Outputs (Output Events)" xil_pn:value="3"/>
    <property xil_pn:name="Extra Effort" xil_pn:value="Normal"/>
    <property xil_pn:name="Extra Effort (Highest PAR level only)" xil_pn:value="Normal"/>
    <property xil_pn:name="Fitter Report Format" xil_pn:value="HTML"/>
    <property xil_pn:name="Generate Asynchronous Delay Report" xil_pn:value="true"/>
    <property xil_pn:name="Generate Detailed MAP Report" xil_pn:value="true"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Module|main"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/main"/>
    <property xil_pn:name="Map Effort Level" xil_pn:value="High"/>
    <property xil_pn:name="Map Slice Logic into Unused Block RAMs" xil_pn:value="true"/>
    <property xil_pn:name="Optimization Effort" xil_pn:value="High"/>
    <property xil_pn:name="Optimization Strategy (Cover Mode)" xil_pn:value="Balanced"/>
    <property xil_pn:name="Optimize Instantiated Primitives" xil_pn:value="true"/>
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Module|main_tf2"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="sd2snes"/>
    <property xil_pn:name="PROP_PostParSimTop" xil_pn:value="Module|main_tf2"/>
    <property xil_pn:name="Package" xil_pn:value="tq144"/>
    <property xil_pn:name="Place &amp; Route Effort Level (Overall)" xil_pn:value="High"/>
    <property xil_pn:name="Placer Effort Level (Overrides Overall Level)" xil_pn:value="High"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog"/>
    <property xil_pn:name="Project Description" xil_pn:value="sd2snes"/>
    <property xil_pn:name="Register Balancing" xil_pn:value="Yes"/>
    <property xil_pn:name="Register Duplication" xil_pn:value="On"/>
    <property xil_pn:name="Release Write Enable (Output Events)" xil_pn:value="5"/>
    <property xil_pn:name="Router Effort Level (Overrides Overall Level)" xil_pn:value="High"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="Module|main_tf2"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="Module|main_tf2"/>
    <property xil_pn:name="Selected Simulation Source Node" xil_pn:value="uut"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-4"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
    <property xil_pn:name="Unused IOB Pins" xil_pn:value="Float"/>
    <property xil_pn:name="User Browsed Strategy Files" xil_pn:value="/home/ikari/prj/sd2snes/verilog/sd2snes/smartxplorer_results/run9/maptimingextraeffortct3.xds"/>
    <property xil_pn:name="Verbose Property Persistence" xil_pn:value="false"/>
  </properties>

  <bindings>
    <binding xil_pn:location="/main" xil_pn:name="main.ucf"/>
  </bindings>

  <libraries/>

  <partitions>
    <partition xil_pn:name="/main"/>
  </partitions>

</project>
