Year;Type;Technology [μm];Title;Authors;DOI;Conference;Energy [pJ/bit];Normalized Area [10^6F^2];Power [μW];Throughput [Mb/s]
2025;Chaotic Map;0.028;A 2.4-Gb/s, 1.9-fJ/bit Nested Chaotic Oscillator-Based True Random Number Generator With 4–398-K Operation;"Jonghyun Kim; Vanessa Chen";10.1109/JSSC.2025.3602728;IEEE Journal of Solid-State Circuits;0.00;0.12;4.56;2400.00
2024;Jitter;0.04;A 98fJ/Bit Current-Starved-Ring-Oscillator-Based TRNG with High PVT Tolerance and Resilience to Frequency Injection Attack Up to 1V;--;10.1109/CICC60959.2024.10528979;IEEE Custom Integrated Circuits Conference (CICC);0.10;0.21;3.92;40.00
2024;Metastability;0.028;A 10-Gb/s True Random Number Generator Using ML-Resistant Middle Square Method;--;10.1109/JSSC.2023.3346428;IEEE Journal of Solid-State Circuits;0.18;2.88;1782.00;10000.00
2024;Jitter;0.014;Jitter-Based True Random Number Generator with Dynamic Selection Bit Reconfiguration;"Prosen Kirtonia, Shelby Williams; Magdy Bayoumi";10.1109/MWSCAS60917.2024.10658823;IEEE International Midwest Symposium on Circuits and Systems (MWSCAS);40.00;0.36;200.00;5000.00
2023;Jitter;0.065;A Fully Synthesizable 100Mbps Edge-Chasing True Random Number Generator;--;10.23919/VLSITechnologyandCir57934.2023.10185323;IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits);27.28;1.81;2750.00;100.80
2022;SRAM BL;0.028;In-Memory Unified TRNG and Multi-Bit PUF for Ubiquitous Hardware Security;--;10.1109/ISSCC42613.2021.9366019;IEEE International Solid-State Circuits Conference (ISSCC);15.13;19.64;68.09;4.50
2022;Jitter;0.04;A PVT-Tolerant Oscillation-Collapse-Based True Random Number Generator With an Odd Number of Inverter Stages;--;10.1109/TCSII.2022.3184950;IEEE Transactions on Circuits and Systems II: Express Briefs;10.70;0.19;67.00;6.30
2022;Metastability;0.13;A 0.186-pJ per Bit Latch-Based True Random Number Generator Featuring Mismatch Compensation and Random Noise Enhancement;--;10.1109/JSSC.2021.3137312;IEEE Journal of Solid-State Circuits;0.19;0.04;1.47;0.01
2021;Jitter;0.04;A Feedback Architecture of High Speed True Random Number Generator based on Ring Oscillator;--;10.1109/A-SSCC53895.2021.9634760;IEEE Asian Solid-State Circuits Conference (A-SSCC);1.48;2.71;67.00;45.00
2021;Metastability + Jitter;0.04;Fully Synthesizable Unified True Random Number Generator and Cryptographic Core;"Sachin Taneja; Massimo Alioto";10.1109/JSSC.2021.3090247;IEEE Journal of Solid-State Circuits;2.50;0.45;320.00;128.00
2021;Jitter;0.065;A New Energy-Efficient and High Throughput Two-Phase Multi-Bit per Cycle Ring Oscillator-Based True Random Number Generator;--;10.1109/TCSI.2021.3087512;IEEE Trans. Circuits Syst. I;5.00;0.09;260.00;52.00
2021;SRAM BL;0.028;Unified In-Memory Dynamic TRNG and Multi-Bit Static PUF Entropy Generation for Ubiquitous Hardware Security;--;10.1109/ISSCC42613.2021.9366019;IEEE International Solid- State Circuits Conference (ISSCC);9.60;0.02;34.56;3.60
2021;Jitter;0.065;33-200Mbps, 3pJ/Bit True Random Number Generator Based on CT Delta-Sigma Modulator;"Sanjeev Tannirkulam Chandrasekaran; Akshay Jayaraj; Naveen Ramesh; Arindam Sanyal";10.1109/ISCAS51556.2021.9401507;IEEE International Symposium on Circuits and Systems (ISCAS);3.00;14.20;100.00;33.00
2020;Metastability;0.065;Unified Analog PUF and TRNG Based on Current-Steering DAC and VCO;--;10.1109/TVLSI.2020.3011648;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;360.00;9.47;36.00;100.00
2020;Noise Amplification;0.13;An Inverter-Based True Random Number Generator with 4-bit Von-Neumann Post-Processing Circuit;"Xingyu Wang; Ruilin Zhang; Kunyang Liu; Hirofumi Shinohara";10.1109/MWSCAS48704.2020.9184449;IEEE International Midwest Symposium on Circuits and Systems (MWSCAS);0.66;0.09;0.29;0.45
2019;Metastability;0.014;An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS;--;10.1109/JSSC.2018.2886350;IEEE Journal of Solid-State Circuits;2.50;10.79;3700.00;1480.00
2019;Jitter;0.04;0.54 pJ/bit, 15Mb/s True Random Number Generator Using Probabilistic Delay Cell for Edge Computing Applications;--;10.1109/A-SSCC47793.2019.9056914;IEEE Asian Solid-State Circuits Conference (A-SSCC);2.83;0.34;164.14;58.00
2018;Metastability;0.065;An All-Digital True-Random-Number Generator with Integrated De-correlation and Bias Correction at 3.2-to-86 MB/S, 2.58 PJ/Bit in 65-NM CMOS;--;10.1109/VLSIC.2018.8502375;IEEE Symposium on VLSI Circuits;6.08;2.37;523.00;86.00
2017;Metastability + Jitter;0.065;3-Gb/s High-Speed True Random Number Generator Using Common-Mode Operating Comparator and Sampling Uncertainty of D Flip-Flop;"Sang-Geun Bae; Yongtae Kim; Yunsoo Park; Chulwoo Kim";10.1109/JSSC.2016.2625341;IEEE Journal of Solid-State Circuits;1.60;0.38;5000.00;3000.00
2017;Jitter;0.065;8Mb/s 28Mb/mJ robust true-random-number generator in 65nm CMOS based on differential ring oscillator with feedback resistors;--;10.1109/ISSCC.2017.7870302;IEEE International Solid- State Circuits Conference - (ISSCC);42.17;0.22;418.00;9.90
2017;Chaotic Map;0.18;A 82-nW Chaotic Map True Random Number Generator Based on a Sub-Ranging SAR ADC;--;10.1109/JSSC.2017.2694833;IEEE Journal of Solid-State Circuits;0.30;0.14;0.08;0.00
2016;Metastability;0.014;uRNG: A 300–950 mV, 323 Gbps/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS;--;10.1109/jssc.2016.2558490;IEEE Journal of Solid-State Circuits;3.00;5.14;1500.00;162.50
2016;Jitter;0.13;A Low-Cost Low-Power Ring Oscillator-Based Truly Random Number Generator for Encryption on Smart Cards;--;10.1109/TCSII.2016.2530800;IEEE Trans. Circuits Syst. II;0.04;0.30;40.00;0.10
2016;Jitter;0.04;An All-Digital Edge Racing True Random Number Generator Robust Against PVT Variations;--;10.1109/JSSC.2016.2519383;IEEE Journal of Solid-State Circuits;23.00;0.52;46.00;2.00
2014;Jitter;0.13;Truly Random Number Generator Based on a Ring Oscillator Utilizing Last Passage Time;--;10.1109/TCSII.2014.2362715;IEEE Trans. Circuits Syst. II;--;--;--;61.00
2014;Jitter;0.065;A 23Mb/s 23pJ/b fully synthesized true-random-number generator in 28nm and 65nm CMOS;--;10.1109/ISSCC.2014.6757434;IEEE International Solid- State Circuits Conference (ISSCC);57.00;0.26;159.00;2.80
2014;Jitter;0.028;A 23Mb/s 23pJ/b fully synthesized true-random-number generator in 28nm and 65nm CMOS;--;10.1109/ISSCC.2014.6757434;IEEE International Solid- State Circuits Conference (ISSCC);23.00;0.48;540.00;23.16
2014;Jitter;0.065;True Random Number Generator circuits based on single- and multi-phase beat frequency detection;--;10.1109/CICC.2014.6946136;IEEE Custom Integrated Circuits Conference - CICC;66.17;28.40;132.33;2.00
2014;Jitter;0.065;True Random Number Generator circuits based on single- and multi-phase beat frequency detection;--;10.1109/CICC.2014.6946136;IEEE Custom Integrated Circuits Conference - CICC;74.96;2.17;149.91;2.00
2012;Metastability;0.045;2.4 Gbps, 7 mW All-Digital PVT-Variation Tolerant True Random Number Generator for 45 nm CMOS High-Performance Microprocessors;--;10.1109/JSSC.2012.2217631;IEEE Journal of Solid-State Circuits;2.90;1.98;7000.00;2400.00
2011;Jitter;0.065;An oscillator-based true random number generator with jitter amplifier;"Takehiko Amaki; Masanori Hashimoto; Takao Onoye";10.1109/ISCAS.2011.5937668;IEEE International Symposium on Circuits and Systems (ISCAS);--;1.49;--;2.00
2008;Metastability;0.13;True Random Number Generator With a Metastability-Based Quality Control;--;10.1109/JSSC.2007.910965;IEEE Journal of Solid-State Circuits;200.00;8.58;1000.00;0.20
2008;Metastability;0.035;A 3 uW CMOS True Random Number Generator With Adaptive Floating-Gate Offset Cancellation;--;10.1109/JSSC.2008.920327;IEEE Journal of Solid-State Circuits;3610.00;12.16;180.00;0.05
2008;Metastability;0.035;A 3 uW CMOS True Random Number Generator With Adaptive Floating-Gate Offset Cancellation;--;10.1109/JSSC.2008.920327;IEEE Journal of Solid-State Circuits;1880.00;0.25;9.39;0.01
2000;Noise Amplification;2;A noise-based IC random number generator for applications in cryptography;--;10.1109/81.847868;IEEE Trans. Circuits Syst. I;3900.00;0.38;3900.00;1.00
