;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB -207, <-120
	CMP 12, 200
	CMP @127, 106
	CMP @81, 910
	JMP <-127, 100
	ADD 240, <60
	MOV @127, 106
	SUB -207, <-126
	MOV @-127, 100
	SLT 240, <60
	SUB @-127, 100
	SUB -207, <-120
	CMP #-1, <20
	SUB @124, 106
	SUB #-1, <20
	CMP -207, <-126
	CMP @-127, 100
	SLT -1, <-20
	SUB -307, <-20
	SLT 240, <60
	CMP -207, <-126
	CMP @121, 103
	CMP @-127, 100
	CMP 207, <-126
	SPL -207, @-120
	SPL <-127, 100
	SPL 2, #0
	DJN -1, @-20
	CMP -207, <-126
	DJN -1, @-20
	JMN 12, 200
	CMP @-127, 100
	CMP 12, 200
	CMP 12, 200
	SUB @-127, 100
	SUB -207, <-120
	MOV 0, @91
	MOV 0, @91
	SUB 12, 200
	SPL <-127, 100
	DJN -1, @-20
	SUB 271, 60
	MOV -7, <-20
	DAT <270, #1
	MOV -1, <-20
	SUB @127, 106
	ADD 210, 30
	SUB @127, 106
	SUB -207, <-120
