<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p422" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_422{left:96px;bottom:48px;letter-spacing:-0.1px;}
#t2_422{left:783px;bottom:48px;letter-spacing:-0.1px;}
#t3_422{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_422{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_422{left:96px;bottom:1040px;letter-spacing:-0.1px;}
#t6_422{left:161px;bottom:1040px;}
#t7_422{left:167px;bottom:1040px;letter-spacing:-0.09px;word-spacing:0.12px;}
#t8_422{left:512px;bottom:1040px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t9_422{left:814px;bottom:1040px;letter-spacing:-0.07px;}
#ta_422{left:96px;bottom:1011px;letter-spacing:-0.1px;}
#tb_422{left:161px;bottom:1011px;}
#tc_422{left:167px;bottom:1011px;letter-spacing:-0.09px;word-spacing:0.1px;}
#td_422{left:554px;bottom:1011px;letter-spacing:-0.06px;word-spacing:0.01px;}
#te_422{left:814px;bottom:1011px;letter-spacing:-0.07px;}
#tf_422{left:96px;bottom:982px;letter-spacing:-0.1px;}
#tg_422{left:161px;bottom:982px;}
#th_422{left:167px;bottom:982px;letter-spacing:-0.09px;word-spacing:0.12px;}
#ti_422{left:504px;bottom:982px;letter-spacing:-0.06px;word-spacing:0.01px;}
#tj_422{left:814px;bottom:982px;letter-spacing:-0.07px;}
#tk_422{left:96px;bottom:953px;letter-spacing:-0.1px;}
#tl_422{left:161px;bottom:953px;}
#tm_422{left:167px;bottom:953px;letter-spacing:-0.1px;word-spacing:0.14px;}
#tn_422{left:529px;bottom:953px;letter-spacing:-0.06px;}
#to_422{left:814px;bottom:953px;letter-spacing:-0.07px;}
#tp_422{left:96px;bottom:924px;letter-spacing:-0.1px;}
#tq_422{left:161px;bottom:924px;}
#tr_422{left:167px;bottom:924px;letter-spacing:-0.09px;word-spacing:0.12px;}
#ts_422{left:470px;bottom:924px;letter-spacing:-0.06px;}
#tt_422{left:814px;bottom:924px;letter-spacing:-0.07px;}
#tu_422{left:96px;bottom:895px;letter-spacing:-0.1px;}
#tv_422{left:161px;bottom:895px;}
#tw_422{left:167px;bottom:895px;letter-spacing:-0.09px;word-spacing:0.12px;}
#tx_422{left:512px;bottom:895px;letter-spacing:-0.06px;word-spacing:0.01px;}
#ty_422{left:814px;bottom:895px;letter-spacing:-0.07px;}
#tz_422{left:96px;bottom:866px;letter-spacing:-0.1px;}
#t10_422{left:161px;bottom:866px;}
#t11_422{left:167px;bottom:866px;letter-spacing:-0.09px;word-spacing:0.1px;}
#t12_422{left:436px;bottom:866px;letter-spacing:-0.06px;}
#t13_422{left:814px;bottom:866px;letter-spacing:-0.07px;}
#t14_422{left:96px;bottom:837px;letter-spacing:-0.1px;}
#t15_422{left:161px;bottom:837px;}
#t16_422{left:167px;bottom:837px;letter-spacing:-0.09px;word-spacing:0.11px;}
#t17_422{left:503px;bottom:837px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t18_422{left:813px;bottom:837px;letter-spacing:-0.07px;}
#t19_422{left:96px;bottom:808px;letter-spacing:-0.1px;}
#t1a_422{left:161px;bottom:808px;}
#t1b_422{left:167px;bottom:808px;letter-spacing:-0.09px;word-spacing:0.12px;}
#t1c_422{left:545px;bottom:808px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t1d_422{left:813px;bottom:808px;letter-spacing:-0.07px;}
#t1e_422{left:96px;bottom:779px;letter-spacing:-0.1px;}
#t1f_422{left:161px;bottom:779px;}
#t1g_422{left:167px;bottom:779px;letter-spacing:-0.09px;word-spacing:0.05px;}
#t1h_422{left:621px;bottom:779px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t1i_422{left:813px;bottom:779px;letter-spacing:-0.07px;}
#t1j_422{left:96px;bottom:750px;letter-spacing:-0.1px;}
#t1k_422{left:161px;bottom:750px;}
#t1l_422{left:167px;bottom:750px;letter-spacing:-0.08px;word-spacing:0.12px;}
#t1m_422{left:394px;bottom:750px;letter-spacing:-0.06px;}
#t1n_422{left:813px;bottom:750px;letter-spacing:-0.07px;}
#t1o_422{left:96px;bottom:721px;letter-spacing:-0.1px;}
#t1p_422{left:161px;bottom:721px;}
#t1q_422{left:167px;bottom:721px;letter-spacing:-0.1px;word-spacing:0.2px;}
#t1r_422{left:428px;bottom:721px;letter-spacing:-0.06px;}
#t1s_422{left:813px;bottom:721px;letter-spacing:-0.07px;}
#t1t_422{left:96px;bottom:692px;letter-spacing:-0.1px;}
#t1u_422{left:161px;bottom:692px;}
#t1v_422{left:167px;bottom:692px;letter-spacing:-0.09px;word-spacing:0.14px;}
#t1w_422{left:478px;bottom:692px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t1x_422{left:813px;bottom:692px;letter-spacing:-0.07px;}
#t1y_422{left:96px;bottom:663px;letter-spacing:-0.1px;}
#t1z_422{left:161px;bottom:663px;}
#t20_422{left:167px;bottom:663px;letter-spacing:-0.1px;word-spacing:0.19px;}
#t21_422{left:419px;bottom:663px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t22_422{left:813px;bottom:663px;letter-spacing:-0.07px;}
#t23_422{left:96px;bottom:634px;letter-spacing:-0.1px;}
#t24_422{left:161px;bottom:634px;}
#t25_422{left:166px;bottom:634px;letter-spacing:-0.09px;word-spacing:0.2px;}
#t26_422{left:403px;bottom:634px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t27_422{left:813px;bottom:634px;letter-spacing:-0.07px;}
#t28_422{left:96px;bottom:605px;letter-spacing:-0.1px;}
#t29_422{left:161px;bottom:605px;}
#t2a_422{left:166px;bottom:605px;letter-spacing:-0.13px;}
#t2b_422{left:192px;bottom:605px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t2c_422{left:545px;bottom:605px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t2d_422{left:813px;bottom:605px;letter-spacing:-0.07px;}
#t2e_422{left:96px;bottom:576px;letter-spacing:-0.1px;}
#t2f_422{left:161px;bottom:576px;}
#t2g_422{left:166px;bottom:576px;letter-spacing:-0.13px;}
#t2h_422{left:192px;bottom:576px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t2i_422{left:503px;bottom:576px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t2j_422{left:813px;bottom:576px;letter-spacing:-0.07px;}
#t2k_422{left:96px;bottom:547px;letter-spacing:-0.1px;}
#t2l_422{left:161px;bottom:547px;}
#t2m_422{left:166px;bottom:547px;letter-spacing:-0.13px;}
#t2n_422{left:192px;bottom:547px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t2o_422{left:495px;bottom:547px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t2p_422{left:813px;bottom:547px;letter-spacing:-0.07px;}
#t2q_422{left:96px;bottom:518px;letter-spacing:-0.1px;}
#t2r_422{left:161px;bottom:518px;}
#t2s_422{left:166px;bottom:518px;letter-spacing:-0.13px;}
#t2t_422{left:192px;bottom:518px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t2u_422{left:503px;bottom:518px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t2v_422{left:813px;bottom:518px;letter-spacing:-0.07px;}
#t2w_422{left:96px;bottom:489px;letter-spacing:-0.1px;}
#t2x_422{left:161px;bottom:489px;}
#t2y_422{left:166px;bottom:489px;letter-spacing:-0.13px;}
#t2z_422{left:192px;bottom:489px;letter-spacing:-0.1px;}
#t30_422{left:587px;bottom:489px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t31_422{left:813px;bottom:489px;letter-spacing:-0.07px;}
#t32_422{left:96px;bottom:460px;letter-spacing:-0.1px;}
#t33_422{left:161px;bottom:460px;}
#t34_422{left:166px;bottom:460px;letter-spacing:-0.13px;}
#t35_422{left:192px;bottom:460px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t36_422{left:570px;bottom:460px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t37_422{left:813px;bottom:460px;letter-spacing:-0.07px;}
#t38_422{left:96px;bottom:431px;letter-spacing:-0.1px;}
#t39_422{left:161px;bottom:431px;}
#t3a_422{left:166px;bottom:431px;letter-spacing:-0.13px;}
#t3b_422{left:192px;bottom:431px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3c_422{left:470px;bottom:431px;letter-spacing:-0.06px;}
#t3d_422{left:813px;bottom:431px;letter-spacing:-0.07px;}
#t3e_422{left:96px;bottom:401px;letter-spacing:-0.1px;}
#t3f_422{left:161px;bottom:401px;}
#t3g_422{left:166px;bottom:401px;letter-spacing:-0.13px;}
#t3h_422{left:192px;bottom:401px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t3i_422{left:470px;bottom:401px;letter-spacing:-0.06px;}
#t3j_422{left:813px;bottom:401px;letter-spacing:-0.07px;}
#t3k_422{left:96px;bottom:372px;letter-spacing:-0.1px;}
#t3l_422{left:161px;bottom:372px;}
#t3m_422{left:166px;bottom:372px;letter-spacing:-0.13px;}
#t3n_422{left:192px;bottom:372px;letter-spacing:-0.13px;}
#t3o_422{left:310px;bottom:372px;letter-spacing:-0.06px;}
#t3p_422{left:813px;bottom:372px;letter-spacing:-0.07px;}
#t3q_422{left:96px;bottom:343px;letter-spacing:-0.1px;}
#t3r_422{left:161px;bottom:343px;}
#t3s_422{left:166px;bottom:343px;letter-spacing:-0.12px;word-spacing:0.7px;}
#t3t_422{left:361px;bottom:343px;letter-spacing:-0.06px;}
#t3u_422{left:813px;bottom:343px;letter-spacing:-0.07px;}
#t3v_422{left:96px;bottom:314px;letter-spacing:-0.1px;}
#t3w_422{left:161px;bottom:314px;}
#t3x_422{left:166px;bottom:314px;letter-spacing:-0.12px;word-spacing:0.7px;}
#t3y_422{left:361px;bottom:314px;letter-spacing:-0.06px;}
#t3z_422{left:813px;bottom:314px;letter-spacing:-0.07px;}
#t40_422{left:96px;bottom:285px;letter-spacing:-0.1px;}
#t41_422{left:161px;bottom:285px;}
#t42_422{left:166px;bottom:285px;letter-spacing:-0.13px;word-spacing:0.71px;}
#t43_422{left:319px;bottom:285px;letter-spacing:-0.06px;}
#t44_422{left:813px;bottom:285px;letter-spacing:-0.07px;}
#t45_422{left:96px;bottom:256px;letter-spacing:-0.1px;}
#t46_422{left:161px;bottom:256px;}
#t47_422{left:166px;bottom:256px;letter-spacing:-0.12px;word-spacing:0.71px;}
#t48_422{left:310px;bottom:256px;letter-spacing:-0.06px;}
#t49_422{left:813px;bottom:256px;letter-spacing:-0.07px;}
#t4a_422{left:96px;bottom:227px;letter-spacing:-0.1px;}
#t4b_422{left:161px;bottom:227px;}
#t4c_422{left:166px;bottom:227px;letter-spacing:-0.13px;}
#t4d_422{left:192px;bottom:227px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#t4e_422{left:444px;bottom:227px;letter-spacing:-0.05px;}
#t4f_422{left:813px;bottom:227px;letter-spacing:-0.07px;}
#t4g_422{left:96px;bottom:198px;letter-spacing:-0.1px;}
#t4h_422{left:161px;bottom:198px;}
#t4i_422{left:166px;bottom:198px;letter-spacing:-0.13px;}
#t4j_422{left:192px;bottom:198px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t4k_422{left:554px;bottom:198px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t4l_422{left:813px;bottom:198px;letter-spacing:-0.07px;}
#t4m_422{left:96px;bottom:169px;letter-spacing:-0.1px;}
#t4n_422{left:161px;bottom:169px;}
#t4o_422{left:166px;bottom:169px;letter-spacing:-0.13px;}
#t4p_422{left:192px;bottom:169px;letter-spacing:-0.09px;word-spacing:-0.01px;}
#t4q_422{left:419px;bottom:169px;letter-spacing:-0.06px;word-spacing:0.01px;}
#t4r_422{left:813px;bottom:169px;letter-spacing:-0.07px;}
#t4s_422{left:96px;bottom:140px;letter-spacing:-0.1px;}
#t4t_422{left:161px;bottom:140px;}
#t4u_422{left:166px;bottom:140px;letter-spacing:-0.13px;}
#t4v_422{left:192px;bottom:140px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t4w_422{left:394px;bottom:140px;letter-spacing:-0.06px;}
#t4x_422{left:813px;bottom:140px;letter-spacing:-0.07px;}
#t4y_422{left:96px;bottom:111px;letter-spacing:-0.1px;}
#t4z_422{left:161px;bottom:111px;}
#t50_422{left:166px;bottom:111px;letter-spacing:-0.13px;}
#t51_422{left:192px;bottom:111px;letter-spacing:-0.1px;word-spacing:0.03px;}
#t52_422{left:335px;bottom:111px;letter-spacing:-0.06px;}
#t53_422{left:813px;bottom:111px;letter-spacing:-0.07px;}
#t54_422{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_422{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_422{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s3_422{font-size:17px;font-family:TimesNewRoman_61y;color:#000;}
.s4_422{font-size:17px;font-family:TimesNewRoman_627;color:#000;}
.s5_422{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts422" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg422Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg422" style="-webkit-user-select: none;"><object width="935" height="1210" data="422/422.svg" type="image/svg+xml" id="pdf422" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_422" class="t s1_422">xxviii </span><span id="t2_422" class="t s2_422">Figures </span>
<span id="t3_422" class="t s1_422">AMD64 Technology </span><span id="t4_422" class="t s1_422">24593—Rev. 3.41—June 2023 </span>
<span id="t5_422" class="t s3_422">Figure 16</span><span id="t6_422" class="t s4_422">-</span><span id="t7_422" class="t s3_422">22. Arbitration Priority Register (APIC Offset 90h)</span><span id="t8_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t9_422" class="t s3_422">640 </span>
<span id="ta_422" class="t s3_422">Figure 16</span><span id="tb_422" class="t s4_422">-</span><span id="tc_422" class="t s3_422">23. Interrupt Request Register (APIC Offset 200h–270h) </span><span id="td_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="te_422" class="t s3_422">641 </span>
<span id="tf_422" class="t s3_422">Figure 16</span><span id="tg_422" class="t s4_422">-</span><span id="th_422" class="t s3_422">24. In Service Register (APIC Offset 100h–170h) </span><span id="ti_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tj_422" class="t s3_422">642 </span>
<span id="tk_422" class="t s3_422">Figure 16</span><span id="tl_422" class="t s4_422">-</span><span id="tm_422" class="t s3_422">25. Trigger Mode Register (APIC Offset 180h–1F0h) </span><span id="tn_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="to_422" class="t s3_422">642 </span>
<span id="tp_422" class="t s3_422">Figure 16</span><span id="tq_422" class="t s4_422">-</span><span id="tr_422" class="t s3_422">26. Task Priority Register (APIC Offset 80h)</span><span id="ts_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tt_422" class="t s3_422">643 </span>
<span id="tu_422" class="t s3_422">Figure 16</span><span id="tv_422" class="t s4_422">-</span><span id="tw_422" class="t s3_422">27. Processor Priority Register (APIC Offset A0h) </span><span id="tx_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="ty_422" class="t s3_422">644 </span>
<span id="tz_422" class="t s3_422">Figure 16</span><span id="t10_422" class="t s4_422">-</span><span id="t11_422" class="t s3_422">28. End of Interrupt (APIC Offset B0h) </span><span id="t12_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t13_422" class="t s3_422">645 </span>
<span id="t14_422" class="t s3_422">Figure 16</span><span id="t15_422" class="t s4_422">-</span><span id="t16_422" class="t s3_422">29. Specific End of Interrupt (APIC Offset 420h) </span><span id="t17_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t18_422" class="t s3_422">646 </span>
<span id="t19_422" class="t s3_422">Figure 16</span><span id="t1a_422" class="t s4_422">-</span><span id="t1b_422" class="t s3_422">30. Interrupt Enable Register (APIC Offset 480h–4F0h) </span><span id="t1c_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1d_422" class="t s3_422">646 </span>
<span id="t1e_422" class="t s3_422">Figure 16</span><span id="t1f_422" class="t s4_422">-</span><span id="t1g_422" class="t s3_422">31. APIC Base Address Register (MSR 01Bh) support for x2APIC </span><span id="t1h_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1i_422" class="t s3_422">648 </span>
<span id="t1j_422" class="t s3_422">Figure 16</span><span id="t1k_422" class="t s4_422">-</span><span id="t1l_422" class="t s3_422">32. Valid APIC State Transitions </span><span id="t1m_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1n_422" class="t s3_422">649 </span>
<span id="t1o_422" class="t s3_422">Figure 16</span><span id="t1p_422" class="t s4_422">-</span><span id="t1q_422" class="t s3_422">33. x2APIC_ID Register (MSR 802h) </span><span id="t1r_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1s_422" class="t s3_422">653 </span>
<span id="t1t_422" class="t s3_422">Figure 16</span><span id="t1u_422" class="t s4_422">-</span><span id="t1v_422" class="t s3_422">34. Interrupt Command Register (MSR 830h) </span><span id="t1w_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1x_422" class="t s3_422">654 </span>
<span id="t1y_422" class="t s3_422">Figure 16</span><span id="t1z_422" class="t s4_422">-</span><span id="t20_422" class="t s3_422">35. Logical Destination (MSR 80Dh) </span><span id="t21_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t22_422" class="t s3_422">655 </span>
<span id="t23_422" class="t s3_422">Figure 16</span><span id="t24_422" class="t s4_422">-</span><span id="t25_422" class="t s3_422">36. Self_IPI Register (MSR 83Fh) </span><span id="t26_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t27_422" class="t s3_422">656 </span>
<span id="t28_422" class="t s3_422">Figure 17</span><span id="t29_422" class="t s4_422">-</span><span id="t2a_422" class="t s3_422">1. </span><span id="t2b_422" class="t s3_422">P-State Current Limit Register (MSR C001_0061h) </span><span id="t2c_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2d_422" class="t s3_422">658 </span>
<span id="t2e_422" class="t s3_422">Figure 17</span><span id="t2f_422" class="t s4_422">-</span><span id="t2g_422" class="t s3_422">2. </span><span id="t2h_422" class="t s3_422">P-State Control Register (MSR C001_0062h) </span><span id="t2i_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2j_422" class="t s3_422">658 </span>
<span id="t2k_422" class="t s3_422">Figure 17</span><span id="t2l_422" class="t s4_422">-</span><span id="t2m_422" class="t s3_422">3. </span><span id="t2n_422" class="t s3_422">P-State Status Register (MSR C001_0063h) </span><span id="t2o_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2p_422" class="t s3_422">659 </span>
<span id="t2q_422" class="t s3_422">Figure 17</span><span id="t2r_422" class="t s4_422">-</span><span id="t2s_422" class="t s3_422">4. </span><span id="t2t_422" class="t s3_422">Core Performance Boost (MSR C001_0015h) </span><span id="t2u_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2v_422" class="t s3_422">660 </span>
<span id="t2w_422" class="t s3_422">Figure 17</span><span id="t2x_422" class="t s4_422">-</span><span id="t2y_422" class="t s3_422">5. </span><span id="t2z_422" class="t s3_422">Actual Performance Frequency Count (MSR0000_00E8h) </span><span id="t30_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t31_422" class="t s3_422">661 </span>
<span id="t32_422" class="t s3_422">Figure 17</span><span id="t33_422" class="t s4_422">-</span><span id="t34_422" class="t s3_422">6. </span><span id="t35_422" class="t s3_422">Max Performance Frequency Count (MSR0000_00E7h) </span><span id="t36_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t37_422" class="t s3_422">661 </span>
<span id="t38_422" class="t s3_422">Figure 17</span><span id="t39_422" class="t s4_422">-</span><span id="t3a_422" class="t s3_422">7. </span><span id="t3b_422" class="t s3_422">APREF Read Only (MSR C000_00E8h) </span><span id="t3c_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3d_422" class="t s3_422">662 </span>
<span id="t3e_422" class="t s3_422">Figure 17</span><span id="t3f_422" class="t s4_422">-</span><span id="t3g_422" class="t s3_422">8. </span><span id="t3h_422" class="t s3_422">MPERF Read Only (MSR C000_00E7h) </span><span id="t3i_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3j_422" class="t s3_422">662 </span>
<span id="t3k_422" class="t s3_422">Figure 17</span><span id="t3l_422" class="t s4_422">-</span><span id="t3m_422" class="t s3_422">9. </span><span id="t3n_422" class="t s3_422">CPPC_ENABLE </span><span id="t3o_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3p_422" class="t s3_422">665 </span>
<span id="t3q_422" class="t s3_422">Figure 17</span><span id="t3r_422" class="t s4_422">-</span><span id="t3s_422" class="t s3_422">10. CPPC_CAPABILITY_1 </span><span id="t3t_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3u_422" class="t s3_422">666 </span>
<span id="t3v_422" class="t s3_422">Figure 17</span><span id="t3w_422" class="t s4_422">-</span><span id="t3x_422" class="t s3_422">11. CPPC_CAPABILITY_2 </span><span id="t3y_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3z_422" class="t s3_422">667 </span>
<span id="t40_422" class="t s3_422">Figure 17</span><span id="t41_422" class="t s4_422">-</span><span id="t42_422" class="t s3_422">12. CPPC_REQUEST </span><span id="t43_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t44_422" class="t s3_422">668 </span>
<span id="t45_422" class="t s3_422">Figure 17</span><span id="t46_422" class="t s4_422">-</span><span id="t47_422" class="t s3_422">13. CPPC_STATUS </span><span id="t48_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t49_422" class="t s3_422">669 </span>
<span id="t4a_422" class="t s3_422">Figure 18</span><span id="t4b_422" class="t s4_422">-</span><span id="t4c_422" class="t s3_422">1. </span><span id="t4d_422" class="t s3_422">Interrupt Shadow Stack Table (ISST) </span><span id="t4e_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4f_422" class="t s3_422">674 </span>
<span id="t4g_422" class="t s3_422">Figure 18</span><span id="t4h_422" class="t s4_422">-</span><span id="t4i_422" class="t s3_422">2. </span><span id="t4j_422" class="t s3_422">Shadow Stacks and Supervisor Shadow Stack Tokens</span><span id="t4k_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4l_422" class="t s3_422">676 </span>
<span id="t4m_422" class="t s3_422">Figure 18</span><span id="t4n_422" class="t s4_422">-</span><span id="t4o_422" class="t s3_422">3. </span><span id="t4p_422" class="t s3_422">Supervisor Shadow Stack Token </span><span id="t4q_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4r_422" class="t s3_422">676 </span>
<span id="t4s_422" class="t s3_422">Figure 18</span><span id="t4t_422" class="t s4_422">-</span><span id="t4u_422" class="t s3_422">4. </span><span id="t4v_422" class="t s3_422">Shadow Stack Restore Token </span><span id="t4w_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4x_422" class="t s3_422">679 </span>
<span id="t4y_422" class="t s3_422">Figure 18</span><span id="t4z_422" class="t s4_422">-</span><span id="t50_422" class="t s3_422">5. </span><span id="t51_422" class="t s3_422">Previous SSP Token </span><span id="t52_422" class="t s3_422">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t53_422" class="t s3_422">680 </span>
<span id="t54_422" class="t s5_422">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
