<stg><name>copy_tensor.1</name>


<trans_list>

<trans id="53" from="1" to="2">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="4">
<condition id="22">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="2">
<condition id="33">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="5" to="6">
<condition id="26">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="5" to="3">
<condition id="31">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="5">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %in1_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:1  %empty_33 = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %in2_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %size2_z_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size2_z)

]]></Node>
<StgValue><ssdm name="size2_z_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %size2_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size2_y)

]]></Node>
<StgValue><ssdm name="size2_y_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %size2_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size2_x)

]]></Node>
<StgValue><ssdm name="size2_x_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %size1_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size1_y)

]]></Node>
<StgValue><ssdm name="size1_y_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %size1_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size1_x)

]]></Node>
<StgValue><ssdm name="size1_x_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.loopexit:0  %k = phi i31 [ 0, %0 ], [ %k_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3  %next_mul2 = add i32 %phi_mul1, %size2_y_read

]]></Node>
<StgValue><ssdm name="next_mul2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4  %next_mul = add i32 %phi_mul, %size1_y_read

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="31">
<![CDATA[
.loopexit:5  %k_cast = zext i31 %k to i32

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:6  %tmp_s = icmp slt i32 %k_cast, %size2_z_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit:7  %k_1 = add i31 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:8  br i1 %tmp_s, label %.preheader2.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader2:0  %j = phi i31 [ %j_1, %.preheader2.loopexit ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="31">
<![CDATA[
.preheader2:1  %j_cast = zext i31 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader2:2  %tmp_2 = icmp slt i32 %j_cast, %size2_y_read

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader2:3  %j_1 = add i31 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:4  br i1 %tmp_2, label %.preheader.preheader, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp = add i32 %j_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp4 = add i32 %j_cast, %phi_mul1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="34" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp3 = mul i32 %tmp, %size1_x_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %tmp5 = mul i32 %tmp4, %size2_x_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i31 [ %i_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %i_cast = zext i31 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %tmp_3 = icmp slt i32 %i_cast, %size2_x_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %i_1 = add i31 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_3, label %1, label %.preheader2.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_4 = add nsw i32 %i_cast, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_6 = add nsw i32 %i_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_7 = sext i32 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %in2_V_addr = getelementptr [8 x i16]* %in2_V, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="in2_V_addr"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="3">
<![CDATA[
:5  %in2_V_load = load i16* %in2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="in2_V_load"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = sext i32 %tmp_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="3">
<![CDATA[
:5  %in2_V_load = load i16* %in2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="in2_V_load"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %in1_V_addr = getelementptr [8 x i16]* %in1_V, i64 0, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="in1_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:7  store i16 %in2_V_load, i16* %in1_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="in1_V" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="64" name="in2_V" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="size1_x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size1_x"/></StgValue>
</port>
<port id="66" name="size1_y" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size1_y"/></StgValue>
</port>
<port id="67" name="size2_x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size2_x"/></StgValue>
</port>
<port id="68" name="size2_y" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size2_y"/></StgValue>
</port>
<port id="69" name="size2_z" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size2_z"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="_ssdm_op_SpecMemCore" to="empty" fromId="70" toId="7">
</dataflow>
<dataflow id="72" from="in1_V" to="empty" fromId="63" toId="7">
</dataflow>
<dataflow id="74" from="p_str4" to="empty" fromId="73" toId="7">
</dataflow>
<dataflow id="76" from="RAM_1P_str" to="empty" fromId="75" toId="7">
</dataflow>
<dataflow id="77" from="p_str4" to="empty" fromId="73" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_78" to="empty" fromId="78" toId="7">
</dataflow>
<dataflow id="80" from="p_str4" to="empty" fromId="73" toId="7">
</dataflow>
<dataflow id="81" from="p_str4" to="empty" fromId="73" toId="7">
</dataflow>
<dataflow id="82" from="p_str4" to="empty" fromId="73" toId="7">
</dataflow>
<dataflow id="83" from="p_str4" to="empty" fromId="73" toId="7">
</dataflow>
<dataflow id="84" from="p_str4" to="empty" fromId="73" toId="7">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="empty_33" fromId="70" toId="8">
</dataflow>
<dataflow id="86" from="in2_V" to="empty_33" fromId="64" toId="8">
</dataflow>
<dataflow id="88" from="p_str3" to="empty_33" fromId="87" toId="8">
</dataflow>
<dataflow id="89" from="RAM_1P_str" to="empty_33" fromId="75" toId="8">
</dataflow>
<dataflow id="90" from="p_str3" to="empty_33" fromId="87" toId="8">
</dataflow>
<dataflow id="91" from="StgValue_78" to="empty_33" fromId="78" toId="8">
</dataflow>
<dataflow id="92" from="p_str3" to="empty_33" fromId="87" toId="8">
</dataflow>
<dataflow id="93" from="p_str3" to="empty_33" fromId="87" toId="8">
</dataflow>
<dataflow id="94" from="p_str3" to="empty_33" fromId="87" toId="8">
</dataflow>
<dataflow id="95" from="p_str3" to="empty_33" fromId="87" toId="8">
</dataflow>
<dataflow id="96" from="p_str3" to="empty_33" fromId="87" toId="8">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_auto.i32" to="size2_z_read" fromId="97" toId="9">
</dataflow>
<dataflow id="99" from="size2_z" to="size2_z_read" fromId="69" toId="9">
</dataflow>
<dataflow id="100" from="_ssdm_op_Read.ap_auto.i32" to="size2_y_read" fromId="97" toId="10">
</dataflow>
<dataflow id="101" from="size2_y" to="size2_y_read" fromId="68" toId="10">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i32" to="size2_x_read" fromId="97" toId="11">
</dataflow>
<dataflow id="103" from="size2_x" to="size2_x_read" fromId="67" toId="11">
</dataflow>
<dataflow id="104" from="_ssdm_op_Read.ap_auto.i32" to="size1_y_read" fromId="97" toId="12">
</dataflow>
<dataflow id="105" from="size1_y" to="size1_y_read" fromId="66" toId="12">
</dataflow>
<dataflow id="106" from="_ssdm_op_Read.ap_auto.i32" to="size1_x_read" fromId="97" toId="13">
</dataflow>
<dataflow id="107" from="size1_x" to="size1_x_read" fromId="65" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_108" to="k" fromId="108" toId="15">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="StgValue_14" to="k" fromId="14" toId="15">
</dataflow>
<dataflow id="111" from="k_1" to="k" fromId="22" toId="15">
<BackEdge/>
<condition id="41">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="StgValue_33" to="k" fromId="33" toId="15">
<BackEdge/>
</dataflow>
<dataflow id="114" from="StgValue_113" to="phi_mul" fromId="113" toId="16">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="StgValue_14" to="phi_mul" fromId="14" toId="16">
</dataflow>
<dataflow id="116" from="next_mul" to="phi_mul" fromId="19" toId="16">
<BackEdge/>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="StgValue_33" to="phi_mul" fromId="33" toId="16">
<BackEdge/>
</dataflow>
<dataflow id="118" from="StgValue_113" to="phi_mul1" fromId="113" toId="17">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="StgValue_14" to="phi_mul1" fromId="14" toId="17">
</dataflow>
<dataflow id="120" from="next_mul2" to="phi_mul1" fromId="18" toId="17">
<BackEdge/>
<condition id="45">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="StgValue_33" to="phi_mul1" fromId="33" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="122" from="phi_mul1" to="next_mul2" fromId="17" toId="18">
</dataflow>
<dataflow id="123" from="size2_y_read" to="next_mul2" fromId="10" toId="18">
</dataflow>
<dataflow id="124" from="phi_mul" to="next_mul" fromId="16" toId="19">
</dataflow>
<dataflow id="125" from="size1_y_read" to="next_mul" fromId="12" toId="19">
</dataflow>
<dataflow id="126" from="k" to="k_cast" fromId="15" toId="20">
</dataflow>
<dataflow id="127" from="k_cast" to="tmp_s" fromId="20" toId="21">
</dataflow>
<dataflow id="128" from="size2_z_read" to="tmp_s" fromId="9" toId="21">
</dataflow>
<dataflow id="129" from="k" to="k_1" fromId="15" toId="22">
</dataflow>
<dataflow id="131" from="StgValue_130" to="k_1" fromId="130" toId="22">
</dataflow>
<dataflow id="132" from="tmp_s" to="StgValue_23" fromId="21" toId="23">
</dataflow>
<dataflow id="133" from="j_1" to="j" fromId="29" toId="26">
<BackEdge/>
<condition id="46">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="134" from="StgValue_47" to="j" fromId="47" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="135" from="StgValue_108" to="j" fromId="108" toId="26">
<condition id="47">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="136" from="StgValue_24" to="j" fromId="24" toId="26">
</dataflow>
<dataflow id="137" from="j" to="j_cast" fromId="26" toId="27">
</dataflow>
<dataflow id="138" from="j_cast" to="tmp_2" fromId="27" toId="28">
</dataflow>
<dataflow id="139" from="size2_y_read" to="tmp_2" fromId="10" toId="28">
</dataflow>
<dataflow id="140" from="j" to="j_1" fromId="26" toId="29">
</dataflow>
<dataflow id="141" from="StgValue_130" to="j_1" fromId="130" toId="29">
</dataflow>
<dataflow id="142" from="tmp_2" to="StgValue_30" fromId="28" toId="30">
</dataflow>
<dataflow id="143" from="j_cast" to="tmp" fromId="27" toId="31">
</dataflow>
<dataflow id="144" from="phi_mul" to="tmp" fromId="16" toId="31">
</dataflow>
<dataflow id="145" from="j_cast" to="tmp4" fromId="27" toId="32">
</dataflow>
<dataflow id="146" from="phi_mul1" to="tmp4" fromId="17" toId="32">
</dataflow>
<dataflow id="147" from="tmp" to="tmp3" fromId="31" toId="34">
</dataflow>
<dataflow id="148" from="size1_x_read" to="tmp3" fromId="13" toId="34">
</dataflow>
<dataflow id="149" from="tmp4" to="tmp5" fromId="32" toId="35">
</dataflow>
<dataflow id="150" from="size2_x_read" to="tmp5" fromId="11" toId="35">
</dataflow>
<dataflow id="151" from="i_1" to="i" fromId="40" toId="37">
<BackEdge/>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="152" from="StgValue_52" to="i" fromId="52" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="153" from="StgValue_108" to="i" fromId="108" toId="37">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="StgValue_36" to="i" fromId="36" toId="37">
</dataflow>
<dataflow id="155" from="i" to="i_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="156" from="i_cast" to="tmp_3" fromId="38" toId="39">
</dataflow>
<dataflow id="157" from="size2_x_read" to="tmp_3" fromId="11" toId="39">
</dataflow>
<dataflow id="158" from="i" to="i_1" fromId="37" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_130" to="i_1" fromId="130" toId="40">
</dataflow>
<dataflow id="160" from="tmp_3" to="StgValue_41" fromId="39" toId="41">
</dataflow>
<dataflow id="161" from="i_cast" to="tmp_4" fromId="38" toId="42">
</dataflow>
<dataflow id="162" from="tmp3" to="tmp_4" fromId="34" toId="42">
</dataflow>
<dataflow id="163" from="i_cast" to="tmp_6" fromId="38" toId="43">
</dataflow>
<dataflow id="164" from="tmp5" to="tmp_6" fromId="35" toId="43">
</dataflow>
<dataflow id="165" from="tmp_6" to="tmp_7" fromId="43" toId="44">
</dataflow>
<dataflow id="166" from="in2_V" to="in2_V_addr" fromId="64" toId="45">
</dataflow>
<dataflow id="168" from="StgValue_167" to="in2_V_addr" fromId="167" toId="45">
</dataflow>
<dataflow id="169" from="tmp_7" to="in2_V_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="170" from="in2_V_addr" to="in2_V_load" fromId="45" toId="46">
</dataflow>
<dataflow id="171" from="tmp_4" to="tmp_5" fromId="42" toId="48">
</dataflow>
<dataflow id="172" from="in2_V_addr" to="in2_V_load" fromId="45" toId="49">
</dataflow>
<dataflow id="173" from="in1_V" to="in1_V_addr" fromId="63" toId="50">
</dataflow>
<dataflow id="174" from="StgValue_167" to="in1_V_addr" fromId="167" toId="50">
</dataflow>
<dataflow id="175" from="tmp_5" to="in1_V_addr" fromId="48" toId="50">
</dataflow>
<dataflow id="176" from="in2_V_load" to="StgValue_51" fromId="49" toId="51">
</dataflow>
<dataflow id="177" from="in1_V_addr" to="StgValue_51" fromId="50" toId="51">
</dataflow>
<dataflow id="178" from="tmp_s" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="179" from="tmp_2" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="180" from="tmp_3" to="StgValue_5" fromId="39" toId="5">
</dataflow>
</dataflows>


</stg>
