{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545533320684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545533320715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 23 10:48:40 2018 " "Processing started: Sun Dec 23 10:48:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545533320715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533320715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off typing_game -c typing_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off typing_game -c typing_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533320715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545533323897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545533323897 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET reset typing_game.v(102) " "Verilog HDL Declaration information at typing_game.v(102): object \"RESET\" differs only in case from object \"reset\" in the same scope" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1545533351565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typing_game.v 1 1 " "Found 1 design units, including 1 entities, in source file typing_game.v" { { "Info" "ISGN_ENTITY_NAME" "1 typing_game " "Found entity 1: typing_game" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "D:/my_design/final_verilog/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "D:/my_design/final_verilog/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "D:/my_design/final_verilog/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii " "Found entity 1: ascii" {  } { { "ascii.v" "" { Text "D:/my_design/final_verilog/ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "D:/my_design/final_verilog/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "canvas.v 1 1 " "Found 1 design units, including 1 entities, in source file canvas.v" { { "Info" "ISGN_ENTITY_NAME" "1 canvas " "Found entity 1: canvas" {  } { { "canvas.v" "" { Text "D:/my_design/final_verilog/canvas.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "D:/my_design/final_verilog/mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char.v 1 1 " "Found 1 design units, including 1 entities, in source file char.v" { { "Info" "ISGN_ENTITY_NAME" "1 char " "Found entity 1: char" {  } { { "char.v" "" { Text "D:/my_design/final_verilog/char.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_h.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_h.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_h " "Found entity 1: seg_h" {  } { { "seg_h.v" "" { Text "D:/my_design/final_verilog/seg_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533351705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533351705 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "typing_game " "Elaborating entity \"typing_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545533352069 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(137) " "Verilog HDL assignment warning at typing_game.v(137): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352085 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(139) " "Verilog HDL assignment warning at typing_game.v(139): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352085 "|typing_game"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "k_x typing_game.v(194) " "Verilog HDL warning at typing_game.v(194): initial value for variable k_x should be constant" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 194 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "k_y typing_game.v(194) " "Verilog HDL warning at typing_game.v(194): initial value for variable k_y should be constant" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 194 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "k_v typing_game.v(194) " "Verilog HDL warning at typing_game.v(194): initial value for variable k_v should be constant" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 194 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "k_text typing_game.v(194) " "Verilog HDL warning at typing_game.v(194): initial value for variable k_text should be constant" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 194 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(207) " "Verilog HDL assignment warning at typing_game.v(207): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(208) " "Verilog HDL assignment warning at typing_game.v(208): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(210) " "Verilog HDL assignment warning at typing_game.v(210): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(215) " "Verilog HDL assignment warning at typing_game.v(215): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(219) " "Verilog HDL assignment warning at typing_game.v(219): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(220) " "Verilog HDL assignment warning at typing_game.v(220): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(221) " "Verilog HDL assignment warning at typing_game.v(221): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(222) " "Verilog HDL assignment warning at typing_game.v(222): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(223) " "Verilog HDL assignment warning at typing_game.v(223): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(224) " "Verilog HDL assignment warning at typing_game.v(224): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(225) " "Verilog HDL assignment warning at typing_game.v(225): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 typing_game.v(228) " "Verilog HDL assignment warning at typing_game.v(228): truncated value with size 32 to match size of target (4)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352100 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 typing_game.v(261) " "Verilog HDL assignment warning at typing_game.v(261): truncated value with size 32 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352116 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(280) " "Verilog HDL assignment warning at typing_game.v(280): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352131 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(282) " "Verilog HDL assignment warning at typing_game.v(282): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352131 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 typing_game.v(290) " "Verilog HDL assignment warning at typing_game.v(290): truncated value with size 32 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352147 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(322) " "Verilog HDL assignment warning at typing_game.v(322): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352194 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 typing_game.v(325) " "Verilog HDL assignment warning at typing_game.v(325): truncated value with size 32 to match size of target (3)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352194 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 typing_game.v(329) " "Verilog HDL assignment warning at typing_game.v(329): truncated value with size 11 to match size of target (10)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352194 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(362) " "Verilog HDL assignment warning at typing_game.v(362): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352210 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(363) " "Verilog HDL assignment warning at typing_game.v(363): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352210 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 typing_game.v(377) " "Verilog HDL assignment warning at typing_game.v(377): truncated value with size 32 to match size of target (8)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352210 "|typing_game"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 typing_game.v(378) " "Verilog HDL assignment warning at typing_game.v(378): truncated value with size 32 to match size of target (9)" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1545533352210 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR typing_game.v(21) " "Output port \"LEDR\" at typing_game.v(21) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 typing_game.v(26) " "Output port \"HEX2\" at typing_game.v(26) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 typing_game.v(27) " "Output port \"HEX3\" at typing_game.v(27) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 typing_game.v(28) " "Output port \"HEX4\" at typing_game.v(28) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 typing_game.v(29) " "Output port \"HEX5\" at typing_game.v(29) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR typing_game.v(32) " "Output port \"DRAM_ADDR\" at typing_game.v(32) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA typing_game.v(33) " "Output port \"DRAM_BA\" at typing_game.v(33) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N typing_game.v(34) " "Output port \"DRAM_CAS_N\" at typing_game.v(34) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE typing_game.v(35) " "Output port \"DRAM_CKE\" at typing_game.v(35) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK typing_game.v(36) " "Output port \"DRAM_CLK\" at typing_game.v(36) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N typing_game.v(37) " "Output port \"DRAM_CS_N\" at typing_game.v(37) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM typing_game.v(39) " "Output port \"DRAM_LDQM\" at typing_game.v(39) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N typing_game.v(40) " "Output port \"DRAM_RAS_N\" at typing_game.v(40) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM typing_game.v(41) " "Output port \"DRAM_UDQM\" at typing_game.v(41) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N typing_game.v(42) " "Output port \"DRAM_WE_N\" at typing_game.v(42) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N typing_game.v(48) " "Output port \"TD_RESET_N\" at typing_game.v(48) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N typing_game.v(58) " "Output port \"VGA_SYNC_N\" at typing_game.v(58) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT typing_game.v(65) " "Output port \"AUD_DACDAT\" at typing_game.v(65) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK typing_game.v(67) " "Output port \"AUD_XCK\" at typing_game.v(67) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST typing_game.v(76) " "Output port \"ADC_CONVST\" at typing_game.v(76) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN typing_game.v(77) " "Output port \"ADC_DIN\" at typing_game.v(77) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK typing_game.v(79) " "Output port \"ADC_SCLK\" at typing_game.v(79) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 79 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK typing_game.v(82) " "Output port \"FPGA_I2C_SCLK\" at typing_game.v(82) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD typing_game.v(88) " "Output port \"IRDA_TXD\" at typing_game.v(88) has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1545533352334 "|typing_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem1 " "Elaborating entity \"mem\" for hierarchy \"mem:mem1\"" {  } { { "typing_game.v" "mem1" { Text "D:/my_design/final_verilog/typing_game.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533353987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:mem1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "altsyncram_component" { Text "D:/my_design/final_verilog/mem.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533354245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:mem1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:mem1\|altsyncram:altsyncram_component\"" {  } { { "mem.v" "" { Text "D:/my_design/final_verilog/mem.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533354245 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:mem1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:mem1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 131072 " "Parameter \"numwords_a\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 131072 " "Parameter \"numwords_b\" = \"131072\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 17 " "Parameter \"widthad_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533354245 ""}  } { { "mem.v" "" { Text "D:/my_design/final_verilog/mem.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545533354245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_but1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_but1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_but1 " "Found entity 1: altsyncram_but1" {  } { { "db/altsyncram_but1.tdf" "" { Text "D:/my_design/final_verilog/db/altsyncram_but1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533354490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533354490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_but1 mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated " "Elaborating entity \"altsyncram_but1\" for hierarchy \"mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533354490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tma " "Found entity 1: decode_tma" {  } { { "db/decode_tma.tdf" "" { Text "D:/my_design/final_verilog/db/decode_tma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533354756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533354756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tma mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\|decode_tma:decode2 " "Elaborating entity \"decode_tma\" for hierarchy \"mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\|decode_tma:decode2\"" {  } { { "db/altsyncram_but1.tdf" "decode2" { Text "D:/my_design/final_verilog/db/altsyncram_but1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533354756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6hb " "Found entity 1: mux_6hb" {  } { { "db/mux_6hb.tdf" "" { Text "D:/my_design/final_verilog/db/mux_6hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533354998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533354998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6hb mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\|mux_6hb:mux3 " "Elaborating entity \"mux_6hb\" for hierarchy \"mem:mem1\|altsyncram:altsyncram_component\|altsyncram_but1:auto_generated\|mux_6hb:mux3\"" {  } { { "db/altsyncram_but1.tdf" "mux3" { Text "D:/my_design/final_verilog/db/altsyncram_but1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533354998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "canvas canvas:canvas1 " "Elaborating entity \"canvas\" for hierarchy \"canvas:canvas1\"" {  } { { "typing_game.v" "canvas1" { Text "D:/my_design/final_verilog/typing_game.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char char:char1 " "Elaborating entity \"char\" for hierarchy \"char:char1\"" {  } { { "typing_game.v" "char1" { Text "D:/my_design/final_verilog/typing_game.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram char:char1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"char:char1\|altsyncram:altsyncram_component\"" {  } { { "char.v" "altsyncram_component" { Text "D:/my_design/final_verilog/char.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "char:char1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"char:char1\|altsyncram:altsyncram_component\"" {  } { { "char.v" "" { Text "D:/my_design/final_verilog/char.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "char:char1\|altsyncram:altsyncram_component " "Instantiated megafunction \"char:char1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file char1.mif " "Parameter \"init_file\" = \"char1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533355152 ""}  } { { "char.v" "" { Text "D:/my_design/final_verilog/char.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545533355152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ibf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ibf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ibf1 " "Found entity 1: altsyncram_ibf1" {  } { { "db/altsyncram_ibf1.tdf" "" { Text "D:/my_design/final_verilog/db/altsyncram_ibf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533355355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533355355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ibf1 char:char1\|altsyncram:altsyncram_component\|altsyncram_ibf1:auto_generated " "Elaborating entity \"altsyncram_ibf1\" for hierarchy \"char:char1\|altsyncram:altsyncram_component\|altsyncram_ibf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_h seg_h:seg1 " "Elaborating entity \"seg_h\" for hierarchy \"seg_h:seg1\"" {  } { { "typing_game.v" "seg1" { Text "D:/my_design/final_verilog/typing_game.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard1 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard1\"" {  } { { "typing_game.v" "keyboard1" { Text "D:/my_design/final_verilog/typing_game.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:keyboard1\|ps2_keyboard:keyboard_1 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:keyboard1\|ps2_keyboard:keyboard_1\"" {  } { { "keyboard.v" "keyboard_1" { Text "D:/my_design/final_verilog/keyboard.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii keyboard:keyboard1\|ascii:kcode2_asc " "Elaborating entity \"ascii\" for hierarchy \"keyboard:keyboard1\|ascii:kcode2_asc\"" {  } { { "keyboard.v" "kcode2_asc" { Text "D:/my_design/final_verilog/keyboard.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:clk25 " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:clk25\"" {  } { { "typing_game.v" "clk25" { Text "D:/my_design/final_verilog/typing_game.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:vga_ctrlor " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:vga_ctrlor\"" {  } { { "typing_game.v" "vga_ctrlor" { Text "D:/my_design/final_verilog/typing_game.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533355417 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:keyboard1\|ps2_keyboard:keyboard_1\|fifo_rtl_0 " "Inferred RAM node \"keyboard:keyboard1\|ps2_keyboard:keyboard_1\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1545533358000 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "keyboard:keyboard1\|ps2_keyboard:keyboard_1\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyboard:keyboard1\|ps2_keyboard:keyboard_1\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1545533372319 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1545533372319 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1545533372319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:keyboard1\|ps2_keyboard:keyboard_1\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"keyboard:keyboard1\|ps2_keyboard:keyboard_1\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533372397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:keyboard1\|ps2_keyboard:keyboard_1\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"keyboard:keyboard1\|ps2_keyboard:keyboard_1\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1545533372397 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1545533372397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edi1 " "Found entity 1: altsyncram_edi1" {  } { { "db/altsyncram_edi1.tdf" "" { Text "D:/my_design/final_verilog/db/altsyncram_edi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545533372642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533372642 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 70 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 72 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 71 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 83 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545533373553 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1545533373553 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "status\[0\] status\[0\]~_emulated status\[0\]~1 " "Register \"status\[0\]\" is converted into an equivalent circuit using register \"status\[0\]~_emulated\" and latch \"status\[0\]~1\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|status[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "status\[1\] status\[1\]~_emulated status\[1\]~5 " "Register \"status\[1\]\" is converted into an equivalent circuit using register \"status\[1\]~_emulated\" and latch \"status\[1\]~5\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|status[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "status\[2\] status\[2\]~_emulated status\[2\]~9 " "Register \"status\[2\]\" is converted into an equivalent circuit using register \"status\[2\]~_emulated\" and latch \"status\[2\]~9\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|status[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "status\[3\] status\[3\]~_emulated status\[3\]~13 " "Register \"status\[3\]\" is converted into an equivalent circuit using register \"status\[3\]~_emulated\" and latch \"status\[3\]~13\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|status[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[31\] cnt_newchar\[31\]~_emulated cnt_newchar\[31\]~1 " "Register \"cnt_newchar\[31\]\" is converted into an equivalent circuit using register \"cnt_newchar\[31\]~_emulated\" and latch \"cnt_newchar\[31\]~1\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[30\] cnt_newchar\[30\]~_emulated cnt_newchar\[30\]~5 " "Register \"cnt_newchar\[30\]\" is converted into an equivalent circuit using register \"cnt_newchar\[30\]~_emulated\" and latch \"cnt_newchar\[30\]~5\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[29\] cnt_newchar\[29\]~_emulated cnt_newchar\[29\]~9 " "Register \"cnt_newchar\[29\]\" is converted into an equivalent circuit using register \"cnt_newchar\[29\]~_emulated\" and latch \"cnt_newchar\[29\]~9\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[28\] cnt_newchar\[28\]~_emulated cnt_newchar\[28\]~13 " "Register \"cnt_newchar\[28\]\" is converted into an equivalent circuit using register \"cnt_newchar\[28\]~_emulated\" and latch \"cnt_newchar\[28\]~13\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[27\] cnt_newchar\[27\]~_emulated cnt_newchar\[27\]~17 " "Register \"cnt_newchar\[27\]\" is converted into an equivalent circuit using register \"cnt_newchar\[27\]~_emulated\" and latch \"cnt_newchar\[27\]~17\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[26\] cnt_newchar\[26\]~_emulated cnt_newchar\[26\]~21 " "Register \"cnt_newchar\[26\]\" is converted into an equivalent circuit using register \"cnt_newchar\[26\]~_emulated\" and latch \"cnt_newchar\[26\]~21\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[25\] cnt_newchar\[25\]~_emulated cnt_newchar\[25\]~25 " "Register \"cnt_newchar\[25\]\" is converted into an equivalent circuit using register \"cnt_newchar\[25\]~_emulated\" and latch \"cnt_newchar\[25\]~25\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[24\] cnt_newchar\[24\]~_emulated cnt_newchar\[24\]~29 " "Register \"cnt_newchar\[24\]\" is converted into an equivalent circuit using register \"cnt_newchar\[24\]~_emulated\" and latch \"cnt_newchar\[24\]~29\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[23\] cnt_newchar\[23\]~_emulated cnt_newchar\[23\]~33 " "Register \"cnt_newchar\[23\]\" is converted into an equivalent circuit using register \"cnt_newchar\[23\]~_emulated\" and latch \"cnt_newchar\[23\]~33\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[22\] cnt_newchar\[22\]~_emulated cnt_newchar\[22\]~37 " "Register \"cnt_newchar\[22\]\" is converted into an equivalent circuit using register \"cnt_newchar\[22\]~_emulated\" and latch \"cnt_newchar\[22\]~37\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[21\] cnt_newchar\[21\]~_emulated cnt_newchar\[21\]~41 " "Register \"cnt_newchar\[21\]\" is converted into an equivalent circuit using register \"cnt_newchar\[21\]~_emulated\" and latch \"cnt_newchar\[21\]~41\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[20\] cnt_newchar\[20\]~_emulated cnt_newchar\[20\]~45 " "Register \"cnt_newchar\[20\]\" is converted into an equivalent circuit using register \"cnt_newchar\[20\]~_emulated\" and latch \"cnt_newchar\[20\]~45\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[19\] cnt_newchar\[19\]~_emulated cnt_newchar\[19\]~49 " "Register \"cnt_newchar\[19\]\" is converted into an equivalent circuit using register \"cnt_newchar\[19\]~_emulated\" and latch \"cnt_newchar\[19\]~49\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[18\] cnt_newchar\[18\]~_emulated cnt_newchar\[18\]~53 " "Register \"cnt_newchar\[18\]\" is converted into an equivalent circuit using register \"cnt_newchar\[18\]~_emulated\" and latch \"cnt_newchar\[18\]~53\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[17\] cnt_newchar\[17\]~_emulated cnt_newchar\[17\]~57 " "Register \"cnt_newchar\[17\]\" is converted into an equivalent circuit using register \"cnt_newchar\[17\]~_emulated\" and latch \"cnt_newchar\[17\]~57\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[16\] cnt_newchar\[16\]~_emulated cnt_newchar\[16\]~61 " "Register \"cnt_newchar\[16\]\" is converted into an equivalent circuit using register \"cnt_newchar\[16\]~_emulated\" and latch \"cnt_newchar\[16\]~61\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[15\] cnt_newchar\[15\]~_emulated cnt_newchar\[15\]~65 " "Register \"cnt_newchar\[15\]\" is converted into an equivalent circuit using register \"cnt_newchar\[15\]~_emulated\" and latch \"cnt_newchar\[15\]~65\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[14\] cnt_newchar\[14\]~_emulated cnt_newchar\[14\]~69 " "Register \"cnt_newchar\[14\]\" is converted into an equivalent circuit using register \"cnt_newchar\[14\]~_emulated\" and latch \"cnt_newchar\[14\]~69\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[13\] cnt_newchar\[13\]~_emulated cnt_newchar\[13\]~73 " "Register \"cnt_newchar\[13\]\" is converted into an equivalent circuit using register \"cnt_newchar\[13\]~_emulated\" and latch \"cnt_newchar\[13\]~73\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[12\] cnt_newchar\[12\]~_emulated cnt_newchar\[12\]~77 " "Register \"cnt_newchar\[12\]\" is converted into an equivalent circuit using register \"cnt_newchar\[12\]~_emulated\" and latch \"cnt_newchar\[12\]~77\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[11\] cnt_newchar\[11\]~_emulated cnt_newchar\[11\]~81 " "Register \"cnt_newchar\[11\]\" is converted into an equivalent circuit using register \"cnt_newchar\[11\]~_emulated\" and latch \"cnt_newchar\[11\]~81\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[10\] cnt_newchar\[10\]~_emulated cnt_newchar\[10\]~85 " "Register \"cnt_newchar\[10\]\" is converted into an equivalent circuit using register \"cnt_newchar\[10\]~_emulated\" and latch \"cnt_newchar\[10\]~85\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[9\] cnt_newchar\[9\]~_emulated cnt_newchar\[9\]~89 " "Register \"cnt_newchar\[9\]\" is converted into an equivalent circuit using register \"cnt_newchar\[9\]~_emulated\" and latch \"cnt_newchar\[9\]~89\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[8\] cnt_newchar\[8\]~_emulated cnt_newchar\[8\]~93 " "Register \"cnt_newchar\[8\]\" is converted into an equivalent circuit using register \"cnt_newchar\[8\]~_emulated\" and latch \"cnt_newchar\[8\]~93\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[7\] cnt_newchar\[7\]~_emulated cnt_newchar\[7\]~97 " "Register \"cnt_newchar\[7\]\" is converted into an equivalent circuit using register \"cnt_newchar\[7\]~_emulated\" and latch \"cnt_newchar\[7\]~97\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[6\] cnt_newchar\[6\]~_emulated cnt_newchar\[6\]~101 " "Register \"cnt_newchar\[6\]\" is converted into an equivalent circuit using register \"cnt_newchar\[6\]~_emulated\" and latch \"cnt_newchar\[6\]~101\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[5\] cnt_newchar\[5\]~_emulated cnt_newchar\[5\]~105 " "Register \"cnt_newchar\[5\]\" is converted into an equivalent circuit using register \"cnt_newchar\[5\]~_emulated\" and latch \"cnt_newchar\[5\]~105\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[4\] cnt_newchar\[4\]~_emulated cnt_newchar\[4\]~109 " "Register \"cnt_newchar\[4\]\" is converted into an equivalent circuit using register \"cnt_newchar\[4\]~_emulated\" and latch \"cnt_newchar\[4\]~109\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[3\] cnt_newchar\[3\]~_emulated cnt_newchar\[3\]~113 " "Register \"cnt_newchar\[3\]\" is converted into an equivalent circuit using register \"cnt_newchar\[3\]~_emulated\" and latch \"cnt_newchar\[3\]~113\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[2\] cnt_newchar\[2\]~_emulated cnt_newchar\[2\]~117 " "Register \"cnt_newchar\[2\]\" is converted into an equivalent circuit using register \"cnt_newchar\[2\]~_emulated\" and latch \"cnt_newchar\[2\]~117\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[1\] cnt_newchar\[1\]~_emulated cnt_newchar\[1\]~121 " "Register \"cnt_newchar\[1\]\" is converted into an equivalent circuit using register \"cnt_newchar\[1\]~_emulated\" and latch \"cnt_newchar\[1\]~121\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "cnt_newchar\[0\] cnt_newchar\[0\]~_emulated cnt_newchar\[0\]~125 " "Register \"cnt_newchar\[0\]\" is converted into an equivalent circuit using register \"cnt_newchar\[0\]~_emulated\" and latch \"cnt_newchar\[0\]~125\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|cnt_newchar[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "old_status\[0\] old_status\[0\]~_emulated old_status\[0\]~1 " "Register \"old_status\[0\]\" is converted into an equivalent circuit using register \"old_status\[0\]~_emulated\" and latch \"old_status\[0\]~1\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|old_status[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "flag flag~_emulated flag~1 " "Register \"flag\" is converted into an equivalent circuit using register \"flag~_emulated\" and latch \"flag~1\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 143 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|flag"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "old_status\[1\] old_status\[1\]~_emulated old_status\[1\]~5 " "Register \"old_status\[1\]\" is converted into an equivalent circuit using register \"old_status\[1\]~_emulated\" and latch \"old_status\[1\]~5\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|old_status[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "old_status\[2\] old_status\[2\]~_emulated old_status\[2\]~9 " "Register \"old_status\[2\]\" is converted into an equivalent circuit using register \"old_status\[2\]~_emulated\" and latch \"old_status\[2\]~9\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|old_status[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "old_status\[3\] old_status\[3\]~_emulated old_status\[3\]~13 " "Register \"old_status\[3\]\" is converted into an equivalent circuit using register \"old_status\[3\]~_emulated\" and latch \"old_status\[3\]~13\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 210 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1545533373646 "|typing_game|old_status[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1545533373646 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545533378168 "|typing_game|IRDA_TXD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545533378168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545533378750 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545533390999 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/my_design/final_verilog/typing_game.map.smsg " "Generated suppressed messages file D:/my_design/final_verilog/typing_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533391444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545533392231 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545533392231 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "typing_game.v" "" { Text "D:/my_design/final_verilog/typing_game.v" 86 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545533393025 "|typing_game|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545533393025 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2935 " "Implemented 2935 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545533393057 ""} { "Info" "ICUT_CUT_TM_OPINS" "112 " "Implemented 112 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545533393057 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545533393057 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2719 " "Implemented 2719 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545533393057 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1545533393057 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545533393057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 224 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 224 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545533393166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 23 10:49:53 2018 " "Processing ended: Sun Dec 23 10:49:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545533393166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545533393166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545533393166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545533393166 ""}
