C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis   -part M2S005  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\synlog\report\aufgabe2_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.aufgabe2  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\scratchproject.prs  -multisrs  -ovm  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\aufgabe2.vm   -freq 100.000   -tcl  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\designer\aufgabe2\synthesis.fdc  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\synwork\aufgabe2_prem.srd  -sap  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\aufgabe2.sap  -otap  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\aufgabe2.tap  -omap  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\aufgabe2.map  -devicelib  C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\syntmp\aufgabe2.plg  -osyn  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\aufgabe2.srm  -prjdir  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\  -prjname  aufgabe2_syn  -log  C:\Users\ds-09\Desktop\DISY\Digital_Systems\02-Aufgabe\xwork\Aufgabe2\synthesis\synlog\aufgabe2_fpga_mapper.srr  -sn  2021.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S005 -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\aufgabe2_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.aufgabe2 -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\aufgabe2.vm -freq 100.000 -tcl ..\..\designer\aufgabe2\synthesis.fdc ..\synwork\aufgabe2_prem.srd -sap ..\aufgabe2.sap -otap ..\aufgabe2.tap -omap ..\aufgabe2.map -devicelib ..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v -ologparam aufgabe2.plg -osyn ..\aufgabe2.srm -prjdir ..\ -prjname aufgabe2_syn -log ..\synlog\aufgabe2_fpga_mapper.srr -sn 2021.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1670326983|size:3021|exec:0|csum:
file:..\aufgabe2.vm|io:o|time:1670327409|size:19052|exec:0|csum:
file:..\..\designer\aufgabe2\synthesis.fdc|io:i|time:1670327402|size:54|exec:0|csum:C67BF67E26696770487A86BAC424F11E
file:..\synwork\aufgabe2_prem.srd|io:i|time:1670327406|size:9321|exec:0|csum:949E76210E4206E54DCAB155E1829BF8
file:..\aufgabe2.sap|io:o|time:1670327407|size:427|exec:0|csum:
file:..\aufgabe2.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\aufgabe2.map|io:o|time:1670327409|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1655988526|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:aufgabe2.plg|io:o|time:1670327409|size:627|exec:0|csum:
file:..\aufgabe2.srm|io:o|time:1670327408|size:8176|exec:0|csum:
file:..\synlog\aufgabe2_fpga_mapper.srr|io:o|time:1670327409|size:19292|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\..\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1655988516|size:46325248|exec:1|csum:B10F20517CD2D567431250EEDE58F8A0
