/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [40:0] _02_;
  reg [40:0] _03_;
  wire [3:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = ~(celloutsig_1_4z & celloutsig_1_8z);
  assign celloutsig_0_5z = ~(_00_ & celloutsig_0_3z[1]);
  assign celloutsig_1_19z = ~((celloutsig_1_1z[0] | celloutsig_1_14z) & celloutsig_1_7z[4]);
  assign celloutsig_1_4z = ~((celloutsig_1_2z[3] | celloutsig_1_1z[2]) & in_data[182]);
  assign celloutsig_1_8z = celloutsig_1_5z ^ celloutsig_1_4z;
  assign celloutsig_0_18z = celloutsig_0_3z[4] ^ in_data[1];
  assign celloutsig_0_1z = { _01_[6:2], _00_, _01_[0] } + in_data[42:36];
  reg [8:0] _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _11_ <= 9'h000;
    else _11_ <= in_data[42:34];
  assign { _02_[15:14], _01_[6:2], _00_, _01_[0] } = _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _03_ <= 41'h00000000000;
    else _03_ <= { in_data[93:69], _02_[15:14], _01_[6:2], _00_, _01_[0], celloutsig_0_3z };
  assign celloutsig_0_14z = { _01_[3:2], _00_, _01_[0], celloutsig_0_11z } / { 1'h1, _03_[23:22], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_2z = in_data[127:117] / { 1'h1, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_2z === { in_data[136:132], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[47], celloutsig_0_1z } > { _02_[15:14], _01_[6:2], _00_ };
  assign celloutsig_0_6z = ! { celloutsig_0_3z[2:0], celloutsig_0_5z };
  assign celloutsig_0_20z = ! { celloutsig_0_12z[10], celloutsig_0_17z, celloutsig_0_2z };
  assign celloutsig_0_10z = celloutsig_0_1z[3:0] * in_data[36:33];
  assign celloutsig_0_21z = celloutsig_0_16z[3] ? { _03_[13:9], celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_18z } : { celloutsig_0_3z, 1'h0, celloutsig_0_16z[2:0] };
  assign celloutsig_1_1z = in_data[115] ? in_data[135:133] : celloutsig_1_0z[4:2];
  assign celloutsig_1_7z = celloutsig_1_1z[2] ? { in_data[120:115], celloutsig_1_3z } : { in_data[170], 1'h0, celloutsig_1_1z[1:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_18z = - celloutsig_1_0z[5:2];
  assign celloutsig_0_17z = celloutsig_0_14z[8:0] | celloutsig_0_14z[10:2];
  assign celloutsig_0_12z = { celloutsig_0_10z[3:1], _02_[15:14], _01_[6:2], _00_, _01_[0], celloutsig_0_5z, celloutsig_0_4z } << { _03_[37:25], celloutsig_0_4z };
  assign celloutsig_0_3z = { _01_[6:2], _00_, _01_[0] } ^ { celloutsig_0_1z[6:1], celloutsig_0_2z };
  assign celloutsig_0_11z = { _03_[7:4], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_2z } ^ _03_[30:24];
  assign celloutsig_0_16z = celloutsig_0_1z[3:0] ^ _01_[5:2];
  assign celloutsig_1_0z = in_data[161:155] ^ in_data[167:161];
  assign celloutsig_0_2z = ~((in_data[0] & in_data[76]) | (_01_[3] & in_data[12]));
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_1z[1]) | (celloutsig_1_0z[3] & celloutsig_1_3z));
  assign _01_[1] = _00_;
  assign { _02_[40:16], _02_[13:0] } = { in_data[93:69], _01_[6:2], _00_, _01_[0], celloutsig_0_3z };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
