Classic Timing Analyzer report for lab4
Sun Dec 18 13:54:55 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tco
  9. tpd
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                               ; To                                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.652 ns                        ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                       ; DATA[1]                                                                                                               ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 6.709 ns                         ; CLK                                                                                                ; ConBus[0]                                                                                                             ; --         ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 157.80 MHz ( period = 6.337 ns ) ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2] ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]  ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                          ; CLK        ; CLK      ; 224          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                    ;                                                                                                                       ;            ;          ; 224          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                  ; To                                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 157.80 MHz ( period = 6.337 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 1.234 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 1.223 ns                ;
; N/A                                     ; 158.25 MHz ( period = 6.319 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 1.216 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.096 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 1.073 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 1.073 ns                ;
; N/A                                     ; 163.77 MHz ( period = 6.106 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.003 ns                ;
; N/A                                     ; 166.33 MHz ( period = 6.012 ns )                    ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                          ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 1.020 ns                ;
; N/A                                     ; 167.93 MHz ( period = 5.955 ns )                    ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                          ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 3.054 ns                ;
; N/A                                     ; 170.18 MHz ( period = 5.876 ns )                    ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                          ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 0.884 ns                ;
; N/A                                     ; 170.44 MHz ( period = 5.867 ns )                    ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                          ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 0.875 ns                ;
; N/A                                     ; 170.47 MHz ( period = 5.866 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.763 ns                ;
; N/A                                     ; 170.56 MHz ( period = 5.863 ns )                    ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                          ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 0.871 ns                ;
; N/A                                     ; 170.68 MHz ( period = 5.859 ns )                    ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                          ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 0.867 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                          ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                          ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 0.866 ns                ;
; N/A                                     ; 172.56 MHz ( period = 5.795 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.674 ns                ;
; N/A                                     ; 173.10 MHz ( period = 5.777 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                          ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 0.783 ns                ;
; N/A                                     ; 177.59 MHz ( period = 5.631 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.510 ns                ;
; N/A                                     ; 177.68 MHz ( period = 5.628 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 178.00 MHz ( period = 5.618 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.497 ns                ;
; N/A                                     ; 178.16 MHz ( period = 5.613 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.492 ns                ;
; N/A                                     ; 178.25 MHz ( period = 5.610 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.489 ns                ;
; N/A                                     ; 178.57 MHz ( period = 5.600 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.479 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.362 ns                ;
; N/A                                     ; 182.95 MHz ( period = 5.466 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.345 ns                ;
; N/A                                     ; 182.98 MHz ( period = 5.465 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 182.98 MHz ( period = 5.465 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.344 ns                ;
; N/A                                     ; 183.55 MHz ( period = 5.448 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; 201.37 MHz ( period = 4.966 ns )                    ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                          ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 2.069 ns                ;
; N/A                                     ; 206.19 MHz ( period = 4.850 ns )                    ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                          ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; 219.15 MHz ( period = 4.563 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.863 ns                ;
; N/A                                     ; 222.12 MHz ( period = 4.502 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; CLK        ; CLK      ; None                        ; None                      ; 3.823 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.720 ns                ;
; N/A                                     ; 227.38 MHz ( period = 4.398 ns )                    ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                          ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.706 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 228.00 MHz ( period = 4.386 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; 228.41 MHz ( period = 4.378 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.699 ns                ;
; N/A                                     ; 228.57 MHz ( period = 4.375 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 229.10 MHz ( period = 4.365 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 230.52 MHz ( period = 4.338 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; CLK        ; CLK      ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 230.68 MHz ( period = 4.335 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 3.656 ns                ;
; N/A                                     ; 231.00 MHz ( period = 4.329 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 231.21 MHz ( period = 4.325 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; CLK        ; CLK      ; None                        ; None                      ; 3.646 ns                ;
; N/A                                     ; 232.13 MHz ( period = 4.308 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 233.70 MHz ( period = 4.279 ns )                    ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                          ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.587 ns                ;
; N/A                                     ; 233.92 MHz ( period = 4.275 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.596 ns                ;
; N/A                                     ; 233.92 MHz ( period = 4.275 ns )                    ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                          ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 1.583 ns                ;
; N/A                                     ; 234.03 MHz ( period = 4.273 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.594 ns                ;
; N/A                                     ; 234.30 MHz ( period = 4.268 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.555 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 236.41 MHz ( period = 4.230 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.551 ns                ;
; N/A                                     ; 237.36 MHz ( period = 4.213 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 237.98 MHz ( period = 4.202 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; CLK        ; CLK      ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 238.10 MHz ( period = 4.200 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; CLK        ; CLK      ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 239.64 MHz ( period = 4.173 ns )                    ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; CLK        ; CLK      ; None                        ; None                      ; 3.494 ns                ;
; N/A                                     ; 251.19 MHz ( period = 3.981 ns )                    ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                           ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.947 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                           ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.940 ns                ;
; N/A                                     ; 284.33 MHz ( period = 3.517 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.890 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.855 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.820 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 293.08 MHz ( period = 3.412 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A                                     ; 297.00 MHz ( period = 3.367 ns )                    ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                          ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.792 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 299.22 MHz ( period = 3.342 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.765 ns                ;
; N/A                                     ; 301.84 MHz ( period = 3.313 ns )                    ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.738 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A                                     ; 303.31 MHz ( period = 3.297 ns )                    ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.722 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A                                     ; 346.26 MHz ( period = 2.888 ns )                    ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; LOGIC:inst2|lpm_dff21:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.274 ns                ;
; N/A                                     ; 349.65 MHz ( period = 2.860 ns )                    ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; LOGIC:inst2|lpm_dff21:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 2.246 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 358.04 MHz ( period = 2.793 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.723 ns                ;
; N/A                                     ; 370.37 MHz ( period = 2.700 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 3.667 ns                ;
; N/A                                     ; 401.93 MHz ( period = 2.488 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 3.455 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 408.16 MHz ( period = 2.450 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 3.417 ns                ;
; N/A                                     ; 417.54 MHz ( period = 2.395 ns )                    ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                            ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.387 ns                ;
; N/A                                     ; 421.23 MHz ( period = 2.374 ns )                    ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                           ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.756 ns                ;
; N/A                                     ; 425.35 MHz ( period = 2.351 ns )                    ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 1.733 ns                ;
; N/A                                     ; 425.53 MHz ( period = 2.350 ns )                    ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                            ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.342 ns                ;
; N/A                                     ; 446.23 MHz ( period = 2.241 ns )                    ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                            ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.233 ns                ;
; N/A                                     ; 446.83 MHz ( period = 2.238 ns )                    ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 3.205 ns                ;
; N/A                                     ; 452.49 MHz ( period = 2.210 ns )                    ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                            ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.202 ns                ;
; N/A                                     ; 454.55 MHz ( period = 2.200 ns )                    ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.192 ns                ;
; N/A                                     ; 456.00 MHz ( period = 2.193 ns )                    ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.185 ns                ;
; N/A                                     ; 460.19 MHz ( period = 2.173 ns )                    ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                            ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.165 ns                ;
; N/A                                     ; 463.61 MHz ( period = 2.157 ns )                    ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                            ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 1.149 ns                ;
; N/A                                     ; 476.64 MHz ( period = 2.098 ns )                    ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; 476.64 MHz ( period = 2.098 ns )                    ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                            ; CLK        ; CLK      ; None                        ; None                      ; 0.527 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.642 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.764 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.762 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.760 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 2.448 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.635 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.617 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.612 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.444 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 4.217 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.502 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.499 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 2.236 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 3.655 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.375 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 3.615 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.519 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.317 ns                ;
; N/A                                     ; Restricted to 500.00 MHz ( period = 2.000 ns )      ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; CLK        ; CLK      ; None                        ; None                      ; 4.317 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                       ;                                                                                                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                  ; To                                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 1.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 1.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                        ; CLK        ; CLK      ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 3.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                        ; CLK        ; CLK      ; None                       ; None                       ; 2.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 3.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 3.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.071 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 3.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4] ; CLK        ; CLK      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5] ; CLK        ; CLK      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.820 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6] ; CLK        ; CLK      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.502 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7] ; CLK        ; CLK      ; None                       ; None                       ; 0.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.671 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff21:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                           ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.888 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.703 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff21:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                           ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                       ; CLK        ; CLK      ; None                       ; None                       ; 2.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.772 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 4.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                        ; CLK        ; CLK      ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                        ; CLK        ; CLK      ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 2.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 2.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                        ; CLK        ; CLK      ; None                       ; None                       ; 3.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[0]                                         ; CLK        ; CLK      ; None                       ; None                       ; 0.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[4]                                         ; CLK        ; CLK      ; None                       ; None                       ; 0.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[3]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[7]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[6]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[1]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[2]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 3.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                          ; LOGIC:inst2|lpm_dff22:inst13|lpm_ff:lpm_ff_component|dffs[5]                                       ; CLK        ; CLK      ; None                       ; None                       ; 0.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.160 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                       ; CLK        ; CLK      ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                       ; CLK        ; CLK      ; None                       ; None                       ; 3.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                        ; CLK        ; CLK      ; None                       ; None                       ; 4.375 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                   ;                                                                                                    ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                   ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                  ; To           ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 14.652 ns  ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                          ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 14.040 ns  ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                          ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 13.162 ns  ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                          ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 12.486 ns  ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                          ; WORD2[1]     ; CLK        ;
; N/A   ; None         ; 12.284 ns  ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[2]                                                           ; WORD1[2]     ; CLK        ;
; N/A   ; None         ; 12.246 ns  ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[5]                    ; ADDRESS[5]   ; CLK        ;
; N/A   ; None         ; 12.201 ns  ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                          ; WORD2[2]     ; CLK        ;
; N/A   ; None         ; 12.165 ns  ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                          ; ConBus[7]    ; CLK        ;
; N/A   ; None         ; 12.152 ns  ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[5]                                                          ; ADDRESS[5]   ; CLK        ;
; N/A   ; None         ; 12.135 ns  ; LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]                                                          ; ConBus[8]    ; CLK        ;
; N/A   ; None         ; 12.089 ns  ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                          ; WORD2[5]     ; CLK        ;
; N/A   ; None         ; 11.967 ns  ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                          ; WORD2[0]     ; CLK        ;
; N/A   ; None         ; 11.935 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ADDRESS[5]   ; CLK        ;
; N/A   ; None         ; 11.934 ns  ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[3]                    ; ADDRESS[3]   ; CLK        ;
; N/A   ; None         ; 11.917 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ADDRESS[5]   ; CLK        ;
; N/A   ; None         ; 11.699 ns  ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]                    ; ADDRESS[2]   ; CLK        ;
; N/A   ; None         ; 11.616 ns  ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                          ; ADDRESS[3]   ; CLK        ;
; N/A   ; None         ; 11.594 ns  ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[7]                    ; ADDRESS[7]   ; CLK        ;
; N/A   ; None         ; 11.537 ns  ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                          ; WORD2[3]     ; CLK        ;
; N/A   ; None         ; 11.526 ns  ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[6]                    ; ADDRESS[6]   ; CLK        ;
; N/A   ; None         ; 11.459 ns  ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[4]                    ; ADDRESS[4]   ; CLK        ;
; N/A   ; None         ; 11.429 ns  ; LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                          ; WORD2[4]     ; CLK        ;
; N/A   ; None         ; 11.394 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.394 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.394 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.394 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.394 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.394 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.394 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.394 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.393 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 11.389 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ADDRESS[3]   ; CLK        ;
; N/A   ; None         ; 11.371 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ADDRESS[3]   ; CLK        ;
; N/A   ; None         ; 11.359 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.266 ns  ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[1]                                                           ; WORD1[1]     ; CLK        ;
; N/A   ; None         ; 11.248 ns  ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[0]                    ; ADDRESS[0]   ; CLK        ;
; N/A   ; None         ; 11.238 ns  ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[2]                                                          ; ADDRESS[2]   ; CLK        ;
; N/A   ; None         ; 11.185 ns  ; LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[1]                    ; ADDRESS[1]   ; CLK        ;
; N/A   ; None         ; 11.181 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 11.157 ns  ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[0]                                                          ; ADDRESS[0]   ; CLK        ;
; N/A   ; None         ; 11.154 ns  ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[4]                                                           ; WORD1[4]     ; CLK        ;
; N/A   ; None         ; 11.147 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 11.142 ns  ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                          ; ADDRESS[4]   ; CLK        ;
; N/A   ; None         ; 11.131 ns  ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[7]                                                          ; ADDRESS[7]   ; CLK        ;
; N/A   ; None         ; 11.068 ns  ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[3]                                                            ; SECOND_OP[3] ; CLK        ;
; N/A   ; None         ; 11.065 ns  ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[6]                                                          ; ADDRESS[6]   ; CLK        ;
; N/A   ; None         ; 11.043 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ADDRESS[1]   ; CLK        ;
; N/A   ; None         ; 11.030 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 11.025 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ADDRESS[1]   ; CLK        ;
; N/A   ; None         ; 10.994 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 10.994 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 10.994 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 10.994 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 10.994 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 10.994 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 10.994 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 10.994 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 10.985 ns  ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[5]                                                           ; WORD1[5]     ; CLK        ;
; N/A   ; None         ; 10.943 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ADDRESS[0]   ; CLK        ;
; N/A   ; None         ; 10.925 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ADDRESS[0]   ; CLK        ;
; N/A   ; None         ; 10.923 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.901 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ADDRESS[4]   ; CLK        ;
; N/A   ; None         ; 10.892 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ADDRESS[6]   ; CLK        ;
; N/A   ; None         ; 10.883 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ADDRESS[4]   ; CLK        ;
; N/A   ; None         ; 10.878 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.878 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.878 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.878 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.878 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.878 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.878 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.878 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.874 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ADDRESS[6]   ; CLK        ;
; N/A   ; None         ; 10.853 ns  ; LOGIC:inst2|lpm_dff16:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                          ; ADDRESS[1]   ; CLK        ;
; N/A   ; None         ; 10.845 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ADDRESS[2]   ; CLK        ;
; N/A   ; None         ; 10.827 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ADDRESS[2]   ; CLK        ;
; N/A   ; None         ; 10.818 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.812 ns  ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                            ; SECOND_OP[5] ; CLK        ;
; N/A   ; None         ; 10.805 ns  ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[0]                                                            ; SECOND_OP[0] ; CLK        ;
; N/A   ; None         ; 10.792 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.792 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.792 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.792 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.792 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.792 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.792 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.792 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.751 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ADDRESS[7]   ; CLK        ;
; N/A   ; None         ; 10.733 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ADDRESS[7]   ; CLK        ;
; N/A   ; None         ; 10.728 ns  ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[3]                                                           ; WORD1[3]     ; CLK        ;
; N/A   ; None         ; 10.726 ns  ; LOGIC:inst2|lpm_dff21:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                           ; FIRST_OP[0]  ; CLK        ;
; N/A   ; None         ; 10.714 ns  ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[1]                                                            ; SECOND_OP[1] ; CLK        ;
; N/A   ; None         ; 10.711 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 10.703 ns  ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ADDRESS[5]   ; CLK        ;
; N/A   ; None         ; 10.689 ns  ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[2]                                                            ; SECOND_OP[2] ; CLK        ;
; N/A   ; None         ; 10.682 ns  ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ADDRESS[5]   ; CLK        ;
; N/A   ; None         ; 10.675 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.675 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.675 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.675 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.675 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.675 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.675 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.675 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 10.642 ns  ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ADDRESS[5]   ; CLK        ;
; N/A   ; None         ; 10.586 ns  ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[6]                                                            ; SECOND_OP[6] ; CLK        ;
; N/A   ; None         ; 10.540 ns  ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[7]                                                            ; SECOND_OP[7] ; CLK        ;
; N/A   ; None         ; 10.429 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.390 ns  ; LOGIC:inst2|lpm_dff4:inst6|lpm_ff:lpm_ff_component|dffs[4]                                                            ; SECOND_OP[4] ; CLK        ;
; N/A   ; None         ; 10.217 ns  ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 10.174 ns  ; LOGIC:inst2|lpm_dff15:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                           ; WORD1[0]     ; CLK        ;
; N/A   ; None         ; 10.157 ns  ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ADDRESS[3]   ; CLK        ;
; N/A   ; None         ; 10.136 ns  ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ADDRESS[3]   ; CLK        ;
; N/A   ; None         ; 10.096 ns  ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ADDRESS[3]   ; CLK        ;
; N/A   ; None         ; 10.065 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg0 ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 10.065 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg1 ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 10.065 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2 ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 10.065 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg3 ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 10.065 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg4 ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 10.065 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg5 ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 10.065 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg6 ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 10.065 ns  ; rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg7 ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 9.988 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 9.965 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 9.954 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 9.942 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; DATA[4]      ; CLK        ;
; N/A   ; None         ; 9.931 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 9.908 ns   ; LOGIC:inst2|lpm_dff21:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                           ; FIRST_OP[1]  ; CLK        ;
; N/A   ; None         ; 9.908 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; DATA[1]      ; CLK        ;
; N/A   ; None         ; 9.824 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ConBus[3]    ; CLK        ;
; N/A   ; None         ; 9.811 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ADDRESS[1]   ; CLK        ;
; N/A   ; None         ; 9.790 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ADDRESS[1]   ; CLK        ;
; N/A   ; None         ; 9.789 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 9.750 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ADDRESS[1]   ; CLK        ;
; N/A   ; None         ; 9.711 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ADDRESS[0]   ; CLK        ;
; N/A   ; None         ; 9.690 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ADDRESS[0]   ; CLK        ;
; N/A   ; None         ; 9.669 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ADDRESS[4]   ; CLK        ;
; N/A   ; None         ; 9.660 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ADDRESS[6]   ; CLK        ;
; N/A   ; None         ; 9.650 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ADDRESS[0]   ; CLK        ;
; N/A   ; None         ; 9.648 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ADDRESS[4]   ; CLK        ;
; N/A   ; None         ; 9.639 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ADDRESS[6]   ; CLK        ;
; N/A   ; None         ; 9.637 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ADDRESS[2]   ; CLK        ;
; N/A   ; None         ; 9.625 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 9.612 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ConBus[3]    ; CLK        ;
; N/A   ; None         ; 9.608 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ADDRESS[4]   ; CLK        ;
; N/A   ; None         ; 9.602 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 9.599 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ADDRESS[6]   ; CLK        ;
; N/A   ; None         ; 9.592 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ADDRESS[2]   ; CLK        ;
; N/A   ; None         ; 9.579 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; DATA[5]      ; CLK        ;
; N/A   ; None         ; 9.577 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 9.564 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ADDRESS[2]   ; CLK        ;
; N/A   ; None         ; 9.541 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ADDRESS[7]   ; CLK        ;
; N/A   ; None         ; 9.498 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ADDRESS[7]   ; CLK        ;
; N/A   ; None         ; 9.469 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 9.468 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ADDRESS[7]   ; CLK        ;
; N/A   ; None         ; 9.429 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 9.416 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; DATA[0]      ; CLK        ;
; N/A   ; None         ; 9.258 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 9.240 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 9.235 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; DATA[3]      ; CLK        ;
; N/A   ; None         ; 9.199 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ConBus[7]    ; CLK        ;
; N/A   ; None         ; 9.090 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ConBus[4]    ; CLK        ;
; N/A   ; None         ; 8.987 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ConBus[7]    ; CLK        ;
; N/A   ; None         ; 8.957 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; ConBus[8]    ; CLK        ;
; N/A   ; None         ; 8.878 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ConBus[4]    ; CLK        ;
; N/A   ; None         ; 8.857 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; R_M          ; CLK        ;
; N/A   ; None         ; 8.745 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; ConBus[8]    ; CLK        ;
; N/A   ; None         ; 8.721 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]                                                            ; JMP          ; CLK        ;
; N/A   ; None         ; 8.536 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; R_M          ; CLK        ;
; N/A   ; None         ; 8.370 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ConBus[3]    ; CLK        ;
; N/A   ; None         ; 8.335 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 8.330 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ConBus[3]    ; CLK        ;
; N/A   ; None         ; 8.295 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 8.256 ns   ; LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]                                                            ; JMP          ; CLK        ;
; N/A   ; None         ; 8.155 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; DATA[2]      ; CLK        ;
; N/A   ; None         ; 8.021 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ConBus[3]    ; CLK        ;
; N/A   ; None         ; 7.887 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; count[1]     ; CLK        ;
; N/A   ; None         ; 7.745 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ConBus[7]    ; CLK        ;
; N/A   ; None         ; 7.729 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ConBus[1]    ; CLK        ;
; N/A   ; None         ; 7.705 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ConBus[7]    ; CLK        ;
; N/A   ; None         ; 7.687 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ConBus[6]    ; CLK        ;
; N/A   ; None         ; 7.656 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ConBus[1]    ; CLK        ;
; N/A   ; None         ; 7.636 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ConBus[4]    ; CLK        ;
; N/A   ; None         ; 7.597 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ConBus[1]    ; CLK        ;
; N/A   ; None         ; 7.596 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ConBus[4]    ; CLK        ;
; N/A   ; None         ; 7.503 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]                     ; ConBus[8]    ; CLK        ;
; N/A   ; None         ; 7.474 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ConBus[6]    ; CLK        ;
; N/A   ; None         ; 7.463 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ConBus[8]    ; CLK        ;
; N/A   ; None         ; 7.396 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ConBus[7]    ; CLK        ;
; N/A   ; None         ; 7.287 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ConBus[4]    ; CLK        ;
; N/A   ; None         ; 7.156 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; ConBus[6]    ; CLK        ;
; N/A   ; None         ; 7.154 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; ConBus[8]    ; CLK        ;
; N/A   ; None         ; 7.117 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]                     ; count[2]     ; CLK        ;
; N/A   ; None         ; 6.219 ns   ; LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]                     ; count[0]     ; CLK        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To        ;
+-------+-------------------+-----------------+------+-----------+
; N/A   ; None              ; 6.709 ns        ; CLK  ; ConBus[0] ;
+-------+-------------------+-----------------+------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Dec 18 13:54:55 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LOGIC:inst2|inst23" as buffer
    Info: Detected gated clock "LOGIC:inst2|COMMAND_GENERATOR:inst57|inst6" as buffer
    Info: Detected gated clock "LOGIC:inst2|COMMAND_GENERATOR:inst57|inst7" as buffer
    Info: Detected gated clock "LOGIC:inst2|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode52w[3]" as buffer
    Info: Detected ripple clock "LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected gated clock "LOGIC:inst2|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]" as buffer
    Info: Detected gated clock "LOGIC:inst2|inst19" as buffer
    Info: Detected ripple clock "LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]" as buffer
Info: Clock "CLK" has Internal fmax of 157.8 MHz between source register "LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]" and destination memory "rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2" (period= 6.337 ns)
    Info: + Longest register to memory delay is 1.234 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y14_N21; Fanout = 3; REG Node = 'LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]'
        Info: 2: + IC(0.337 ns) + CELL(0.272 ns) = 0.609 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 3; COMB Node = 'LOGIC:inst2|lpm_bustri9:inst18|lpm_bustri:lpm_bustri_component|dout[2]~14'
        Info: 3: + IC(0.522 ns) + CELL(0.103 ns) = 1.234 ns; Loc. = M4K_X32_Y14; Fanout = 6; MEM Node = 'rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2'
        Info: Total cell delay = 0.375 ns ( 30.39 % )
        Info: Total interconnect delay = 0.859 ns ( 69.61 % )
    Info: - Smallest clock skew is -4.987 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.352 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.674 ns) + CELL(0.481 ns) = 2.352 ns; Loc. = M4K_X32_Y14; Fanout = 6; MEM Node = 'rom:inst3|lpm_rom:inst|altrom:srom|altsyncram:rom_block|altsyncram_lrv:auto_generated|ram_block1a0~porta_address_reg2'
            Info: Total cell delay = 1.335 ns ( 56.76 % )
            Info: Total interconnect delay = 1.017 ns ( 43.24 % )
        Info: - Longest clock path from clock "CLK" to source register is 7.339 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(1.443 ns) + CELL(0.712 ns) = 3.009 ns; Loc. = LCFF_X7_Y15_N21; Fanout = 11; REG Node = 'LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]'
            Info: 3: + IC(0.279 ns) + CELL(0.228 ns) = 3.516 ns; Loc. = LCCOMB_X7_Y15_N4; Fanout = 23; COMB Node = 'LOGIC:inst2|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]'
            Info: 4: + IC(0.748 ns) + CELL(0.225 ns) = 4.489 ns; Loc. = LCCOMB_X6_Y11_N26; Fanout = 2; COMB Node = 'LOGIC:inst2|COMMAND_GENERATOR:inst57|inst7'
            Info: 5: + IC(0.326 ns) + CELL(0.225 ns) = 5.040 ns; Loc. = LCCOMB_X6_Y11_N6; Fanout = 1; COMB Node = 'LOGIC:inst2|inst17'
            Info: 6: + IC(1.015 ns) + CELL(0.000 ns) = 6.055 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'LOGIC:inst2|inst17~clkctrl'
            Info: 7: + IC(0.666 ns) + CELL(0.618 ns) = 7.339 ns; Loc. = LCFF_X30_Y14_N21; Fanout = 3; REG Node = 'LOGIC:inst2|lpm_counter2:inst7|lpm_counter:lpm_counter_component|cntr_pki:auto_generated|safe_q[2]'
            Info: Total cell delay = 2.862 ns ( 39.00 % )
            Info: Total interconnect delay = 4.477 ns ( 61.00 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.022 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]" and destination pin or register "LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]" for clock "CLK" (Hold time is 3.482 ns)
    Info: + Largest clock skew is 5.040 ns
        Info: + Longest clock path from clock "CLK" to destination register is 7.955 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(1.443 ns) + CELL(0.712 ns) = 3.009 ns; Loc. = LCFF_X7_Y15_N21; Fanout = 11; REG Node = 'LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]'
            Info: 3: + IC(0.279 ns) + CELL(0.228 ns) = 3.516 ns; Loc. = LCCOMB_X7_Y15_N4; Fanout = 23; COMB Node = 'LOGIC:inst2|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]'
            Info: 4: + IC(0.748 ns) + CELL(0.225 ns) = 4.489 ns; Loc. = LCCOMB_X6_Y11_N26; Fanout = 2; COMB Node = 'LOGIC:inst2|COMMAND_GENERATOR:inst57|inst7'
            Info: 5: + IC(2.183 ns) + CELL(0.000 ns) = 6.672 ns; Loc. = CLKCTRL_G4; Fanout = 6; COMB Node = 'LOGIC:inst2|COMMAND_GENERATOR:inst57|inst7~clkctrl'
            Info: 6: + IC(0.665 ns) + CELL(0.618 ns) = 7.955 ns; Loc. = LCFF_X6_Y11_N13; Fanout = 2; REG Node = 'LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]'
            Info: Total cell delay = 2.637 ns ( 33.15 % )
            Info: Total interconnect delay = 5.318 ns ( 66.85 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.915 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
            Info: 2: + IC(1.443 ns) + CELL(0.618 ns) = 2.915 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 12; REG Node = 'LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 50.50 % )
            Info: Total interconnect delay = 1.443 ns ( 49.50 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.613 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y15_N17; Fanout = 12; REG Node = 'LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[0]'
        Info: 2: + IC(0.245 ns) + CELL(0.053 ns) = 0.298 ns; Loc. = LCCOMB_X7_Y15_N4; Fanout = 23; COMB Node = 'LOGIC:inst2|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]'
        Info: 3: + IC(0.794 ns) + CELL(0.366 ns) = 1.458 ns; Loc. = LCCOMB_X6_Y11_N12; Fanout = 2; COMB Node = 'rom:inst3|lpm_rom:inst|otri[3]~9'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.613 ns; Loc. = LCFF_X6_Y11_N13; Fanout = 2; REG Node = 'LOGIC:inst2|lpm_dff23:inst24|lpm_ff:lpm_ff_component|dffs[3]'
        Info: Total cell delay = 0.574 ns ( 35.59 % )
        Info: Total interconnect delay = 1.039 ns ( 64.41 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tco from clock "CLK" to destination pin "DATA[1]" through register "LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]" is 14.652 ns
    Info: + Longest clock path from clock "CLK" to source register is 8.225 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
        Info: 2: + IC(1.443 ns) + CELL(0.712 ns) = 3.009 ns; Loc. = LCFF_X7_Y15_N21; Fanout = 11; REG Node = 'LOGIC:inst2|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_q9j:auto_generated|safe_q[2]'
        Info: 3: + IC(0.279 ns) + CELL(0.228 ns) = 3.516 ns; Loc. = LCCOMB_X7_Y15_N4; Fanout = 23; COMB Node = 'LOGIC:inst2|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_u7f:auto_generated|w_anode41w[3]'
        Info: 4: + IC(0.223 ns) + CELL(0.712 ns) = 4.451 ns; Loc. = LCFF_X7_Y15_N7; Fanout = 5; REG Node = 'LOGIC:inst2|lpm_dff5:inst8|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 5: + IC(0.288 ns) + CELL(0.366 ns) = 5.105 ns; Loc. = LCCOMB_X7_Y15_N30; Fanout = 12; COMB Node = 'LOGIC:inst2|inst23'
        Info: 6: + IC(1.809 ns) + CELL(0.000 ns) = 6.914 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'LOGIC:inst2|inst23~clkctrl'
        Info: 7: + IC(0.693 ns) + CELL(0.618 ns) = 8.225 ns; Loc. = LCFF_X33_Y9_N19; Fanout = 3; REG Node = 'LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]'
        Info: Total cell delay = 3.490 ns ( 42.43 % )
        Info: Total interconnect delay = 4.735 ns ( 57.57 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y9_N19; Fanout = 3; REG Node = 'LOGIC:inst2|lpm_dff17:inst27|lpm_ff:lpm_ff_component|dffs[1]'
        Info: 2: + IC(1.379 ns) + CELL(0.053 ns) = 1.432 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 3; COMB Node = 'rom:inst3|lpm_rom:inst|otri[1]~7'
        Info: 3: + IC(2.767 ns) + CELL(2.134 ns) = 6.333 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'DATA[1]'
        Info: Total cell delay = 2.187 ns ( 34.53 % )
        Info: Total interconnect delay = 4.146 ns ( 65.47 % )
Info: Longest tpd from source pin "CLK" to destination pin "ConBus[0]" is 6.709 ns
    Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'
    Info: 2: + IC(3.711 ns) + CELL(2.144 ns) = 6.709 ns; Loc. = PIN_P21; Fanout = 0; PIN Node = 'ConBus[0]'
    Info: Total cell delay = 2.998 ns ( 44.69 % )
    Info: Total interconnect delay = 3.711 ns ( 55.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 189 megabytes
    Info: Processing ended: Sun Dec 18 13:54:55 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


