<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nsphyterreg.h source code [netbsd/sys/dev/mii/nsphyterreg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/mii/nsphyterreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>mii</a>/<a href='nsphyterreg.h.html'>nsphyterreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: nsphyterreg.h,v 1.5 2008/04/28 20:23:53 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1999, 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,</i></td></tr>
<tr><th id="9">9</th><td><i> * NASA Ames Research Center.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="12">12</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="13">13</th><td><i> * are met:</i></td></tr>
<tr><th id="14">14</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="16">16</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="17">17</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="18">18</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="21">21</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="22">22</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="23">23</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="24">24</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_MII_NSPHYTERREG_H_">_DEV_MII_NSPHYTERREG_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/_DEV_MII_NSPHYTERREG_H_" data-ref="_M/_DEV_MII_NSPHYTERREG_H_">_DEV_MII_NSPHYTERREG_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * DP83843 registers.  We also have the MacPHYTER (DP83815) internal</i></td></tr>
<tr><th id="38">38</th><td><i> * PHY register definitions here, since the two are, for our purposes,</i></td></tr>
<tr><th id="39">39</th><td><i> * compatible.</i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_PHYSTS" data-ref="_M/MII_NSPHYTER_PHYSTS">MII_NSPHYTER_PHYSTS</dfn>	0x10	/* PHY status */</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_REL" data-ref="_M/PHYSTS_REL">PHYSTS_REL</dfn>		0x8000	/* receive error latch */</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_CIML" data-ref="_M/PHYSTS_CIML">PHYSTS_CIML</dfn>		0x4000	/* CIM latch */</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_FCSL" data-ref="_M/PHYSTS_FCSL">PHYSTS_FCSL</dfn>		0x2000	/* false carrier sense latch */</u></td></tr>
<tr><th id="46">46</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_DEVRDY" data-ref="_M/PHYSTS_DEVRDY">PHYSTS_DEVRDY</dfn>		0x0800	/* device ready */</u></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_PGRX" data-ref="_M/PHYSTS_PGRX">PHYSTS_PGRX</dfn>		0x0400	/* page received */</u></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_ANEGEN" data-ref="_M/PHYSTS_ANEGEN">PHYSTS_ANEGEN</dfn>		0x0200	/* autoneg. enabled */</u></td></tr>
<tr><th id="49">49</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MIIINTR" data-ref="_M/PHYSTS_MIIINTR">PHYSTS_MIIINTR</dfn>		0x0100	/* MII interrupt */</u></td></tr>
<tr><th id="50">50</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_REMFAULT" data-ref="_M/PHYSTS_REMFAULT">PHYSTS_REMFAULT</dfn>		0x0080	/* remote fault */</u></td></tr>
<tr><th id="51">51</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_JABBER" data-ref="_M/PHYSTS_JABBER">PHYSTS_JABBER</dfn>		0x0040	/* jabber detect */</u></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_NWAYCOMP" data-ref="_M/PHYSTS_NWAYCOMP">PHYSTS_NWAYCOMP</dfn>		0x0020	/* NWAY complete */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_RESETSTAT" data-ref="_M/PHYSTS_RESETSTAT">PHYSTS_RESETSTAT</dfn>	0x0010	/* reset status */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_LOOPBACK" data-ref="_M/PHYSTS_LOOPBACK">PHYSTS_LOOPBACK</dfn>		0x0008	/* loopback status */</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_DUPLEX" data-ref="_M/PHYSTS_DUPLEX">PHYSTS_DUPLEX</dfn>		0x0004	/* full duplex */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_SPEED10" data-ref="_M/PHYSTS_SPEED10">PHYSTS_SPEED10</dfn>		0x0002	/* speed == 10Mb/s */</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_LINK" data-ref="_M/PHYSTS_LINK">PHYSTS_LINK</dfn>		0x0001	/* link up */</u></td></tr>
<tr><th id="58">58</th><td>	<i>/* below are the MacPHYTER bits that are different */</i></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_REL" data-ref="_M/PHYSTS_MP_REL">PHYSTS_MP_REL</dfn>		0x2000	/* receive error latch */</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_POLARITY" data-ref="_M/PHYSTS_MP_POLARITY">PHYSTS_MP_POLARITY</dfn>	0x1000	/* polarity inverted */</u></td></tr>
<tr><th id="61">61</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_FCSL" data-ref="_M/PHYSTS_MP_FCSL">PHYSTS_MP_FCSL</dfn>		0x0800	/* false carrier sense latch */</u></td></tr>
<tr><th id="62">62</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_SIGNAL" data-ref="_M/PHYSTS_MP_SIGNAL">PHYSTS_MP_SIGNAL</dfn>	0x0400	/* signal detect */</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_DESCRLK" data-ref="_M/PHYSTS_MP_DESCRLK">PHYSTS_MP_DESCRLK</dfn>	0x0200	/* de-scrambler lock */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_PGRX" data-ref="_M/PHYSTS_MP_PGRX">PHYSTS_MP_PGRX</dfn>		0x0100	/* page received */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_MIIINTR" data-ref="_M/PHYSTS_MP_MIIINTR">PHYSTS_MP_MIIINTR</dfn>	0x0080	/* MII interrupt */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_REMFAULT" data-ref="_M/PHYSTS_MP_REMFAULT">PHYSTS_MP_REMFAULT</dfn>	0x0040	/* remote fault */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_JABBER" data-ref="_M/PHYSTS_MP_JABBER">PHYSTS_MP_JABBER</dfn>	0x0020	/* jabber detect */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/PHYSTS_MP_NWAYCOMP" data-ref="_M/PHYSTS_MP_NWAYCOMP">PHYSTS_MP_NWAYCOMP</dfn>	0x0010	/* NWAY complete */</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_MIPSCR" data-ref="_M/MII_NSPHYTER_MIPSCR">MII_NSPHYTER_MIPSCR</dfn>	0x11	/* MII interrupt PHY specific</u></td></tr>
<tr><th id="72">72</th><td><u>					   control */</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/MIPSCR_INTEN" data-ref="_M/MIPSCR_INTEN">MIPSCR_INTEN</dfn>		0x0002	/* interrupt enable */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/MIPSCR_TINT" data-ref="_M/MIPSCR_TINT">MIPSCR_TINT</dfn>		0x0001	/* test interrupt */</u></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_MIPGSR" data-ref="_M/MII_NSPHYTER_MIPGSR">MII_NSPHYTER_MIPGSR</dfn>	0x12	/* MII interrupt PHY generic</u></td></tr>
<tr><th id="79">79</th><td><u>					   status */</u></td></tr>
<tr><th id="80">80</th><td><u>#define	<dfn class="macro" id="_M/MIPGSR_MINT" data-ref="_M/MIPGSR_MINT">MIPGSR_MINT</dfn>		0x8000	/* MII interrupt pending */</u></td></tr>
<tr><th id="81">81</th><td>	<i>/* below are MacPHYTER only */</i></td></tr>
<tr><th id="82">82</th><td><u>#define	<dfn class="macro" id="_M/MIPGSR_MSK_LINK" data-ref="_M/MIPGSR_MSK_LINK">MIPGSR_MSK_LINK</dfn>		0x4000	/* mask link status event */</u></td></tr>
<tr><th id="83">83</th><td><u>#define	<dfn class="macro" id="_M/MIPGSR_MSK_JAB" data-ref="_M/MIPGSR_MSK_JAB">MIPGSR_MSK_JAB</dfn>		0x2000	/* mask jabber event */</u></td></tr>
<tr><th id="84">84</th><td><u>#define	<dfn class="macro" id="_M/MIPGSR_MSK_RF" data-ref="_M/MIPGSR_MSK_RF">MIPGSR_MSK_RF</dfn>		0x1000	/* mask remote fault event */</u></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/MIPGSR_MSK_ANC" data-ref="_M/MIPGSR_MSK_ANC">MIPGSR_MSK_ANC</dfn>		0x0800	/* mask auto-neg complete event */</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/MIPGSR_MSK_FHF" data-ref="_M/MIPGSR_MSK_FHF">MIPGSR_MSK_FHF</dfn>		0x0400	/* mask false carrier half full event */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/MIPGSR_MSK_RHF" data-ref="_M/MIPGSR_MSK_RHF">MIPGSR_MSK_RHF</dfn>		0x0200	/* mask rx error half full event */</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_DCR" data-ref="_M/MII_NSPHYTER_DCR">MII_NSPHYTER_DCR</dfn>	0x13	/* Disconnect counter */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_FCSCR" data-ref="_M/MII_NSPHYTER_FCSCR">MII_NSPHYTER_FCSCR</dfn>	0x14	/* False carrier sense counter */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_RECR" data-ref="_M/MII_NSPHYTER_RECR">MII_NSPHYTER_RECR</dfn>	0x15	/* Receive error counter */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_PCSR" data-ref="_M/MII_NSPHYTER_PCSR">MII_NSPHYTER_PCSR</dfn>	0x16	/* PCS configuration and status */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PCSR_SINGLE_SD" data-ref="_M/PCSR_SINGLE_SD">PCSR_SINGLE_SD</dfn>		0x8000	/* single-ended SD mode */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/PCSR_FEFI_EN" data-ref="_M/PCSR_FEFI_EN">PCSR_FEFI_EN</dfn>		0x4000	/* far end fault indication mode */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/PCSR_DESCR_TO_RST" data-ref="_M/PCSR_DESCR_TO_RST">PCSR_DESCR_TO_RST</dfn>	0x2000	/* reset descrambler timeout counter */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/PCSR_DESCR_TO_SEL" data-ref="_M/PCSR_DESCR_TO_SEL">PCSR_DESCR_TO_SEL</dfn>	0x1000	/* descrambler timer mode */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/PCSR_DESCR_TO_DIS" data-ref="_M/PCSR_DESCR_TO_DIS">PCSR_DESCR_TO_DIS</dfn>	0x0800	/* descrambler timer disable */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/PCSR_LD_SCR_SD" data-ref="_M/PCSR_LD_SCR_SD">PCSR_LD_SCR_SD</dfn>		0x0400	/* load scrambler seed */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/PCSR_TX_QUIET" data-ref="_M/PCSR_TX_QUIET">PCSR_TX_QUIET</dfn>		0x0200	/* 100Mb/s transmit true quiet mode */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/PCSR_TX_PATTERN" data-ref="_M/PCSR_TX_PATTERN">PCSR_TX_PATTERN</dfn>		0x0180	/* 100Mb/s transmit test pattern */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/PCSR_F_LINK_100" data-ref="_M/PCSR_F_LINK_100">PCSR_F_LINK_100</dfn>		0x0040	/* force good link in 100Mb/s */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/PCSR_CIM_DIS" data-ref="_M/PCSR_CIM_DIS">PCSR_CIM_DIS</dfn>		0x0020	/* carrier integrity monitor disable */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/PCSR_CIM_STATUS" data-ref="_M/PCSR_CIM_STATUS">PCSR_CIM_STATUS</dfn>		0x0010	/* carrier integrity monitor status */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/PCSR_CODE_ERR" data-ref="_M/PCSR_CODE_ERR">PCSR_CODE_ERR</dfn>		0x0008	/* code errors */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/PCSR_PME_ERR" data-ref="_M/PCSR_PME_ERR">PCSR_PME_ERR</dfn>		0x0004	/* premature end errors */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/PCSR_LINK_ERR" data-ref="_M/PCSR_LINK_ERR">PCSR_LINK_ERR</dfn>		0x0002	/* link errors */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/PCSR_PKT_ERR" data-ref="_M/PCSR_PKT_ERR">PCSR_PKT_ERR</dfn>		0x0001	/* packet errors */</u></td></tr>
<tr><th id="112">112</th><td>	<i>/* below are the MacPHYTER bits that are different */</i></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/PCSR_MP_BYP_4B5B" data-ref="_M/PCSR_MP_BYP_4B5B">PCSR_MP_BYP_4B5B</dfn>	0x1000	/* bypass encoder */</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/PCSR_MP_FREE_CLK" data-ref="_M/PCSR_MP_FREE_CLK">PCSR_MP_FREE_CLK</dfn>	0x0800	/* free funning rx clock */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/PCSR_MP_TQ_EN" data-ref="_M/PCSR_MP_TQ_EN">PCSR_MP_TQ_EN</dfn>		0x0400	/* enable True Quiet mode */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/PCSR_MP_SD_FORCE_B" data-ref="_M/PCSR_MP_SD_FORCE_B">PCSR_MP_SD_FORCE_B</dfn>	0x0200	/* force signal detection */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/PCSR_MP_SD_OPTION" data-ref="_M/PCSR_MP_SD_OPTION">PCSR_MP_SD_OPTION</dfn>	0x0100	/* enhanced signal detection alg. */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/PCSR_MP_NRZI_BYPASS" data-ref="_M/PCSR_MP_NRZI_BYPASS">PCSR_MP_NRZI_BYPASS</dfn>	0x0004	/* NRZI bypass enabled */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>	<i>/* Not on MacPHYTER */</i></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_LBR" data-ref="_M/MII_NSPHYTER_LBR">MII_NSPHYTER_LBR</dfn>	0x17	/* loopback and bypass */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/LBR_BP_STRETCH" data-ref="_M/LBR_BP_STRETCH">LBR_BP_STRETCH</dfn>		0x4000	/* bypass LED stretching */</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/LBR_BP_4B5B" data-ref="_M/LBR_BP_4B5B">LBR_BP_4B5B</dfn>		0x2000	/* bypass encoding/decoding */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/LBR_BP_SCR" data-ref="_M/LBR_BP_SCR">LBR_BP_SCR</dfn>		0x1000	/* bypass scrambler/descrambler */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/LBR_BP_RX" data-ref="_M/LBR_BP_RX">LBR_BP_RX</dfn>		0x0800	/* bypass receive function */</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/LBR_BP_TX" data-ref="_M/LBR_BP_TX">LBR_BP_TX</dfn>		0x0400	/* bypass transmit function */</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/LBR_100_DP_CTL" data-ref="_M/LBR_100_DP_CTL">LBR_100_DP_CTL</dfn>		0x0380	/* 100Mb/s data patch control */</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/LBR_TW_LBEN" data-ref="_M/LBR_TW_LBEN">LBR_TW_LBEN</dfn>		0x0020	/* TWISTER loopback enable */</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/LBR_10_ENDEC_LB" data-ref="_M/LBR_10_ENDEC_LB">LBR_10_ENDEC_LB</dfn>		0x0010	/* 10Mb/s ENDEC loopback */</u></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>	<i>/* Not on MacPHYTER */</i></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_10BTSCR" data-ref="_M/MII_NSPHYTER_10BTSCR">MII_NSPHYTER_10BTSCR</dfn>	0x18	/* 10baseT status and control */</u></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_AUI_TPI" data-ref="_M/BTSCR_AUI_TPI">BTSCR_AUI_TPI</dfn>		0x2000	/* TREX operating mode */</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_RX_SERIAL" data-ref="_M/BTSCR_RX_SERIAL">BTSCR_RX_SERIAL</dfn>		0x1000	/* 10baseT RX serial mode */</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_TX_SERIAL" data-ref="_M/BTSCR_TX_SERIAL">BTSCR_TX_SERIAL</dfn>		0x0800	/* 10baseT TX serial mode */</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_POL_DS" data-ref="_M/BTSCR_POL_DS">BTSCR_POL_DS</dfn>		0x0400	/* polarity detection and correction</u></td></tr>
<tr><th id="139">139</th><td><u>					   disable */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_AUTOSW_EN" data-ref="_M/BTSCR_AUTOSW_EN">BTSCR_AUTOSW_EN</dfn>		0x0200	/* AUI/TPI autoswitch */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_LP_DS" data-ref="_M/BTSCR_LP_DS">BTSCR_LP_DS</dfn>		0x0100	/* link pulse disable */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_HB_DS" data-ref="_M/BTSCR_HB_DS">BTSCR_HB_DS</dfn>		0x0080	/* heartbeat disabled */</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_LS_SEL" data-ref="_M/BTSCR_LS_SEL">BTSCR_LS_SEL</dfn>		0x0040	/* low squelch select */</u></td></tr>
<tr><th id="144">144</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_AUI_SEL" data-ref="_M/BTSCR_AUI_SEL">BTSCR_AUI_SEL</dfn>		0x0020	/* AUI select */</u></td></tr>
<tr><th id="145">145</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_JAB_DS" data-ref="_M/BTSCR_JAB_DS">BTSCR_JAB_DS</dfn>		0x0010	/* jabber disable */</u></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_THIN_SEL" data-ref="_M/BTSCR_THIN_SEL">BTSCR_THIN_SEL</dfn>		0x0008	/* thin ethernet select */</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/BTSCR_TX_FILT_DS" data-ref="_M/BTSCR_TX_FILT_DS">BTSCR_TX_FILT_DS</dfn>	0x0004	/* TPI receive filter disable */</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/MII_NSPHYTER_PHYCTRL" data-ref="_M/MII_NSPHYTER_PHYCTRL">MII_NSPHYTER_PHYCTRL</dfn>	0x19	/* PHY control */</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_TW_EQSEL" data-ref="_M/PHYCTRL_TW_EQSEL">PHYCTRL_TW_EQSEL</dfn>	0x3000	/* TWISTER e.q. select */</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_BLW_DS" data-ref="_M/PHYCTRL_BLW_DS">PHYCTRL_BLW_DS</dfn>		0x0800	/* TWISTER base line wander disable */</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_REPEATER" data-ref="_M/PHYCTRL_REPEATER">PHYCTRL_REPEATER</dfn>	0x0200	/* repeater mode */</u></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_LED_TXRX_MODE" data-ref="_M/PHYCTRL_LED_TXRX_MODE">PHYCTRL_LED_TXRX_MODE</dfn>	0x0180	/* LED TX/RX mode */</u></td></tr>
<tr><th id="155">155</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_LED_DUP_MODE" data-ref="_M/PHYCTRL_LED_DUP_MODE">PHYCTRL_LED_DUP_MODE</dfn>	0x0040	/* LED DUP mode */</u></td></tr>
<tr><th id="156">156</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_FX_EN" data-ref="_M/PHYCTRL_FX_EN">PHYCTRL_FX_EN</dfn>		0x0020	/* Fiber mode enable */</u></td></tr>
<tr><th id="157">157</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_PHYADDR" data-ref="_M/PHYCTRL_PHYADDR">PHYCTRL_PHYADDR</dfn>		0x001f	/* PHY address */</u></td></tr>
<tr><th id="158">158</th><td>	<i>/* below are the MacPHYTER bits that are different */</i></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/PHYCRTL_MP_PSR_15" data-ref="_M/PHYCRTL_MP_PSR_15">PHYCRTL_MP_PSR_15</dfn>	0x0800	/* BIST sequence select */</u></td></tr>
<tr><th id="160">160</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_MP_BIST_STAT" data-ref="_M/PHYCTRL_MP_BIST_STAT">PHYCTRL_MP_BIST_STAT</dfn>	0x0400	/* BIST passed */</u></td></tr>
<tr><th id="161">161</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_MP_BIST_START" data-ref="_M/PHYCTRL_MP_BIST_START">PHYCTRL_MP_BIST_START</dfn>	0x0200	/* start BIST */</u></td></tr>
<tr><th id="162">162</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_MP_BP_STRETCH" data-ref="_M/PHYCTRL_MP_BP_STRETCH">PHYCTRL_MP_BP_STRETCH</dfn>	0x0100	/* bypass LED stretching */</u></td></tr>
<tr><th id="163">163</th><td><u>#define	<dfn class="macro" id="_M/PHYCTRL_MP_PAUSE_STS" data-ref="_M/PHYCTRL_MP_PAUSE_STS">PHYCTRL_MP_PAUSE_STS</dfn>	0x0080	/* pause status */</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>	<i>/* MacPHYTER only */</i></td></tr>
<tr><th id="167">167</th><td><u>#define	<dfn class="macro" id="_M/MII_MACPHYTER_TBTCTL" data-ref="_M/MII_MACPHYTER_TBTCTL">MII_MACPHYTER_TBTCTL</dfn>	0x1a	/* 10baseT Control */</u></td></tr>
<tr><th id="168">168</th><td><u>#define	<dfn class="macro" id="_M/TBTCTL_LOOPBACK_10_DIS" data-ref="_M/TBTCTL_LOOPBACK_10_DIS">TBTCTL_LOOPBACK_10_DIS</dfn>	0x0100	/* loopback 10Mb/s disable */</u></td></tr>
<tr><th id="169">169</th><td><u>#define	<dfn class="macro" id="_M/TBTCTL_LP_DIS" data-ref="_M/TBTCTL_LP_DIS">TBTCTL_LP_DIS</dfn>		0x0080	/* link pulse disable */</u></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/TBTCTL_FORCE_LINK_10" data-ref="_M/TBTCTL_FORCE_LINK_10">TBTCTL_FORCE_LINK_10</dfn>	0x0040	/* force 10Mb/s link good */</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/TBTCTL_FORCE_POL_COR" data-ref="_M/TBTCTL_FORCE_POL_COR">TBTCTL_FORCE_POL_COR</dfn>	0x0020	/* force polarity correction */</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/TBTCTL_INV_POLARITY" data-ref="_M/TBTCTL_INV_POLARITY">TBTCTL_INV_POLARITY</dfn>	0x0010	/* inverted polarity */</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/TBTCTL_AUTOPOL_DIS" data-ref="_M/TBTCTL_AUTOPOL_DIS">TBTCTL_AUTOPOL_DIS</dfn>	0x0008	/* auto-polarity disable */</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/TBTCTL_HEARTBEAT_DIS" data-ref="_M/TBTCTL_HEARTBEAT_DIS">TBTCTL_HEARTBEAT_DIS</dfn>	0x0002	/* heartbeat disable */</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/TBTCTL_JABBER_DIS" data-ref="_M/TBTCTL_JABBER_DIS">TBTCTL_JABBER_DIS</dfn>	0x0001	/* jabber disable */</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_MII_NSPHYTERREG_H_ */</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='nsphyter.c.html'>netbsd/sys/dev/mii/nsphyter.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
