<pre>name: dowhile_loop
description: A module testing do..while loop
should_fail: 0
tags: 12.7.5
files: <a href="../../../tests/chapter-12/12.7.5--dowhile.sv" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../tests/chapter-12/12.7.5--dowhile.sv" target="file-frame">tests/chapter-12/12.7.5--dowhile.sv</a>:8: syntax error, unexpected '=', expecting '('
</pre>