                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module _divulonglong
                              6 	.optsdcc -mmos6502
                              7 	
                              8 ;--------------------------------------------------------
                              9 ; Public variables in this module
                             10 ;--------------------------------------------------------
                             11 	.globl __divulonglong_PARM_2
                             12 	.globl __divulonglong_PARM_1
                             13 	.globl __divulonglong
                             14 ;--------------------------------------------------------
                             15 ; ZP ram data
                             16 ;--------------------------------------------------------
                             17 	.area ZP      (PAG)
   0000                      18 __divulonglong_sloc0_1_0:
   0000                      19 	.ds 1
   0001                      20 __divulonglong_sloc1_1_0:
   0001                      21 	.ds 8
                             22 ;--------------------------------------------------------
                             23 ; overlayable items in ram
                             24 ;--------------------------------------------------------
                             25 ;--------------------------------------------------------
                             26 ; uninitialized external ram data
                             27 ;--------------------------------------------------------
                             28 	.area BSS
   0000                      29 __divulonglong_PARM_1:
   0000                      30 	.ds 8
   0008                      31 __divulonglong_PARM_2:
   0008                      32 	.ds 8
   0010                      33 __divulonglong_reste_65536_2:
   0010                      34 	.ds 8
   0018                      35 __divulonglong_c_65536_2:
   0018                      36 	.ds 1
                             37 ;--------------------------------------------------------
                             38 ; absolute external ram data
                             39 ;--------------------------------------------------------
                             40 	.area DABS    (ABS)
                             41 ;--------------------------------------------------------
                             42 ; initialized external ram data
                             43 ;--------------------------------------------------------
                             44 	.area DATA
                             45 ;--------------------------------------------------------
                             46 ; global & static initialisations
                             47 ;--------------------------------------------------------
                             48 	.area _CODE
                             49 	.area GSINIT
                             50 	.area GSFINAL
                             51 	.area GSINIT
                             52 ;--------------------------------------------------------
                             53 ; Home
                             54 ;--------------------------------------------------------
                             55 	.area _CODE
                             56 	.area _CODE
                             57 ;--------------------------------------------------------
                             58 ; code
                             59 ;--------------------------------------------------------
                             60 	.area CODE
                             61 ;------------------------------------------------------------
                             62 ;Allocation info for local variables in function '_divulonglong'
                             63 ;------------------------------------------------------------
                             64 ;sloc0                     Allocated with name '__divulonglong_sloc0_1_0'
                             65 ;sloc1                     Allocated with name '__divulonglong_sloc1_1_0'
                             66 ;x                         Allocated with name '__divulonglong_PARM_1'
                             67 ;y                         Allocated with name '__divulonglong_PARM_2'
                             68 ;reste                     Allocated with name '__divulonglong_reste_65536_2'
                             69 ;count                     Allocated to registers 
                             70 ;c                         Allocated with name '__divulonglong_c_65536_2'
                             71 ;------------------------------------------------------------
                             72 ;	../_divulonglong.c: 43: _divulonglong (unsigned long long x, unsigned long long y) __SDCC_NONBANKED
                             73 ;	-----------------------------------------
                             74 ;	 function _divulonglong
                             75 ;	-----------------------------------------
                             76 ;	Register assignment is optimal.
                             77 ;	Stack space usage: 0 bytes.
   0000                      78 __divulonglong:
                             79 ;	../_divulonglong.c: 45: unsigned long long reste = 0L;
   0000 A2 00         [ 2]   80 	ldx	#0x00
   0002 8Er10r00      [ 4]   81 	stx	__divulonglong_reste_65536_2
   0005 8Er11r00      [ 4]   82 	stx	(__divulonglong_reste_65536_2 + 1)
   0008 8Er12r00      [ 4]   83 	stx	(__divulonglong_reste_65536_2 + 2)
   000B 8Er13r00      [ 4]   84 	stx	(__divulonglong_reste_65536_2 + 3)
   000E 8Er14r00      [ 4]   85 	stx	(__divulonglong_reste_65536_2 + 4)
   0011 8Er15r00      [ 4]   86 	stx	(__divulonglong_reste_65536_2 + 5)
   0014 8Er16r00      [ 4]   87 	stx	(__divulonglong_reste_65536_2 + 6)
   0017 8Er17r00      [ 4]   88 	stx	(__divulonglong_reste_65536_2 + 7)
                             89 ;	../_divulonglong.c: 49: do
   001A A2 40         [ 2]   90 	ldx	#0x40
   001C 86*00         [ 3]   91 	stx	*__divulonglong_sloc0_1_0
   001E                      92 00105$:
                             93 ;	../_divulonglong.c: 52: c = MSB_SET(x);
   001E ADr00r00      [ 4]   94 	lda	__divulonglong_PARM_1
   0021 8Dr00r00      [ 4]   95 	sta	__rrulonglong_PARM_1
   0024 ADr01r00      [ 4]   96 	lda	(__divulonglong_PARM_1 + 1)
   0027 8Dr01r00      [ 4]   97 	sta	(__rrulonglong_PARM_1 + 1)
   002A ADr02r00      [ 4]   98 	lda	(__divulonglong_PARM_1 + 2)
   002D 8Dr02r00      [ 4]   99 	sta	(__rrulonglong_PARM_1 + 2)
   0030 ADr03r00      [ 4]  100 	lda	(__divulonglong_PARM_1 + 3)
   0033 8Dr03r00      [ 4]  101 	sta	(__rrulonglong_PARM_1 + 3)
   0036 ADr04r00      [ 4]  102 	lda	(__divulonglong_PARM_1 + 4)
   0039 8Dr04r00      [ 4]  103 	sta	(__rrulonglong_PARM_1 + 4)
   003C ADr05r00      [ 4]  104 	lda	(__divulonglong_PARM_1 + 5)
   003F 8Dr05r00      [ 4]  105 	sta	(__rrulonglong_PARM_1 + 5)
   0042 ADr06r00      [ 4]  106 	lda	(__divulonglong_PARM_1 + 6)
   0045 8Dr06r00      [ 4]  107 	sta	(__rrulonglong_PARM_1 + 6)
   0048 ADr07r00      [ 4]  108 	lda	(__divulonglong_PARM_1 + 7)
   004B 8Dr07r00      [ 4]  109 	sta	(__rrulonglong_PARM_1 + 7)
   004E A2 3F         [ 2]  110 	ldx	#0x3f
   0050 8Er00r00      [ 4]  111 	stx	__rrulonglong_PARM_2
   0053 20r00r00      [ 6]  112 	jsr	__rrulonglong
   0056 85*01         [ 3]  113 	sta	*__divulonglong_sloc1_1_0
   0058 86*02         [ 3]  114 	stx	*(__divulonglong_sloc1_1_0 + 1)
   005A A5*00         [ 3]  115 	lda	*___SDCC_m6502_ret2
   005C 85*03         [ 3]  116 	sta	*(__divulonglong_sloc1_1_0 + 2)
   005E A5*00         [ 3]  117 	lda	*___SDCC_m6502_ret3
   0060 85*04         [ 3]  118 	sta	*(__divulonglong_sloc1_1_0 + 3)
   0062 A5*00         [ 3]  119 	lda	*___SDCC_m6502_ret4
   0064 85*05         [ 3]  120 	sta	*(__divulonglong_sloc1_1_0 + 4)
   0066 A5*00         [ 3]  121 	lda	*___SDCC_m6502_ret5
   0068 85*06         [ 3]  122 	sta	*(__divulonglong_sloc1_1_0 + 5)
   006A A5*00         [ 3]  123 	lda	*___SDCC_m6502_ret6
   006C 85*07         [ 3]  124 	sta	*(__divulonglong_sloc1_1_0 + 6)
   006E A5*00         [ 3]  125 	lda	*___SDCC_m6502_ret7
   0070 85*08         [ 3]  126 	sta	*(__divulonglong_sloc1_1_0 + 7)
   0072 A5*01         [ 3]  127 	lda	*__divulonglong_sloc1_1_0
   0074 29 01         [ 2]  128 	and	#0x01
   0076 8Dr18r00      [ 4]  129 	sta	__divulonglong_c_65536_2
                            130 ;	../_divulonglong.c: 53: x <<= 1;
   0079 ADr00r00      [ 4]  131 	lda	__divulonglong_PARM_1
   007C 8Dr00r00      [ 4]  132 	sta	__rlulonglong_PARM_1
   007F ADr01r00      [ 4]  133 	lda	(__divulonglong_PARM_1 + 1)
   0082 8Dr01r00      [ 4]  134 	sta	(__rlulonglong_PARM_1 + 1)
   0085 ADr02r00      [ 4]  135 	lda	(__divulonglong_PARM_1 + 2)
   0088 8Dr02r00      [ 4]  136 	sta	(__rlulonglong_PARM_1 + 2)
   008B ADr03r00      [ 4]  137 	lda	(__divulonglong_PARM_1 + 3)
   008E 8Dr03r00      [ 4]  138 	sta	(__rlulonglong_PARM_1 + 3)
   0091 ADr04r00      [ 4]  139 	lda	(__divulonglong_PARM_1 + 4)
   0094 8Dr04r00      [ 4]  140 	sta	(__rlulonglong_PARM_1 + 4)
   0097 ADr05r00      [ 4]  141 	lda	(__divulonglong_PARM_1 + 5)
   009A 8Dr05r00      [ 4]  142 	sta	(__rlulonglong_PARM_1 + 5)
   009D ADr06r00      [ 4]  143 	lda	(__divulonglong_PARM_1 + 6)
   00A0 8Dr06r00      [ 4]  144 	sta	(__rlulonglong_PARM_1 + 6)
   00A3 ADr07r00      [ 4]  145 	lda	(__divulonglong_PARM_1 + 7)
   00A6 8Dr07r00      [ 4]  146 	sta	(__rlulonglong_PARM_1 + 7)
   00A9 A2 01         [ 2]  147 	ldx	#0x01
   00AB 8Er00r00      [ 4]  148 	stx	__rlulonglong_PARM_2
   00AE 20r00r00      [ 6]  149 	jsr	__rlulonglong
   00B1 8Dr00r00      [ 4]  150 	sta	__divulonglong_PARM_1
   00B4 8Er01r00      [ 4]  151 	stx	(__divulonglong_PARM_1 + 1)
   00B7 A5*00         [ 3]  152 	lda	*___SDCC_m6502_ret2
   00B9 8Dr02r00      [ 4]  153 	sta	(__divulonglong_PARM_1 + 2)
   00BC A5*00         [ 3]  154 	lda	*___SDCC_m6502_ret3
   00BE 8Dr03r00      [ 4]  155 	sta	(__divulonglong_PARM_1 + 3)
   00C1 A5*00         [ 3]  156 	lda	*___SDCC_m6502_ret4
   00C3 8Dr04r00      [ 4]  157 	sta	(__divulonglong_PARM_1 + 4)
   00C6 A5*00         [ 3]  158 	lda	*___SDCC_m6502_ret5
   00C8 8Dr05r00      [ 4]  159 	sta	(__divulonglong_PARM_1 + 5)
   00CB A5*00         [ 3]  160 	lda	*___SDCC_m6502_ret6
   00CD 8Dr06r00      [ 4]  161 	sta	(__divulonglong_PARM_1 + 6)
   00D0 A5*00         [ 3]  162 	lda	*___SDCC_m6502_ret7
   00D2 8Dr07r00      [ 4]  163 	sta	(__divulonglong_PARM_1 + 7)
                            164 ;	../_divulonglong.c: 54: reste <<= 1;
   00D5 ADr10r00      [ 4]  165 	lda	__divulonglong_reste_65536_2
   00D8 8Dr00r00      [ 4]  166 	sta	__rlulonglong_PARM_1
   00DB ADr11r00      [ 4]  167 	lda	(__divulonglong_reste_65536_2 + 1)
   00DE 8Dr01r00      [ 4]  168 	sta	(__rlulonglong_PARM_1 + 1)
   00E1 ADr12r00      [ 4]  169 	lda	(__divulonglong_reste_65536_2 + 2)
   00E4 8Dr02r00      [ 4]  170 	sta	(__rlulonglong_PARM_1 + 2)
   00E7 ADr13r00      [ 4]  171 	lda	(__divulonglong_reste_65536_2 + 3)
   00EA 8Dr03r00      [ 4]  172 	sta	(__rlulonglong_PARM_1 + 3)
   00ED ADr14r00      [ 4]  173 	lda	(__divulonglong_reste_65536_2 + 4)
   00F0 8Dr04r00      [ 4]  174 	sta	(__rlulonglong_PARM_1 + 4)
   00F3 ADr15r00      [ 4]  175 	lda	(__divulonglong_reste_65536_2 + 5)
   00F6 8Dr05r00      [ 4]  176 	sta	(__rlulonglong_PARM_1 + 5)
   00F9 ADr16r00      [ 4]  177 	lda	(__divulonglong_reste_65536_2 + 6)
   00FC 8Dr06r00      [ 4]  178 	sta	(__rlulonglong_PARM_1 + 6)
   00FF ADr17r00      [ 4]  179 	lda	(__divulonglong_reste_65536_2 + 7)
   0102 8Dr07r00      [ 4]  180 	sta	(__rlulonglong_PARM_1 + 7)
   0105 A2 01         [ 2]  181 	ldx	#0x01
   0107 8Er00r00      [ 4]  182 	stx	__rlulonglong_PARM_2
   010A 20r00r00      [ 6]  183 	jsr	__rlulonglong
   010D 8Dr10r00      [ 4]  184 	sta	__divulonglong_reste_65536_2
   0110 8Er11r00      [ 4]  185 	stx	(__divulonglong_reste_65536_2 + 1)
   0113 A5*00         [ 3]  186 	lda	*___SDCC_m6502_ret2
   0115 8Dr12r00      [ 4]  187 	sta	(__divulonglong_reste_65536_2 + 2)
   0118 A5*00         [ 3]  188 	lda	*___SDCC_m6502_ret3
   011A 8Dr13r00      [ 4]  189 	sta	(__divulonglong_reste_65536_2 + 3)
   011D A5*00         [ 3]  190 	lda	*___SDCC_m6502_ret4
   011F 8Dr14r00      [ 4]  191 	sta	(__divulonglong_reste_65536_2 + 4)
   0122 A5*00         [ 3]  192 	lda	*___SDCC_m6502_ret5
   0124 8Dr15r00      [ 4]  193 	sta	(__divulonglong_reste_65536_2 + 5)
   0127 A5*00         [ 3]  194 	lda	*___SDCC_m6502_ret6
   0129 8Dr16r00      [ 4]  195 	sta	(__divulonglong_reste_65536_2 + 6)
   012C A5*00         [ 3]  196 	lda	*___SDCC_m6502_ret7
   012E 8Dr17r00      [ 4]  197 	sta	(__divulonglong_reste_65536_2 + 7)
                            198 ;	../_divulonglong.c: 55: if (c)
   0131 ADr18r00      [ 4]  199 	lda	__divulonglong_c_65536_2
   0134 F0 08         [ 4]  200 	beq	00102$
                            201 ;	../_divulonglong.c: 56: reste |= 1L;
   0136 ADr10r00      [ 4]  202 	lda	__divulonglong_reste_65536_2
   0139 09 01         [ 2]  203 	ora	#0x01
   013B 8Dr10r00      [ 4]  204 	sta	__divulonglong_reste_65536_2
   013E                     205 00102$:
                            206 ;	../_divulonglong.c: 58: if (reste >= y)
   013E ADr10r00      [ 4]  207 	lda	__divulonglong_reste_65536_2
   0141 38            [ 2]  208 	sec
   0142 EDr08r00      [ 4]  209 	sbc	__divulonglong_PARM_2
   0145 ADr11r00      [ 4]  210 	lda	(__divulonglong_reste_65536_2 + 1)
   0148 EDr09r00      [ 4]  211 	sbc	(__divulonglong_PARM_2 + 1)
   014B ADr12r00      [ 4]  212 	lda	(__divulonglong_reste_65536_2 + 2)
   014E EDr0Ar00      [ 4]  213 	sbc	(__divulonglong_PARM_2 + 2)
   0151 ADr13r00      [ 4]  214 	lda	(__divulonglong_reste_65536_2 + 3)
   0154 EDr0Br00      [ 4]  215 	sbc	(__divulonglong_PARM_2 + 3)
   0157 ADr14r00      [ 4]  216 	lda	(__divulonglong_reste_65536_2 + 4)
   015A EDr0Cr00      [ 4]  217 	sbc	(__divulonglong_PARM_2 + 4)
   015D ADr15r00      [ 4]  218 	lda	(__divulonglong_reste_65536_2 + 5)
   0160 EDr0Dr00      [ 4]  219 	sbc	(__divulonglong_PARM_2 + 5)
   0163 ADr16r00      [ 4]  220 	lda	(__divulonglong_reste_65536_2 + 6)
   0166 EDr0Er00      [ 4]  221 	sbc	(__divulonglong_PARM_2 + 6)
   0169 ADr17r00      [ 4]  222 	lda	(__divulonglong_reste_65536_2 + 7)
   016C EDr0Fr00      [ 4]  223 	sbc	(__divulonglong_PARM_2 + 7)
   016F 90 51         [ 4]  224 	bcc	00106$
                            225 ;	../_divulonglong.c: 60: reste -= y;
   0171 ADr10r00      [ 4]  226 	lda	__divulonglong_reste_65536_2
   0174 38            [ 2]  227 	sec
   0175 EDr08r00      [ 4]  228 	sbc	__divulonglong_PARM_2
   0178 8Dr10r00      [ 4]  229 	sta	__divulonglong_reste_65536_2
   017B ADr11r00      [ 4]  230 	lda	(__divulonglong_reste_65536_2 + 1)
   017E EDr09r00      [ 4]  231 	sbc	(__divulonglong_PARM_2 + 1)
   0181 8Dr11r00      [ 4]  232 	sta	(__divulonglong_reste_65536_2 + 1)
   0184 ADr12r00      [ 4]  233 	lda	(__divulonglong_reste_65536_2 + 2)
   0187 EDr0Ar00      [ 4]  234 	sbc	(__divulonglong_PARM_2 + 2)
   018A 8Dr12r00      [ 4]  235 	sta	(__divulonglong_reste_65536_2 + 2)
   018D ADr13r00      [ 4]  236 	lda	(__divulonglong_reste_65536_2 + 3)
   0190 EDr0Br00      [ 4]  237 	sbc	(__divulonglong_PARM_2 + 3)
   0193 8Dr13r00      [ 4]  238 	sta	(__divulonglong_reste_65536_2 + 3)
   0196 ADr14r00      [ 4]  239 	lda	(__divulonglong_reste_65536_2 + 4)
   0199 EDr0Cr00      [ 4]  240 	sbc	(__divulonglong_PARM_2 + 4)
   019C 8Dr14r00      [ 4]  241 	sta	(__divulonglong_reste_65536_2 + 4)
   019F ADr15r00      [ 4]  242 	lda	(__divulonglong_reste_65536_2 + 5)
   01A2 EDr0Dr00      [ 4]  243 	sbc	(__divulonglong_PARM_2 + 5)
   01A5 8Dr15r00      [ 4]  244 	sta	(__divulonglong_reste_65536_2 + 5)
   01A8 ADr16r00      [ 4]  245 	lda	(__divulonglong_reste_65536_2 + 6)
   01AB EDr0Er00      [ 4]  246 	sbc	(__divulonglong_PARM_2 + 6)
   01AE 8Dr16r00      [ 4]  247 	sta	(__divulonglong_reste_65536_2 + 6)
   01B1 ADr17r00      [ 4]  248 	lda	(__divulonglong_reste_65536_2 + 7)
   01B4 EDr0Fr00      [ 4]  249 	sbc	(__divulonglong_PARM_2 + 7)
   01B7 8Dr17r00      [ 4]  250 	sta	(__divulonglong_reste_65536_2 + 7)
                            251 ;	../_divulonglong.c: 62: x |= 1L;
   01BA ADr00r00      [ 4]  252 	lda	__divulonglong_PARM_1
   01BD 09 01         [ 2]  253 	ora	#0x01
   01BF 8Dr00r00      [ 4]  254 	sta	__divulonglong_PARM_1
   01C2                     255 00106$:
                            256 ;	../_divulonglong.c: 65: while (--count);
   01C2 C6*00         [ 5]  257 	dec	*__divulonglong_sloc0_1_0
   01C4 A5*00         [ 3]  258 	lda	*__divulonglong_sloc0_1_0
   01C6 F0 03         [ 4]  259 	beq	00129$
   01C8 4Cr1Er00      [ 3]  260 	jmp	00105$
   01CB                     261 00129$:
                            262 ;	../_divulonglong.c: 66: return x;
   01CB ADr07r00      [ 4]  263 	lda	(__divulonglong_PARM_1 + 7)
   01CE 85*00         [ 3]  264 	sta	*___SDCC_m6502_ret7
   01D0 ADr06r00      [ 4]  265 	lda	(__divulonglong_PARM_1 + 6)
   01D3 85*00         [ 3]  266 	sta	*___SDCC_m6502_ret6
   01D5 ADr05r00      [ 4]  267 	lda	(__divulonglong_PARM_1 + 5)
   01D8 85*00         [ 3]  268 	sta	*___SDCC_m6502_ret5
   01DA ADr04r00      [ 4]  269 	lda	(__divulonglong_PARM_1 + 4)
   01DD 85*00         [ 3]  270 	sta	*___SDCC_m6502_ret4
   01DF ADr03r00      [ 4]  271 	lda	(__divulonglong_PARM_1 + 3)
   01E2 85*00         [ 3]  272 	sta	*___SDCC_m6502_ret3
   01E4 ADr02r00      [ 4]  273 	lda	(__divulonglong_PARM_1 + 2)
   01E7 85*00         [ 3]  274 	sta	*___SDCC_m6502_ret2
   01E9 AEr01r00      [ 4]  275 	ldx	(__divulonglong_PARM_1 + 1)
   01EC ADr00r00      [ 4]  276 	lda	__divulonglong_PARM_1
                            277 ;	../_divulonglong.c: 67: }
   01EF 60            [ 6]  278 	rts
                            279 	.area CODE
                            280 	.area RODATA
                            281 	.area XINIT
                            282 	.area CABS    (ABS)
