============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 11:25:33 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'isp_out_dataen', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(803)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.313834s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (76.1%)

RUN-1004 : used memory is 264 MB, reserved memory is 240 MB, peak memory is 269 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93776315940864"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4252017623040"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 93776315940864"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83167746719744"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 51 trigger nets, 51 data nets.
KIT-1004 : Chipwatcher code = 1110011100001111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=51,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01011010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=148) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=148) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=51,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01011010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=51,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01011010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=51,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01011010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=148)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=148)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=51,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01011010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=51,BUS_CTRL_NUM=126,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010,32'sb0100010,32'sb0100011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000,32'sb01010100,32'sb01011010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 12591/26 useful/useless nets, 10532/15 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 12224/6 useful/useless nets, 11016/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 12208/16 useful/useless nets, 11004/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 480 better
SYN-1014 : Optimize round 2
SYN-1032 : 11845/45 useful/useless nets, 10641/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 48 instances.
SYN-2501 : Optimize round 1, 98 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 12387/2 useful/useless nets, 11188/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 50948, tnet num: 12387, tinst num: 11187, tnode num: 61860, tedge num: 82316.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12387 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 264 (3.36), #lev = 7 (1.73)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 264 (3.36), #lev = 7 (1.73)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 599 instances into 264 LUTs, name keeping = 73%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 445 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 144 adder to BLE ...
SYN-4008 : Packed 144 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.801636s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (72.9%)

RUN-1004 : used memory is 292 MB, reserved memory is 271 MB, peak memory is 407 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.891862s wall, 2.031250s user + 0.171875s system = 2.203125s CPU (76.2%)

RUN-1004 : used memory is 292 MB, reserved memory is 271 MB, peak memory is 407 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[15] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net ISP/data_in[7] will be merged to another kept net isp_din[15]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[14] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net ISP/data_in[6] will be merged to another kept net isp_din[14]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[13] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net ISP/data_in[5] will be merged to another kept net isp_din[13]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[12] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net ISP/data_in[4] will be merged to another kept net isp_din[12]
SYN-5055 WARNING: The kept net fifo/ram_inst/dob_tmp2[11] will be merged to another kept net isp_din[11]
SYN-5055 WARNING: The kept net ISP/data_in[3] will be merged to another kept net isp_din[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (314 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10341 instances
RUN-0007 : 6229 luts, 3190 seqs, 516 mslices, 267 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 11559 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 6732 nets have 2 pins
RUN-1001 : 3519 nets have [3 - 5] pins
RUN-1001 : 779 nets have [6 - 10] pins
RUN-1001 : 303 nets have [11 - 20] pins
RUN-1001 : 200 nets have [21 - 99] pins
RUN-1001 : 16 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1375     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     816     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  56   |     15     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 76
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10339 instances, 6229 luts, 3190 seqs, 783 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49118, tnet num: 11557, tinst num: 10339, tnode num: 59777, tedge num: 80379.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.004853s wall, 0.812500s user + 0.031250s system = 0.843750s CPU (84.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.73271e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10339.
PHY-3001 : Level 1 #clusters 1521.
PHY-3001 : End clustering;  0.078730s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (79.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 848472, overlap = 324.781
PHY-3002 : Step(2): len = 730011, overlap = 360.312
PHY-3002 : Step(3): len = 537055, overlap = 444.219
PHY-3002 : Step(4): len = 463831, overlap = 504.188
PHY-3002 : Step(5): len = 370344, overlap = 599.219
PHY-3002 : Step(6): len = 327481, overlap = 650.688
PHY-3002 : Step(7): len = 270600, overlap = 716.531
PHY-3002 : Step(8): len = 237563, overlap = 750.562
PHY-3002 : Step(9): len = 210512, overlap = 767.656
PHY-3002 : Step(10): len = 189065, overlap = 790.469
PHY-3002 : Step(11): len = 169819, overlap = 803.625
PHY-3002 : Step(12): len = 156622, overlap = 835.938
PHY-3002 : Step(13): len = 147299, overlap = 850.812
PHY-3002 : Step(14): len = 134344, overlap = 850.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.97076e-06
PHY-3002 : Step(15): len = 148580, overlap = 844.75
PHY-3002 : Step(16): len = 188122, overlap = 750.656
PHY-3002 : Step(17): len = 202570, overlap = 660.656
PHY-3002 : Step(18): len = 208645, overlap = 636.281
PHY-3002 : Step(19): len = 204648, overlap = 628.938
PHY-3002 : Step(20): len = 201338, overlap = 607.406
PHY-3002 : Step(21): len = 195229, overlap = 603.75
PHY-3002 : Step(22): len = 191329, overlap = 583.656
PHY-3002 : Step(23): len = 187779, overlap = 594.938
PHY-3002 : Step(24): len = 186580, overlap = 592.062
PHY-3002 : Step(25): len = 184718, overlap = 614.438
PHY-3002 : Step(26): len = 182715, overlap = 604.75
PHY-3002 : Step(27): len = 180931, overlap = 609.969
PHY-3002 : Step(28): len = 179698, overlap = 612.5
PHY-3002 : Step(29): len = 177288, overlap = 622.031
PHY-3002 : Step(30): len = 176413, overlap = 615.469
PHY-3002 : Step(31): len = 175851, overlap = 610.469
PHY-3002 : Step(32): len = 175151, overlap = 605.438
PHY-3002 : Step(33): len = 174188, overlap = 617.5
PHY-3002 : Step(34): len = 173593, overlap = 620.875
PHY-3002 : Step(35): len = 172930, overlap = 626.469
PHY-3002 : Step(36): len = 172812, overlap = 617.406
PHY-3002 : Step(37): len = 171583, overlap = 597.531
PHY-3002 : Step(38): len = 170502, overlap = 612.25
PHY-3002 : Step(39): len = 169419, overlap = 625.875
PHY-3002 : Step(40): len = 168616, overlap = 642.562
PHY-3002 : Step(41): len = 167694, overlap = 647.625
PHY-3002 : Step(42): len = 166720, overlap = 631
PHY-3002 : Step(43): len = 165750, overlap = 618.844
PHY-3002 : Step(44): len = 164957, overlap = 599.531
PHY-3002 : Step(45): len = 163828, overlap = 614.062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.94152e-06
PHY-3002 : Step(46): len = 171482, overlap = 625.062
PHY-3002 : Step(47): len = 185008, overlap = 620
PHY-3002 : Step(48): len = 191225, overlap = 618.375
PHY-3002 : Step(49): len = 194273, overlap = 612.875
PHY-3002 : Step(50): len = 194923, overlap = 612.094
PHY-3002 : Step(51): len = 194489, overlap = 607.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.88305e-06
PHY-3002 : Step(52): len = 206134, overlap = 565.844
PHY-3002 : Step(53): len = 222465, overlap = 550.469
PHY-3002 : Step(54): len = 231368, overlap = 490.219
PHY-3002 : Step(55): len = 235629, overlap = 470.438
PHY-3002 : Step(56): len = 235873, overlap = 452.906
PHY-3002 : Step(57): len = 235384, overlap = 445.812
PHY-3002 : Step(58): len = 234944, overlap = 441.656
PHY-3002 : Step(59): len = 235205, overlap = 442.625
PHY-3002 : Step(60): len = 235943, overlap = 435.094
PHY-3002 : Step(61): len = 235871, overlap = 453.156
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.57661e-05
PHY-3002 : Step(62): len = 247595, overlap = 441.719
PHY-3002 : Step(63): len = 265251, overlap = 366.625
PHY-3002 : Step(64): len = 272949, overlap = 323.688
PHY-3002 : Step(65): len = 276317, overlap = 324.312
PHY-3002 : Step(66): len = 276950, overlap = 323.094
PHY-3002 : Step(67): len = 278299, overlap = 319.438
PHY-3002 : Step(68): len = 279270, overlap = 320.531
PHY-3002 : Step(69): len = 279533, overlap = 323.906
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.15322e-05
PHY-3002 : Step(70): len = 295221, overlap = 309.438
PHY-3002 : Step(71): len = 313892, overlap = 269.531
PHY-3002 : Step(72): len = 321951, overlap = 270
PHY-3002 : Step(73): len = 325796, overlap = 277.406
PHY-3002 : Step(74): len = 326035, overlap = 273.719
PHY-3002 : Step(75): len = 326291, overlap = 266.906
PHY-3002 : Step(76): len = 323917, overlap = 267.969
PHY-3002 : Step(77): len = 323137, overlap = 278.438
PHY-3002 : Step(78): len = 321845, overlap = 255.344
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.30644e-05
PHY-3002 : Step(79): len = 336586, overlap = 242.531
PHY-3002 : Step(80): len = 347795, overlap = 223.75
PHY-3002 : Step(81): len = 352426, overlap = 184.781
PHY-3002 : Step(82): len = 355535, overlap = 179.406
PHY-3002 : Step(83): len = 359349, overlap = 180.188
PHY-3002 : Step(84): len = 362327, overlap = 183.969
PHY-3002 : Step(85): len = 362207, overlap = 182.531
PHY-3002 : Step(86): len = 362564, overlap = 183.312
PHY-3002 : Step(87): len = 362755, overlap = 178.906
PHY-3002 : Step(88): len = 362289, overlap = 184.375
PHY-3002 : Step(89): len = 360460, overlap = 183.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000126129
PHY-3002 : Step(90): len = 372062, overlap = 183.875
PHY-3002 : Step(91): len = 381897, overlap = 169.125
PHY-3002 : Step(92): len = 384649, overlap = 139
PHY-3002 : Step(93): len = 385926, overlap = 136.844
PHY-3002 : Step(94): len = 388544, overlap = 122.844
PHY-3002 : Step(95): len = 390564, overlap = 116.531
PHY-3002 : Step(96): len = 390626, overlap = 120.625
PHY-3002 : Step(97): len = 391863, overlap = 120.906
PHY-3002 : Step(98): len = 392774, overlap = 121.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000252258
PHY-3002 : Step(99): len = 401021, overlap = 113.062
PHY-3002 : Step(100): len = 407977, overlap = 109.25
PHY-3002 : Step(101): len = 409059, overlap = 104.219
PHY-3002 : Step(102): len = 410105, overlap = 101.969
PHY-3002 : Step(103): len = 412037, overlap = 98.9375
PHY-3002 : Step(104): len = 413186, overlap = 100.938
PHY-3002 : Step(105): len = 412188, overlap = 94.9062
PHY-3002 : Step(106): len = 413032, overlap = 95.9062
PHY-3002 : Step(107): len = 414481, overlap = 94.875
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000504515
PHY-3002 : Step(108): len = 420284, overlap = 87.2812
PHY-3002 : Step(109): len = 425163, overlap = 85.0938
PHY-3002 : Step(110): len = 425371, overlap = 86.2812
PHY-3002 : Step(111): len = 426702, overlap = 82.0938
PHY-3002 : Step(112): len = 430166, overlap = 75.4062
PHY-3002 : Step(113): len = 432680, overlap = 69.625
PHY-3002 : Step(114): len = 431962, overlap = 69.5312
PHY-3002 : Step(115): len = 432441, overlap = 64.0625
PHY-3002 : Step(116): len = 433970, overlap = 59.875
PHY-3002 : Step(117): len = 434242, overlap = 60.1562
PHY-3002 : Step(118): len = 433449, overlap = 66.0938
PHY-3002 : Step(119): len = 434181, overlap = 72.0625
PHY-3002 : Step(120): len = 434591, overlap = 74.9375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00096991
PHY-3002 : Step(121): len = 438383, overlap = 73.5
PHY-3002 : Step(122): len = 442182, overlap = 73.7188
PHY-3002 : Step(123): len = 442409, overlap = 71.875
PHY-3002 : Step(124): len = 443171, overlap = 66.6562
PHY-3002 : Step(125): len = 445916, overlap = 66.125
PHY-3002 : Step(126): len = 448619, overlap = 66.0625
PHY-3002 : Step(127): len = 448457, overlap = 62.2812
PHY-3002 : Step(128): len = 448838, overlap = 60.8438
PHY-3002 : Step(129): len = 450836, overlap = 68.5938
PHY-3002 : Step(130): len = 452034, overlap = 60.4688
PHY-3002 : Step(131): len = 452167, overlap = 51.7812
PHY-3002 : Step(132): len = 452580, overlap = 53.1562
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00169263
PHY-3002 : Step(133): len = 454193, overlap = 51.9062
PHY-3002 : Step(134): len = 456275, overlap = 56.4062
PHY-3002 : Step(135): len = 457165, overlap = 58.6562
PHY-3002 : Step(136): len = 460025, overlap = 67.2188
PHY-3002 : Step(137): len = 462849, overlap = 60.5938
PHY-3002 : Step(138): len = 464660, overlap = 52.5
PHY-3002 : Step(139): len = 464175, overlap = 58.875
PHY-3002 : Step(140): len = 464121, overlap = 58.9375
PHY-3002 : Step(141): len = 465218, overlap = 59.4375
PHY-3002 : Step(142): len = 465686, overlap = 59.5
PHY-3002 : Step(143): len = 465256, overlap = 62.3125
PHY-3002 : Step(144): len = 465408, overlap = 62.3125
PHY-3002 : Step(145): len = 466020, overlap = 62.8438
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0028584
PHY-3002 : Step(146): len = 466773, overlap = 62.3438
PHY-3002 : Step(147): len = 467734, overlap = 63.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014306s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11559.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 611680, over cnt = 1318(3%), over = 7208, worst = 42
PHY-1001 : End global iterations;  0.310116s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (35.3%)

PHY-1001 : Congestion index: top1 = 76.21, top5 = 59.55, top10 = 50.82, top15 = 44.93.
PHY-3001 : End congestion estimation;  0.423692s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (40.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.409407s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (76.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000179762
PHY-3002 : Step(148): len = 508070, overlap = 11.0312
PHY-3002 : Step(149): len = 508800, overlap = 13
PHY-3002 : Step(150): len = 508264, overlap = 14.2188
PHY-3002 : Step(151): len = 507733, overlap = 14.9375
PHY-3002 : Step(152): len = 509417, overlap = 15.0312
PHY-3002 : Step(153): len = 511460, overlap = 14.9375
PHY-3002 : Step(154): len = 510618, overlap = 16.2812
PHY-3002 : Step(155): len = 510389, overlap = 15.8438
PHY-3002 : Step(156): len = 508935, overlap = 14.375
PHY-3002 : Step(157): len = 506696, overlap = 15.1875
PHY-3002 : Step(158): len = 503855, overlap = 16.4062
PHY-3002 : Step(159): len = 500411, overlap = 16.7812
PHY-3002 : Step(160): len = 497708, overlap = 17.2812
PHY-3002 : Step(161): len = 495435, overlap = 15.3438
PHY-3002 : Step(162): len = 493946, overlap = 14.9375
PHY-3002 : Step(163): len = 492360, overlap = 14.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000359524
PHY-3002 : Step(164): len = 495087, overlap = 14.0312
PHY-3002 : Step(165): len = 499249, overlap = 13.1562
PHY-3002 : Step(166): len = 498610, overlap = 12.7188
PHY-3002 : Step(167): len = 498610, overlap = 12.125
PHY-3002 : Step(168): len = 499418, overlap = 10.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000719049
PHY-3002 : Step(169): len = 502785, overlap = 11.375
PHY-3002 : Step(170): len = 509422, overlap = 9.53125
PHY-3002 : Step(171): len = 513075, overlap = 9.6875
PHY-3002 : Step(172): len = 513783, overlap = 9.875
PHY-3002 : Step(173): len = 514772, overlap = 8.8125
PHY-3002 : Step(174): len = 515898, overlap = 7.96875
PHY-3002 : Step(175): len = 516236, overlap = 8.03125
PHY-3002 : Step(176): len = 517440, overlap = 7.4375
PHY-3002 : Step(177): len = 518604, overlap = 6.875
PHY-3002 : Step(178): len = 517461, overlap = 7.0625
PHY-3002 : Step(179): len = 515537, overlap = 8.40625
PHY-3002 : Step(180): len = 513776, overlap = 6.21875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00122406
PHY-3002 : Step(181): len = 516376, overlap = 6.46875
PHY-3002 : Step(182): len = 517946, overlap = 6.40625
PHY-3002 : Step(183): len = 521139, overlap = 6.28125
PHY-3002 : Step(184): len = 524035, overlap = 5.6875
PHY-3002 : Step(185): len = 525935, overlap = 5.65625
PHY-3002 : Step(186): len = 527198, overlap = 5.46875
PHY-3002 : Step(187): len = 527674, overlap = 5.09375
PHY-3002 : Step(188): len = 527325, overlap = 4.65625
PHY-3002 : Step(189): len = 526417, overlap = 3.46875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 43/11559.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 624024, over cnt = 1742(4%), over = 7318, worst = 37
PHY-1001 : End global iterations;  0.419001s wall, 0.156250s user + 0.031250s system = 0.187500s CPU (44.7%)

PHY-1001 : Congestion index: top1 = 77.13, top5 = 57.24, top10 = 49.29, top15 = 44.70.
PHY-3001 : End congestion estimation;  0.548745s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (56.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.408608s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (80.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000192376
PHY-3002 : Step(190): len = 526633, overlap = 93.2812
PHY-3002 : Step(191): len = 523669, overlap = 80.4688
PHY-3002 : Step(192): len = 518564, overlap = 70.7812
PHY-3002 : Step(193): len = 513297, overlap = 62.5938
PHY-3002 : Step(194): len = 507992, overlap = 61.5625
PHY-3002 : Step(195): len = 504001, overlap = 55.5938
PHY-3002 : Step(196): len = 499343, overlap = 54.3438
PHY-3002 : Step(197): len = 495461, overlap = 57.7812
PHY-3002 : Step(198): len = 490719, overlap = 65
PHY-3002 : Step(199): len = 486607, overlap = 58.3438
PHY-3002 : Step(200): len = 483254, overlap = 57.9375
PHY-3002 : Step(201): len = 480513, overlap = 55.9375
PHY-3002 : Step(202): len = 477834, overlap = 59.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000384751
PHY-3002 : Step(203): len = 480206, overlap = 53.1875
PHY-3002 : Step(204): len = 483800, overlap = 51.8438
PHY-3002 : Step(205): len = 483980, overlap = 52.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0006967
PHY-3002 : Step(206): len = 490118, overlap = 50.1875
PHY-3002 : Step(207): len = 497909, overlap = 40.1562
PHY-3002 : Step(208): len = 501491, overlap = 39.5938
PHY-3002 : Step(209): len = 501115, overlap = 36.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49118, tnet num: 11557, tinst num: 10339, tnode num: 59777, tedge num: 80379.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 265.91 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 163/11559.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 605696, over cnt = 1902(5%), over = 6478, worst = 32
PHY-1001 : End global iterations;  0.426961s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (95.1%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 50.27, top10 = 44.66, top15 = 41.36.
PHY-1001 : End incremental global routing;  0.553080s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (93.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11557 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.470131s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (56.5%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 10230 has valid locations, 46 needs to be replaced
PHY-3001 : design contains 10380 instances, 6236 luts, 3224 seqs, 783 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 504866
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9693/11600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608936, over cnt = 1910(5%), over = 6491, worst = 32
PHY-1001 : End global iterations;  0.069089s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (67.8%)

PHY-1001 : Congestion index: top1 = 62.46, top5 = 50.21, top10 = 44.71, top15 = 41.44.
PHY-3001 : End congestion estimation;  0.219988s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (71.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 49282, tnet num: 11598, tinst num: 10380, tnode num: 60043, tedge num: 80625.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.195282s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (62.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(210): len = 504568, overlap = 0
PHY-3002 : Step(211): len = 504532, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9705/11600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608328, over cnt = 1916(5%), over = 6512, worst = 32
PHY-1001 : End global iterations;  0.063903s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (73.4%)

PHY-1001 : Congestion index: top1 = 62.63, top5 = 50.31, top10 = 44.79, top15 = 41.47.
PHY-3001 : End congestion estimation;  0.213544s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432716s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (68.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00106786
PHY-3002 : Step(212): len = 504420, overlap = 36.9375
PHY-3002 : Step(213): len = 504607, overlap = 36.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00213573
PHY-3002 : Step(214): len = 504581, overlap = 37
PHY-3002 : Step(215): len = 504800, overlap = 36.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00427146
PHY-3002 : Step(216): len = 504845, overlap = 37.2188
PHY-3002 : Step(217): len = 504942, overlap = 37.2188
PHY-3001 : Final: Len = 504942, Over = 37.2188
PHY-3001 : End incremental placement;  2.405788s wall, 1.546875s user + 0.046875s system = 1.593750s CPU (66.2%)

OPT-1001 : Total overflow 266.72 peak overflow 3.25
OPT-1001 : End high-fanout net optimization;  3.670375s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (66.8%)

OPT-1001 : Current memory(MB): used = 519, reserve = 501, peak = 523.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9696/11600.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608872, over cnt = 1897(5%), over = 6394, worst = 32
PHY-1002 : len = 635688, over cnt = 1317(3%), over = 3529, worst = 18
PHY-1002 : len = 659200, over cnt = 475(1%), over = 1203, worst = 16
PHY-1002 : len = 670088, over cnt = 74(0%), over = 129, worst = 10
PHY-1002 : len = 671240, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.693623s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (76.6%)

PHY-1001 : Congestion index: top1 = 51.01, top5 = 44.75, top10 = 41.35, top15 = 39.00.
OPT-1001 : End congestion update;  0.853929s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (76.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11598 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.343466s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (81.9%)

OPT-0007 : Start: WNS -3995 TNS -42435 NUM_FEPS 24
OPT-0007 : Iter 1: improved WNS -3995 TNS -42237 NUM_FEPS 23 with 15 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS -3995 TNS -42237 NUM_FEPS 23 with 4 cells processed and 50 slack improved
OPT-0007 : Iter 3: improved WNS -3995 TNS -42237 NUM_FEPS 23 with 1 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.213024s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (79.9%)

OPT-1001 : Current memory(MB): used = 518, reserve = 500, peak = 523.
OPT-1001 : End physical optimization;  5.965820s wall, 4.296875s user + 0.046875s system = 4.343750s CPU (72.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6236 LUT to BLE ...
SYN-4008 : Packed 6236 LUT and 1157 SEQ to BLE.
SYN-4003 : Packing 2067 remaining SEQ's ...
SYN-4005 : Packed 1496 SEQ with LUT/SLICE
SYN-4006 : 3717 single LUT's are left
SYN-4006 : 571 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6807/8053 primitive instances ...
PHY-3001 : End packing;  0.465199s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (73.9%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4660 instances
RUN-1001 : 2261 mslices, 2260 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 10638 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5570 nets have 2 pins
RUN-1001 : 3625 nets have [3 - 5] pins
RUN-1001 : 858 nets have [6 - 10] pins
RUN-1001 : 327 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 4658 instances, 4521 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : After packing: Len = 524195, Over = 92.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5440/10638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 669536, over cnt = 1187(3%), over = 1888, worst = 8
PHY-1002 : len = 675096, over cnt = 638(1%), over = 895, worst = 8
PHY-1002 : len = 683272, over cnt = 210(0%), over = 252, worst = 5
PHY-1002 : len = 685560, over cnt = 69(0%), over = 76, worst = 2
PHY-1002 : len = 686504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.796491s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (70.6%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 46.25, top10 = 42.40, top15 = 39.80.
PHY-3001 : End congestion estimation;  1.003403s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (74.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46285, tnet num: 10636, tinst num: 4658, tnode num: 54700, tedge num: 78219.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.333017s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (77.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.1439e-05
PHY-3002 : Step(218): len = 515243, overlap = 103.75
PHY-3002 : Step(219): len = 508194, overlap = 106
PHY-3002 : Step(220): len = 504483, overlap = 104.75
PHY-3002 : Step(221): len = 501759, overlap = 112.5
PHY-3002 : Step(222): len = 499890, overlap = 120.5
PHY-3002 : Step(223): len = 498889, overlap = 117.75
PHY-3002 : Step(224): len = 497905, overlap = 115
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000142878
PHY-3002 : Step(225): len = 504177, overlap = 105.25
PHY-3002 : Step(226): len = 511429, overlap = 94
PHY-3002 : Step(227): len = 512448, overlap = 94.25
PHY-3002 : Step(228): len = 513299, overlap = 96.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000285756
PHY-3002 : Step(229): len = 519083, overlap = 87.75
PHY-3002 : Step(230): len = 525521, overlap = 83.75
PHY-3002 : Step(231): len = 530410, overlap = 76.5
PHY-3002 : Step(232): len = 529244, overlap = 74.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.904848s wall, 0.250000s user + 0.328125s system = 0.578125s CPU (63.9%)

PHY-3001 : Trial Legalized: Len = 568719
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 627/10638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 689096, over cnt = 1523(4%), over = 2509, worst = 9
PHY-1002 : len = 697448, over cnt = 893(2%), over = 1323, worst = 9
PHY-1002 : len = 708944, over cnt = 244(0%), over = 333, worst = 7
PHY-1002 : len = 712568, over cnt = 39(0%), over = 64, worst = 7
PHY-1002 : len = 713736, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.990155s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (67.9%)

PHY-1001 : Congestion index: top1 = 51.98, top5 = 46.09, top10 = 42.61, top15 = 40.16.
PHY-3001 : End congestion estimation;  1.223463s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (71.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.435722s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (82.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00018194
PHY-3002 : Step(233): len = 553048, overlap = 9.5
PHY-3002 : Step(234): len = 544078, overlap = 18.75
PHY-3002 : Step(235): len = 536953, overlap = 28.5
PHY-3002 : Step(236): len = 531399, overlap = 38.25
PHY-3002 : Step(237): len = 529248, overlap = 41.25
PHY-3002 : Step(238): len = 528144, overlap = 47.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000363879
PHY-3002 : Step(239): len = 534974, overlap = 42.25
PHY-3002 : Step(240): len = 538501, overlap = 41.75
PHY-3002 : Step(241): len = 539740, overlap = 41
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000703181
PHY-3002 : Step(242): len = 545233, overlap = 35.75
PHY-3002 : Step(243): len = 552112, overlap = 29.25
PHY-3002 : Step(244): len = 557567, overlap = 28.75
PHY-3002 : Step(245): len = 556597, overlap = 31
PHY-3002 : Step(246): len = 554934, overlap = 33
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011270s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 566306, Over = 0
PHY-3001 : Spreading special nets. 36 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 46 instances has been re-located, deltaX = 10, deltaY = 28, maxDist = 1.
PHY-3001 : Final: Len = 566910, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46285, tnet num: 10636, tinst num: 4658, tnode num: 54700, tedge num: 78219.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.037556s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (78.3%)

RUN-1004 : used memory is 493 MB, reserved memory is 484 MB, peak memory is 537 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2513/10638.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 698000, over cnt = 1452(4%), over = 2244, worst = 7
PHY-1002 : len = 706168, over cnt = 828(2%), over = 1129, worst = 7
PHY-1002 : len = 714104, over cnt = 351(0%), over = 482, worst = 5
PHY-1002 : len = 717184, over cnt = 152(0%), over = 200, worst = 4
PHY-1002 : len = 719488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.999154s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (82.9%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 44.79, top10 = 41.11, top15 = 38.87.
PHY-1001 : End incremental global routing;  1.196443s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (82.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10636 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.433750s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (79.3%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4552 has valid locations, 12 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 568600
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9756/10648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 722168, over cnt = 26(0%), over = 28, worst = 2
PHY-1002 : len = 722240, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 722384, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 722392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.379415s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (78.2%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 44.85, top10 = 41.20, top15 = 38.96.
PHY-3001 : End congestion estimation;  0.593345s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (76.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46407, tnet num: 10646, tinst num: 4668, tnode num: 54852, tedge num: 78397.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.028886s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (80.5%)

RUN-1004 : used memory is 499 MB, reserved memory is 481 MB, peak memory is 544 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.491310s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (79.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(247): len = 568053, overlap = 0
PHY-3002 : Step(248): len = 567909, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9753/10648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 720688, over cnt = 16(0%), over = 21, worst = 4
PHY-1002 : len = 720752, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 720760, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 720776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.392780s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (67.6%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 44.79, top10 = 41.14, top15 = 38.90.
PHY-3001 : End congestion estimation;  0.602667s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (75.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.464340s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (74.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.67195e-05
PHY-3002 : Step(249): len = 567896, overlap = 1
PHY-3002 : Step(250): len = 567896, overlap = 1
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004061s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 567867, Over = 0
PHY-3001 : End spreading;  0.028118s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.6%)

PHY-3001 : Final: Len = 567867, Over = 0
PHY-3001 : End incremental placement;  3.425621s wall, 2.609375s user + 0.062500s system = 2.671875s CPU (78.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.334379s wall, 4.140625s user + 0.093750s system = 4.234375s CPU (79.4%)

OPT-1001 : Current memory(MB): used = 549, reserve = 536, peak = 551.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9752/10648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 721008, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 721168, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 721200, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.279435s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (61.5%)

PHY-1001 : Congestion index: top1 = 51.47, top5 = 44.80, top10 = 41.20, top15 = 38.95.
OPT-1001 : End congestion update;  0.491485s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (69.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.356906s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (65.7%)

OPT-0007 : Start: WNS -3877 TNS -41068 NUM_FEPS 19
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 582514, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025549s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.2%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 582594, Over = 0
PHY-3001 : End incremental legalization;  0.210729s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (66.7%)

OPT-0007 : Iter 1: improved WNS -3727 TNS -23914 NUM_FEPS 14 with 45 cells processed and 18820 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 587380, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025205s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 3, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 587402, Over = 0
PHY-3001 : End incremental legalization;  0.218605s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (71.5%)

OPT-0007 : Iter 2: improved WNS -3555 TNS -20182 NUM_FEPS 15 with 22 cells processed and 7780 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 590828, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025985s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (60.1%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 590692, Over = 0
PHY-3001 : End incremental legalization;  0.203269s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (38.4%)

OPT-0007 : Iter 3: improved WNS -3355 TNS -17420 NUM_FEPS 14 with 18 cells processed and 6037 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 591358, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026681s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 591334, Over = 0
PHY-3001 : End incremental legalization;  0.213572s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (73.2%)

OPT-0007 : Iter 4: improved WNS -3305 TNS -17682 NUM_FEPS 15 with 14 cells processed and 2554 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 591708, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026482s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.0%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 591670, Over = 0
PHY-3001 : End incremental legalization;  0.214899s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (87.3%)

OPT-0007 : Iter 5: improved WNS -3255 TNS -17482 NUM_FEPS 15 with 9 cells processed and 1433 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 591664, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024809s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.0%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 591646, Over = 0
PHY-3001 : End incremental legalization;  0.221042s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (70.7%)

OPT-0007 : Iter 6: improved WNS -3155 TNS -17332 NUM_FEPS 15 with 5 cells processed and 148 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 591798, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027464s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.9%)

PHY-3001 : 3 instances has been re-located, deltaX = 2, deltaY = 0, maxDist = 1.
PHY-3001 : Final: Len = 591814, Over = 0
PHY-3001 : End incremental legalization;  0.207894s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (82.7%)

OPT-0007 : Iter 7: improved WNS -3105 TNS -17182 NUM_FEPS 15 with 6 cells processed and 386 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 591696, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026083s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 3 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 591708, Over = 0
PHY-3001 : End incremental legalization;  0.204569s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (53.5%)

OPT-0007 : Iter 8: improved WNS -2955 TNS -16982 NUM_FEPS 15 with 6 cells processed and 1150 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 101 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4564 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4668 instances, 4531 slices, 147 macros(783 instances: 516 mslices 267 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Initial: Len = 591738, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030056s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (52.0%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 591748, Over = 0
PHY-3001 : End incremental legalization;  0.206650s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (30.2%)

OPT-0007 : Iter 9: improved WNS -2955 TNS -16932 NUM_FEPS 15 with 2 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  3.453553s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (67.9%)

OPT-1001 : Current memory(MB): used = 549, reserve = 537, peak = 551.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.350476s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (75.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9475/10648.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 745520, over cnt = 68(0%), over = 92, worst = 5
PHY-1002 : len = 745680, over cnt = 54(0%), over = 64, worst = 3
PHY-1002 : len = 746000, over cnt = 28(0%), over = 31, worst = 2
PHY-1002 : len = 746352, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 746384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.541156s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (60.6%)

PHY-1001 : Congestion index: top1 = 52.28, top5 = 45.70, top10 = 42.03, top15 = 39.70.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.352132s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (62.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -2955 TNS -16982 NUM_FEPS 15
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 51.793103
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -2955ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10648 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10648 nets
OPT-1001 : End physical optimization;  11.467140s wall, 8.218750s user + 0.156250s system = 8.375000s CPU (73.0%)

RUN-1003 : finish command "place" in  31.956920s wall, 20.453125s user + 1.625000s system = 22.078125s CPU (69.1%)

RUN-1004 : used memory is 460 MB, reserved memory is 438 MB, peak memory is 551 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.131642s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (116.0%)

RUN-1004 : used memory is 464 MB, reserved memory is 444 MB, peak memory is 551 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4670 instances
RUN-1001 : 2261 mslices, 2270 lslices, 101 pads, 30 brams, 3 dsps
RUN-1001 : There are total 10648 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 5567 nets have 2 pins
RUN-1001 : 3624 nets have [3 - 5] pins
RUN-1001 : 864 nets have [6 - 10] pins
RUN-1001 : 332 nets have [11 - 20] pins
RUN-1001 : 242 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46407, tnet num: 10646, tinst num: 4668, tnode num: 54852, tedge num: 78397.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2261 mslices, 2270 lslices, 101 pads, 30 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 709816, over cnt = 1479(4%), over = 2437, worst = 9
PHY-1002 : len = 719672, over cnt = 802(2%), over = 1155, worst = 8
PHY-1002 : len = 730008, over cnt = 172(0%), over = 247, worst = 5
PHY-1002 : len = 733552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.795355s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (41.3%)

PHY-1001 : Congestion index: top1 = 50.67, top5 = 44.42, top10 = 41.03, top15 = 38.81.
PHY-1001 : End global routing;  0.992791s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (40.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 554, reserve = 540, peak = 554.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 807, reserve = 794, peak = 807.
PHY-1001 : End build detailed router design. 2.822461s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (37.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 132160, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.538931s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (41.6%)

PHY-1001 : Current memory(MB): used = 842, reserve = 830, peak = 842.
PHY-1001 : End phase 1; 1.544515s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (41.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.93806e+06, over cnt = 875(0%), over = 883, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 846, reserve = 834, peak = 846.
PHY-1001 : End initial routed; 29.182204s wall, 15.093750s user + 0.093750s system = 15.187500s CPU (52.0%)

PHY-1001 : Update timing.....
PHY-1001 : 242/9954(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.005   |  -87.573  |  84   
RUN-1001 :   Hold   |  -1.643   |  -24.415  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.681647s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (26.9%)

PHY-1001 : Current memory(MB): used = 860, reserve = 848, peak = 860.
PHY-1001 : End phase 2; 30.863915s wall, 15.546875s user + 0.093750s system = 15.640625s CPU (50.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 25 pins with SWNS -2.862ns STNS -81.821ns FEP 83.
PHY-1001 : End OPT Iter 1; 0.149808s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (52.1%)

PHY-1022 : len = 1.93825e+06, over cnt = 890(0%), over = 898, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.284971s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (43.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90477e+06, over cnt = 195(0%), over = 196, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.836057s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (57.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.90342e+06, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.314386s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (59.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.90358e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.160807s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (58.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.90338e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.106254s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (58.8%)

PHY-1001 : Update timing.....
PHY-1001 : 238/9954(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.862   |  -82.471  |  83   
RUN-1001 :   Hold   |  -1.643   |  -24.415  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.679102s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (57.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 250 feed throughs used by 160 nets
PHY-1001 : End commit to database; 1.212391s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (74.7%)

PHY-1001 : Current memory(MB): used = 928, reserve = 919, peak = 928.
PHY-1001 : End phase 3; 5.800181s wall, 3.515625s user + 0.015625s system = 3.531250s CPU (60.9%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -2.862ns STNS -81.340ns FEP 83.
PHY-1001 : End OPT Iter 1; 0.157732s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (69.3%)

PHY-1022 : len = 1.90337e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.290307s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (64.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-2.862ns, -81.340ns, 83}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.90337e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.096149s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (97.5%)

PHY-1001 : Update timing.....
PHY-1001 : 238/9954(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -2.862   |  -83.017  |  83   
RUN-1001 :   Hold   |  -1.643   |  -24.415  |  20   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.665289s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (74.1%)

PHY-1001 : Current memory(MB): used = 932, reserve = 923, peak = 932.
PHY-1001 : End phase 4; 2.077590s wall, 1.500000s user + 0.031250s system = 1.531250s CPU (73.7%)

PHY-1003 : Routed, final wirelength = 1.90337e+06
PHY-1001 : Current memory(MB): used = 932, reserve = 923, peak = 932.
PHY-1001 : End export database. 0.037273s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (41.9%)

PHY-1001 : End detail routing;  43.385216s wall, 22.406250s user + 0.187500s system = 22.593750s CPU (52.1%)

RUN-1003 : finish command "route" in  45.780708s wall, 23.640625s user + 0.187500s system = 23.828125s CPU (52.0%)

RUN-1004 : used memory is 867 MB, reserved memory is 861 MB, peak memory is 932 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8188   out of  19600   41.78%
#reg                     3353   out of  19600   17.11%
#le                      8750
  #lut only              5397   out of   8750   61.68%
  #reg only               562   out of   8750    6.42%
  #lut&reg               2791   out of   8750   31.90%
#dsp                        3   out of     29   10.34%
#bram                      22   out of     64   34.38%
  #bram9k                  22
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1621
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    202
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               190
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 76
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    54


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                  |8750   |7405    |783     |3369    |30      |3       |
|  ISP                               |AHBISP                                        |1287   |687     |329     |721     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                             |600    |289     |145     |340     |8       |0       |
|      u_fifo_1                      |fifo_buf                                      |74     |25      |18      |49      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |0       |0       |8       |2       |0       |
|      u_fifo_2                      |fifo_buf                                      |70     |35      |18      |42      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_3                      |fifo_buf                                      |72     |32      |18      |45      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |6      |4       |0       |6       |2       |0       |
|      u_fifo_4                      |fifo_buf                                      |65     |31      |18      |38      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                        |bypass                                        |129    |89      |40      |36      |0       |0       |
|    u_demosaic                      |demosaic                                      |386    |151     |132     |263     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                    |107    |30      |30      |80      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                    |68     |27      |23      |45      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                    |74     |34      |29      |44      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                    |81     |35      |33      |62      |0       |0       |
|    u_gamma                         |gamma                                         |34     |34      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                     |12     |12      |0       |9       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                     |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                     |9      |9       |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                          |6      |6       |0       |4       |0       |0       |
|    Decoder                         |AHBlite_Decoder                               |4      |4       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                              |2      |2       |0       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                             |12     |12      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                             |28     |28      |0       |18      |0       |0       |
|  RAM_CODE                          |Block_RAM                                     |7      |7       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                     |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                      |6      |6       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                            |5      |5       |0       |4       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                              |6      |6       |0       |4       |0       |0       |
|  clk_gen_inst                      |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                              |sd2isp_fifo                                   |143    |69      |18      |117     |2       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                         |16     |4       |0       |16      |2       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |42     |24      |0       |42      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo |29     |23      |0       |29      |0       |0       |
|  sd_reader                         |sd_reader                                     |619    |503     |100     |275     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                    |321    |286     |34      |153     |0       |0       |
|  sdram_top_inst                    |sdram_top                                     |726    |559     |103     |359     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                     |340    |224     |57      |234     |6       |0       |
|      rd_fifo_data                  |fifo_data                                     |152    |92      |21      |118     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |15     |14      |0       |15      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |38     |26      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |36     |29      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                     |100    |68      |12      |87      |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                           |29     |19      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |18     |15      |0       |18      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data   |28     |22      |0       |28      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                    |386    |335     |46      |125     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                   |57     |45      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                   |61     |61      |0       |16      |0       |0       |
|      sdram_init_inst               |sdram_init                                    |43     |34      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                    |135    |117     |18      |31      |0       |0       |
|      sdram_write_inst              |sdram_write                                   |90     |78      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                              |5060   |4991    |51      |1381    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                      |153    |85      |65      |27      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                |664    |423     |111     |418     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                       |664    |423     |111     |418     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                   |300    |192     |0       |280     |0       |0       |
|        reg_inst                    |register                                      |298    |190     |0       |278     |0       |0       |
|        tap_inst                    |tap                                           |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger                                       |364    |231     |111     |138     |0       |0       |
|        bus_inst                    |bus_top                                       |143    |78      |54      |46      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                       |48     |27      |18      |16      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                       |46     |28      |18      |14      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                       |49     |23      |18      |16      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                      |113    |84      |29      |56      |0       |0       |
+----------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5521  
    #2          2       2103  
    #3          3       878   
    #4          4       643   
    #5        5-10      937   
    #6        11-50     482   
    #7       51-100      17   
    #8       101-500     3    
  Average     3.14            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.397576s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (117.4%)

RUN-1004 : used memory is 867 MB, reserved memory is 863 MB, peak memory is 932 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 46407, tnet num: 10646, tinst num: 4668, tnode num: 54852, tedge num: 78397.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10646 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2e21d0b54e4aab34aa04eff8716d6fb0146c605510d38817a2916d32f75082ad -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4668
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10648, pip num: 123056
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 250
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3143 valid insts, and 332238 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100001111110011100001111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  17.173153s wall, 84.953125s user + 0.671875s system = 85.625000s CPU (498.6%)

RUN-1004 : used memory is 984 MB, reserved memory is 971 MB, peak memory is 1100 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240513_112533.log"
