# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../binary_division.srcs/sources_1/new/BinaryDivision.vhd" \
"../../../../binary_division.srcs/sim_1/new/tb_fourbit_divider.vhd" \

# Do not sort compile order
nosort
