{
    "env": {
        "env_name": "vlsi-dat",
        "resolution": 0.5,
        "benchmark_folder": "../../PCBs",
        "pcb_names": ["1Bitsy_1bitsy_v5"],
        "termination_rule": "v",
        "design_rule_violate_penalty_coef": 10
    },
    "rl":{
        "rl_model_name": "ppo",
        "total_timesteps": 2e4,
        "n_epochs": 10,
        "learning_rate": 0.001,
        "n_steps": 3000,
        "batch_size": 64,
        "gamma": 0.99,
        "gae_lambda": 0.95,
        "ent_coef": 0.1,
        "vf_coef": 0.5,
        "device": "auto",
        "policy_network": "MlpPolicy",
        "actor_net_structure": [64, 64],
        "critic_net_structure": [64, 64],
        "activation_function": "Relu",
        "save_model_name": null,
        "load_model_name": null
    }
}