$date
	Mon Nov  7 15:38:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkFF_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$var reg 1 % reset $end
$scope module jkFFq $end
$var wire 1 " clk $end
$var wire 1 # j $end
$var wire 1 $ k $end
$var wire 1 % reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
1"
0!
$end
#10
0%
0"
#20
1"
#30
0"
1#
#40
1!
1"
#50
0"
1$
0#
#60
0!
1"
#70
0"
1#
#80
1!
1"
#90
0"
1%
0$
0#
#100
0!
1"
#110
0"
0%
#120
1"
