#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ef0a545a80 .scope module, "clock_divider_tb" "clock_divider_tb" 2 4;
 .timescale -12 -12;
v0x55ef0a55db50_0 .var "clk_divider_enable", 0 0;
v0x55ef0a55dc10_0 .var "division_ratio", 5 0;
v0x55ef0a55dcb0_0 .net "output_clk", 0 0, L_0x55ef0a55e430;  1 drivers
v0x55ef0a55dd80_0 .var "reference_clk", 0 0;
v0x55ef0a55de50_0 .var "reset", 0 0;
S_0x55ef0a545c00 .scope module, "uut" "clock_divider" 2 12, 3 1 0, S_0x55ef0a545a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reference_clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk_divider_enable"
    .port_info 3 /INPUT 6 "division_ratio"
    .port_info 4 /OUTPUT 1 "output_clk"
L_0x55ef0a531ba0 .functor AND 1, v0x55ef0a55db50_0, L_0x55ef0a55df20, C4<1>, C4<1>;
L_0x7f65c9a78018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x55ef0a50a150_0 .net/2u *"_s0", 5 0, L_0x7f65c9a78018;  1 drivers
L_0x7f65c9a78060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ef0a55ce60_0 .net *"_s10", 0 0, L_0x7f65c9a78060;  1 drivers
v0x55ef0a55cf40_0 .net *"_s2", 0 0, L_0x55ef0a55df20;  1 drivers
v0x55ef0a55cfe0_0 .net *"_s6", 5 0, L_0x55ef0a55e1d0;  1 drivers
v0x55ef0a55d0c0_0 .net *"_s8", 4 0, L_0x55ef0a55e130;  1 drivers
v0x55ef0a55d1f0_0 .net "clk_divider_enable", 0 0, v0x55ef0a55db50_0;  1 drivers
v0x55ef0a55d2b0_0 .var "counter", 4 0;
v0x55ef0a55d390_0 .var "divided_clk", 0 0;
v0x55ef0a55d450_0 .net "division_ratio", 5 0, v0x55ef0a55dc10_0;  1 drivers
v0x55ef0a55d530_0 .net "enable", 0 0, L_0x55ef0a531ba0;  1 drivers
v0x55ef0a55d5f0_0 .var "odd_toggle", 0 0;
v0x55ef0a55d6b0_0 .net "output_clk", 0 0, L_0x55ef0a55e430;  alias, 1 drivers
v0x55ef0a55d770_0 .var "prev_division_ratio", 5 0;
v0x55ef0a55d850_0 .net "ratio_divided_by_two", 4 0, L_0x55ef0a55e310;  1 drivers
v0x55ef0a55d930_0 .net "reference_clk", 0 0, v0x55ef0a55dd80_0;  1 drivers
v0x55ef0a55d9f0_0 .net "reset", 0 0, v0x55ef0a55de50_0;  1 drivers
E_0x55ef0a53fa00/0 .event negedge, v0x55ef0a55d9f0_0;
E_0x55ef0a53fa00/1 .event posedge, v0x55ef0a55d930_0;
E_0x55ef0a53fa00 .event/or E_0x55ef0a53fa00/0, E_0x55ef0a53fa00/1;
L_0x55ef0a55df20 .cmp/gt 6, v0x55ef0a55dc10_0, L_0x7f65c9a78018;
L_0x55ef0a55e130 .part v0x55ef0a55dc10_0, 1, 5;
L_0x55ef0a55e1d0 .concat [ 5 1 0 0], L_0x55ef0a55e130, L_0x7f65c9a78060;
L_0x55ef0a55e310 .part L_0x55ef0a55e1d0, 0, 5;
L_0x55ef0a55e430 .functor MUXZ 1, v0x55ef0a55dd80_0, v0x55ef0a55d390_0, v0x55ef0a55db50_0, C4<>;
    .scope S_0x55ef0a545c00;
T_0 ;
    %wait E_0x55ef0a53fa00;
    %load/vec4 v0x55ef0a55d9f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef0a55d390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef0a55d5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ef0a55d2b0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55ef0a55d770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ef0a55d530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ef0a55d450_0;
    %load/vec4 v0x55ef0a55d770_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ef0a55d2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ef0a55d5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ef0a55d390_0, 0;
    %load/vec4 v0x55ef0a55d450_0;
    %assign/vec4 v0x55ef0a55d770_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55ef0a55d450_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x55ef0a55d2b0_0;
    %pad/u 32;
    %load/vec4 v0x55ef0a55d850_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x55ef0a55d390_0;
    %inv;
    %assign/vec4 v0x55ef0a55d390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ef0a55d2b0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x55ef0a55d2b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55ef0a55d2b0_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55ef0a55d2b0_0;
    %pad/u 32;
    %load/vec4 v0x55ef0a55d850_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ef0a55d5f0_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55ef0a55d2b0_0;
    %load/vec4 v0x55ef0a55d850_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ef0a55d5f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.10, 9;
    %load/vec4 v0x55ef0a55d390_0;
    %inv;
    %assign/vec4 v0x55ef0a55d390_0, 0;
    %load/vec4 v0x55ef0a55d5f0_0;
    %inv;
    %assign/vec4 v0x55ef0a55d5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ef0a55d2b0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x55ef0a55d2b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55ef0a55d2b0_0, 0;
T_0.11 ;
T_0.7 ;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ef0a545a80;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef0a55dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef0a55de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef0a55db50_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55ef0a55dc10_0, 0, 6;
    %end;
    .thread T_1;
    .scope S_0x55ef0a545a80;
T_2 ;
    %delay 20, 0;
    %load/vec4 v0x55ef0a55dd80_0;
    %inv;
    %store/vec4 v0x55ef0a55dd80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ef0a545a80;
T_3 ;
    %vpi_call 2 23 "$dumpfile", "/home/naveensodad/MAJOR_PROJECT/vcdfiles/clock_divider_dump.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ef0a545a80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef0a55de50_0, 0, 1;
    %delay 80, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef0a55de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ef0a55db50_0, 0, 1;
    %delay 130, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ef0a55db50_0, 0, 1;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x55ef0a55dc10_0, 0, 6;
    %delay 830, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x55ef0a55dc10_0, 0, 6;
    %delay 3000, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x55ef0a55dc10_0, 0, 6;
    %delay 800, 0;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x55ef0a55dc10_0, 0, 6;
    %delay 800, 0;
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/naveensodad/MAJOR_PROJECT/functional_verification/clock_divider/clock_divider_tb.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/clock_divider/clock_divider.v";
