#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Iverlog\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Iverlog\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Iverlog\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Iverlog\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Iverlog\iverilog\lib\ivl\va_math.vpi";
S_00000175830cbad0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0000017582fb6720_0 .var "CLEAR", 0 0;
v00000175830c9280_0 .var "CLK", 0 0;
v0000017582f82550_0 .net "Q", 2 0, v0000017582f82d70_0;  1 drivers
S_00000175830cbc60 .scope module, "Instance" "design2" 2 7, 3 1 0, S_00000175830cbad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "Q";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "CLEAR";
v00000175830cb580_0 .net "CLEAR", 0 0, v0000017582fb6720_0;  1 drivers
v0000017582f82f90_0 .net "CLK", 0 0, v00000175830c9280_0;  1 drivers
v0000017582f82d70_0 .var "Q", 2 0;
E_0000017582fa4b00/0 .event anyedge, v0000017582f82d70_0, v00000175830cb580_0;
E_0000017582fa4b00/1 .event posedge, v0000017582f82f90_0;
E_0000017582fa4b00 .event/or E_0000017582fa4b00/0, E_0000017582fa4b00/1;
    .scope S_00000175830cbc60;
T_0 ;
    %wait E_0000017582fa4b00;
    %load/vec4 v00000175830cb580_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000017582f82d70_0, 0, 3;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017582f82d70_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000017582f82d70_0, 0, 3;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000017582f82d70_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000017582f82d70_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000017582f82d70_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0000017582f82d70_0;
    %cmpi/e 0, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000017582f82d70_0, 0, 3;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000175830cbad0;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "downCounter.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000175830cbad0 {0 0 0};
    %vpi_call 2 12 "$monitor", "%t| CLEAR = %b, CLK = %b | Count = %d", $time, v0000017582fb6720_0, v00000175830c9280_0, v0000017582f82550_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000175830cbad0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017582fb6720_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017582fb6720_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000175830c9280_0, 0, 1;
    %delay 1, 0;
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "design2_tb.vl";
    "./design2.vl";
