INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/REAL SOURCES/ball_position_controller2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ball_position_controller2
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/REAL SOURCES/ball_position_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ball_position_controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/xbip_utils_v3_0_6/hdl/xbip_utils_v3_0_vh_rfs.vhd" into library xbip_utils_v3_0_6
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/xbip_pipe_v3_0_2/hdl/xbip_pipe_v3_0.vhd" into library xbip_pipe_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_pipe_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_synth
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_rtl
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/xbip_bram18k_v3_0_2/hdl/xbip_bram18k_v3_0.vhd" into library xbip_bram18k_v3_0_2
INFO: [VRFC 10-307] analyzing entity xbip_bram18k_v3_0_2
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0_vh_rfs.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity op_resize
INFO: [VRFC 10-307] analyzing entity delay_line
INFO: [VRFC 10-307] analyzing entity cc_compare
INFO: [VRFC 10-307] analyzing entity luts
INFO: [VRFC 10-307] analyzing entity mult18
INFO: [VRFC 10-307] analyzing entity dsp
INFO: [VRFC 10-307] analyzing entity hybrid
INFO: [VRFC 10-307] analyzing entity ccm_dist_mem
INFO: [VRFC 10-307] analyzing entity ccm_sp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_dp_block_mem
INFO: [VRFC 10-307] analyzing entity ccm_syncmem
INFO: [VRFC 10-307] analyzing entity ccm_scaled_adder
INFO: [VRFC 10-307] analyzing entity ccm_operation
INFO: [VRFC 10-307] analyzing entity ccm
INFO: [VRFC 10-307] analyzing entity three_input_adder
INFO: [VRFC 10-307] analyzing entity multmxn_lut6
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11_viv
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.ip_user_files/ipstatic/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd" into library mult_gen_v12_0_11
INFO: [VRFC 10-307] analyzing entity mult_gen_v12_0_11
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.srcs/sources_1/ip/vel_mult/sim/vel_mult.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vel_mult
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/athena.mit.edu/user/c/o/cordone/Desktop/6.111/FPGA-ball-and-plate/FPGA-ball-and-plate.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_gen_0
