ARM ISA2+dmb+addr+addr
"DMBdWW Rfe DpAddrdW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdW Rfe DpAddrdR Fre DMBdWW
{
%x0=x; %y0=y;
%y1=y; %z1=z;
%z2=z; %x2=x;
}
 P0            | P1               | P2               ;
 MOV R0, #1    | LDR R0, [%y1]    | LDR R0, [%z2]    ;
 STR R0, [%x0] | EOR R1,R0,R0     | EOR R1,R0,R0     ;
 DMB           | MOV R2, #1       | LDR R2, [R1,%x2] ;
 MOV R1, #1    | STR R2, [R1,%z1] |                  ;
 STR R1, [%y0] |                  |                  ;
exists
(1:R0=1 /\ 2:R0=1 /\ 2:R2=0)
