<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001251A1-20030102-D00000.TIF SYSTEM "US20030001251A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001251A1-20030102-D00001.TIF SYSTEM "US20030001251A1-20030102-D00001.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001251</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>09756801</doc-number>
</application-number>
<application-number-series-code>09</application-number-series-code>
<filing-date>20010110</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L021/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>685000</subclass>
</uspc>
</classification-us-primary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>686000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>723000</subclass>
</uspc>
</classification-us-secondary>
<classification-us-secondary>
<uspc>
<class>257</class>
<subclass>777000</subclass>
</uspc>
</classification-us-secondary>
</classification-us>
<title-of-invention>WAFER LEVEL INTERCONNECTION</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>James</given-name>
<middle-name>L.</middle-name>
<family-name>Cheever</family-name>
</name>
<residence>
<residence-us>
<city>Richardson</city>
<state>TX</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Charles</given-name>
<middle-name>L.</middle-name>
<family-name>Goldsmith</family-name>
</name>
<residence>
<residence-us>
<city>Plano</city>
<state>TX</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>John</given-name>
<middle-name>C.</middle-name>
<family-name>Ehmke</family-name>
</name>
<residence>
<residence-us>
<city>Garland</city>
<state>TX</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Billy</given-name>
<middle-name>D.</middle-name>
<family-name>Ables</family-name>
</name>
<residence>
<residence-us>
<city>Richardson</city>
<state>TX</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>Jerry W. Mills</name-1>
<name-2>Baker Botts L.L.P.</name-2>
<address>
<address-1>2001 Ross Avenue</address-1>
<city>Dallas</city>
<state>TX</state>
<postalcode>75201-2980</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">RF MicroElectroMechanical Systems (MEMs) circuitry(<highlight><bold>15</bold></highlight>) on a first high resistivity substrate (<highlight><bold>17</bold></highlight>)is combined with circuitry (<highlight><bold>11</bold></highlight>) onsecond low-resisitivity substrate (<highlight><bold>13</bold></highlight>) by overlapping the first high resisitivity substrate (<highlight><bold>17</bold></highlight>)and MEMs circuitry (<highlight><bold>15</bold></highlight>) with the low resisitivity substrate(<highlight><bold>13</bold></highlight>) and circuitry (<highlight><bold>11</bold></highlight>) with the MEMs circuitry (<highlight><bold>15</bold></highlight>)facing the second circuitry (<highlight><bold>11</bold></highlight>). A dielectric lid (<highlight><bold>19</bold></highlight>) is placed over the MEMs circuitry (<highlight><bold>15</bold></highlight>)and between the first substrate (<highlight><bold>17</bold></highlight>)and second substrate (<highlight><bold>13</bold></highlight>)with an inert gas in a gap (<highlight><bold>21</bold></highlight>)over the MEMs circuitry (<highlight><bold>15</bold></highlight>). Interconnecting conductors (<highlight><bold>25,31,35,37,39,41</bold></highlight>) extend perpendicular and through the high resistivity substrate (<highlight><bold>17</bold></highlight>)and through the dielectric lid (<highlight><bold>19</bold></highlight>) to make electrical connection with the low resisitivity substrate (<highlight><bold>13</bold></highlight>). </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> This invention relates to RF MEMS (MicroElectroMechanical Systems) technology and more particularly to MEMS with wafer level interconnection to electronics on low-resistivity substrate material. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> 2. Background of Invention </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> RF MEMS technology has been targeted for insertion in a wide range of military applications from multi-band multi-mode communication systems to inertial navigation systems to sensors. In fact, RF MEMS technology insertion plays a major role in numerous current DARPA funded programs such as Ultra Comm and the Airborne Communications Node (ACN). </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> This technology could be applied to these programs plus new military insertion opportunities such as targeting systems, satellite communications, high speed tactical data link systems, electronic warfare and countermeasure systems, signal intelligence systems, and antenna systems. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> This technology could also be applied to consumer electronics applications such as telecommunications (cellular telephone, back-haul, etc.) commercial aircraft, commercial radar, etc. where the distinct performance advantages and small form factor provided by the combination of RF MEMS and silicon germanium (SiGe) or other electronic circuits are desired. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> This technology could also be applied to consumer electronics applications such as telecommunications (cellular telephone, back-haul, etc.) commercial aircraft, commercial radar, etc. where the distinct performance advantages and small form factor provided by the combination of RF MEMS and silicon germanium (SiGe) or other electronic circuits are desired. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> Many hetero-junction technologies, epitaxial methods, and substrate materials have been considered incompatible. Specifically, RF MEMS fabrication technology has been considered incompatible with silicon germanium (SiGe) fabrication technology. RF MEMS technology requires a high resistivity substrate material to maximize the circuit RF performance. Typically SiGe circuits are processed on low resistivity material. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> Raytheon has investigated the integration of RF MEMS circuitry on a low resistivity SiGe substrate using a &ldquo;direct integration&rdquo; (DI) approach. The primary technical challenge associated with direct integration RF MEMS circuitry with sophisticated electronics is overcoming the influence of the low-resistivity substrate material, typically used by SiGe manufacturers, on the insertion loss of the RF MEMS circuit. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> Direct integration (DI) was investigated by Raytheon for overcoming the detrimental affects of the low-resistivity substrate on microwave circuitry. DI involves building a second dielectric layer on top of the substrate to serve exclusively as the microwave substrate. DI, however, has a number of technical challenges. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> RF MEMS circuits produced by Raytheon require a smooth substrate. This is necessary due to the geometry of the structures being produced. The flatness of the dielectric material for the DI approach is currently unknown. Secondly, the RF performance of the circuit can be limited by the thin microwave dielectric layer. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> In accordance with one embodiment of the present invention wafer level interconnect removes the requirements for substrate material as an issue. Each technology processes their circuitry on the required base material and minimizes the need for additional process development. Following initial processing, the two wafers are electrically interconnected with vertical electrical interconnections. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> The wafer level interconnect invention will enable the integration of these two (and other) technologies where previously integration through wafer fabrication has been limited by a requirement for differing base substrate materials. This invention may also provide benefits for wafer level packaging of integrated circuits on silicon substrates where the electrical signal must be isolated from the substrate. </paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a cross sectional sketch illustrating the subject invention according to one embodiment. </paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> According to one embodiment of the present invention illustrated in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> vertical electrical interconnection between the electronics circuitry <highlight><bold>11</bold></highlight> on one low-resisitvity SiGe substrate <highlight><bold>13</bold></highlight> and RF MEMS circuitry <highlight><bold>15</bold></highlight> on a separate high resistivity silicon (HR) substrate <highlight><bold>17</bold></highlight>. The low-resistivity substrate material <highlight><bold>13</bold></highlight> may also be silicon CMOS or gallium arsenide (GaAS) substrate. This is accomplished by using wafer fabrication techniques to construct a conductive metallization layer on either the primary (i.e., RF MEMS) substrate <highlight><bold>17</bold></highlight> or the secondary (i.e., other electronics) substrate <highlight><bold>13</bold></highlight>. A dielectric lid <highlight><bold>19</bold></highlight> is spaced between the electronics circuitry <highlight><bold>11</bold></highlight> on the substrate <highlight><bold>13</bold></highlight> and the high resistivity substrate <highlight><bold>17</bold></highlight> and provides a canopy or lid over the RF MEMS circuitry <highlight><bold>15</bold></highlight> leaving a gap <highlight><bold>21</bold></highlight> over the RF MEMS circuitry <highlight><bold>15</bold></highlight>. The gap <highlight><bold>21</bold></highlight> is filled with an inert environment such as a gas such as nitrogen or a vacuum. The lid <highlight><bold>19</bold></highlight> may be made of Pyrex,quatrz or glass and is made of a material with the same coefficient of thermal expansion as the HR substrate material <highlight><bold>17</bold></highlight>. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> The interconnection <highlight><bold>23</bold></highlight> includes an input/output pin terminal <highlight><bold>27</bold></highlight> (such as a solder ball) and a first conductive via <highlight><bold>25</bold></highlight> through the HR silicon substrate <highlight><bold>17</bold></highlight> to a conductive pad <highlight><bold>29</bold></highlight> on the HR substrate <highlight><bold>17</bold></highlight> and a second conductive via <highlight><bold>31</bold></highlight> through the dielectric lid <highlight><bold>19</bold></highlight> to a conductive pad <highlight><bold>33</bold></highlight> of the electronic circuitry <highlight><bold>11</bold></highlight> on the low resistivity substrate <highlight><bold>13</bold></highlight>. Solder or other conductive connecting means <highlight><bold>30</bold></highlight> may be used to connect the opposite ends of via <highlight><bold>31</bold></highlight>. The conductive via <highlight><bold>25</bold></highlight> is insulated from the HR silicon <highlight><bold>17</bold></highlight> by an insulating oxide. Another conductive via <highlight><bold>35</bold></highlight> extends from the electronic circuitry <highlight><bold>11</bold></highlight> down through lid <highlight><bold>19</bold></highlight> and conductive connecting means <highlight><bold>30</bold></highlight> to the RF MEMs circuitry <highlight><bold>15</bold></highlight> at conductor <highlight><bold>45</bold></highlight>. There may be a connection back up to the electronics <highlight><bold>11</bold></highlight> through a conductive via <highlight><bold>37</bold></highlight> and connecting means such as solder <highlight><bold>30</bold></highlight> from the RF MEMs circuitry <highlight><bold>15</bold></highlight> back up to the electronics circuitry <highlight><bold>11</bold></highlight> through the dielectric lid <highlight><bold>19</bold></highlight>. A dielectric lid (not shown) may also be over the circuitry <highlight><bold>11</bold></highlight> between the circuitry <highlight><bold>15</bold></highlight> and circuitry <highlight><bold>11</bold></highlight> leaving a gap <highlight><bold>22</bold></highlight>. The dielectric lid <highlight><bold>19</bold></highlight> may provide both gaps. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> Further, as shown, there are conductive vias <highlight><bold>39</bold></highlight> and <highlight><bold>41</bold></highlight> that extend through dielectric lid <highlight><bold>19</bold></highlight> and HR silicon <highlight><bold>17</bold></highlight> to input/output pin terminal <highlight><bold>43</bold></highlight>. The conductive via <highlight><bold>41</bold></highlight> is also insulated from the HR silicon <highlight><bold>17</bold></highlight> by an insulating oxide. This interconnection is like that of vias <highlight><bold>25</bold></highlight> and <highlight><bold>31</bold></highlight> with solder or other connecting means <highlight><bold>30</bold></highlight> on either end of via <highlight><bold>39</bold></highlight>. There may also be a connection not shown from the circuitry <highlight><bold>15</bold></highlight> directly to the output terminal through via <highlight><bold>41</bold></highlight>. The terminals <highlight><bold>27</bold></highlight> and <highlight><bold>43</bold></highlight> may be surface mounted and connected to a printed circuit board. Using wafer level packaging techniques the secondary and primary substrates would then be bonded together to form both RF and DC electrical interconnections at the desire locations. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> The RF MEMS circuitry <highlight><bold>15</bold></highlight> may be, for example, many switches like that as illustrated in the drawing for switching capacitance values. Switches A and B are illustrated. The switches A and B include a metal membrane <highlight><bold>15</bold></highlight><highlight><italic>a </italic></highlight>between supports <highlight><bold>15</bold></highlight><highlight><italic>b </italic></highlight>and <highlight><bold>15</bold></highlight><highlight><italic>c </italic></highlight>and a dielectric pad <highlight><bold>15</bold></highlight><highlight><italic>d </italic></highlight>under the membrane between the supports. When a control signal is applied, the membrane <highlight><bold>15</bold></highlight><highlight><italic>a </italic></highlight>contacts the dielectric pad <highlight><bold>15</bold></highlight><highlight><italic>d </italic></highlight>changing the capacitance value. For example, the value changes from 30 femtofarads(ff) with the unbent membrane to 3 picofarads (pf) with the membrane touches the dielectric pad <highlight><bold>15</bold></highlight><highlight><italic>d</italic></highlight>. The controls signals and RF from the electronics circuitry <highlight><bold>11</bold></highlight> are applied through the interconnecting via <highlight><bold>35</bold></highlight> and along connector <highlight><bold>45</bold></highlight> of circuitry <highlight><bold>15</bold></highlight> to switch A, along conductor <highlight><bold>47</bold></highlight> of circuitry <highlight><bold>15</bold></highlight> to switch B and from switch B along connector <highlight><bold>49</bold></highlight> of circuitry <highlight><bold>15</bold></highlight> to an output. In one embodiment by a connection (not shown) to via <highlight><bold>41</bold></highlight> to terminal <highlight><bold>43</bold></highlight>. In another embodiment via <highlight><bold>37</bold></highlight> and connecting means <highlight><bold>30</bold></highlight> back to circuitry <highlight><bold>11</bold></highlight> and output from circuitry <highlight><bold>11</bold></highlight> or to terminal pin <highlight><bold>43</bold></highlight> through connector via <highlight><bold>41</bold></highlight> and connecting means <highlight><bold>30</bold></highlight>. There may be a hermetic seal between the substrate <highlight><bold>13</bold></highlight> and the dielectric lid <highlight><bold>19</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> In the operation of the system RF and DC are applied at terminal <highlight><bold>27</bold></highlight>. The RF and DC are applied to the electronics circuitry <highlight><bold>11</bold></highlight> through vias <highlight><bold>25</bold></highlight> and <highlight><bold>31</bold></highlight>. The control signal for the RF MEMS switches A and B are applied through via <highlight><bold>35</bold></highlight> to cause the appropriate MEMs to switch capacitance. The RF signal from the electronic circuitry <highlight><bold>11</bold></highlight> is applied through via <highlight><bold>35</bold></highlight> to connector <highlight><bold>45</bold></highlight> and propogated through the switches A and B to the input/output pin <highlight><bold>43</bold></highlight> or other outputs (not shown) as discussed above. The electronics circuitry <highlight><bold>11</bold></highlight> may include an amplifier and the input to or output from the amplifier is filtered according to the capacitance values determined by the MEMS switches such as switches A and B. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> Based upon past reviews of literature relating to wafer fabrication and RF MEMS, RF MEMS technology has never before been integrated with integrated circuits fabricated on a separate wafer. Furthermore, no article: have been observed relating to vertical electrical interconnection of two wafers using wafer fabrication techniques. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. In combination: a first substrate of high resistivity material having first circuitry thereon; a second substrate of low resistivity material having second circuitry thereon overlappingly spaced over said first substrate and facing said first circuitry; and interconnecting conductors extending perpendicular to said substrates between said first circuitry on said first substrate and second circuitry on said second substrate. </claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said low resistivity material is silicon germanium (SiGe) ,silicon or gallium arsenide (GaAS). </claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> wherein said high resistivity material is high resistivity silicon. </claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said high resisitivity material is high resisitivity silicon. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein said circuitry on said high resistivity material includes a MEMS structure. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> wherein a dielectric lid is spaced between said first circuitry and said second circuitry and separating said first and second substrates. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> wherein said dielectric lid is a glass, Pyrex or quartz lid. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00006">claim 6</dependent-claim-reference> wherein said interconnections extend through said lid. </claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference> wherein said lid is a dielectric lid presenting a gap over said first circuitry. </claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00009">claim 9</dependent-claim-reference> wherein said gap contains an inert environment. </claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. The combination o <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein said inert invironment is nitrogen gas. </claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00011">claim 10</dependent-claim-reference> wherein said inert environment is a vacuum. </claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference> including said interconnecting conductors through said high resistivity material. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. A method of interconnecting a first circuit on a high resistivity substrate to a second circuit on a low resistivity substrate comprising the steps of: placing a dielectric lid structure over said first circuit on said high resisitivity substrate leaving a gap over said first circuit, overlapping said dielectric lid with said second circuit and said low resisitivity second substrate with said first circuit facing said second circuit and connecting said first circuit to said second circuit using interconnecting conductors extending perpendicular to said substrates and through said dielectric lid. </claim-text>
</claim>
<claim id="CLM-00015">
<claim-text><highlight><bold>15</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference> wherein said low resistivity substrate is SiGe, silicon or GaAs. </claim-text>
</claim>
<claim id="CLM-00016">
<claim-text><highlight><bold>16</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference> wherein said first circuitry includes MEMS circuitry. </claim-text>
</claim>
<claim id="CLM-00017">
<claim-text><highlight><bold>17</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 15</dependent-claim-reference> wherein said said gap contains an inert gas. </claim-text>
</claim>
<claim id="CLM-00018">
<claim-text><highlight><bold>18</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> wherein said lid is of Pyrex material. </claim-text>
</claim>
<claim id="CLM-00019">
<claim-text><highlight><bold>19</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> wherein said lid is of glass material. </claim-text>
</claim>
<claim id="CLM-00020">
<claim-text><highlight><bold>20</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 16</dependent-claim-reference> wherein said lid is of quartz material. </claim-text>
</claim>
<claim id="CLM-00021">
<claim-text><highlight><bold>21</bold></highlight>. The method of <dependent-claim-reference depends_on="CLM-00011">claim 13</dependent-claim-reference> wherein said substrate is of SiGe material. </claim-text>
</claim>
<claim id="CLM-00022">
<claim-text><highlight><bold>22</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference> wherein said lid is a dielectric lid presenting a gap over said second circuitry. </claim-text>
</claim>
<claim id="CLM-00023">
<claim-text><highlight><bold>23</bold></highlight>. The combination of <dependent-claim-reference depends_on="CLM-00008">claim 8</dependent-claim-reference> wherein said lid is a dielectric lid presenting a gap over said first and second circuitry</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001251A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001251A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
