((components (((name main) (signature ((name _this) (ports (((name go) (width 1) (direction Output) (parent _this) (attributes (((Num Go) 1)))) ((name clk) (width 1) (direction Output) (parent _this) (attributes (((Bool Clk) 1)))) ((name reset) (width 1) (direction Output) (parent _this) (attributes (((Bool Reset) 1)))) ((name done) (width 1) (direction Input) (parent _this) (attributes (((Num Done) 1)))))) (prototype ThisComponent) (attributes ()) (reference false))) (cells (((name const0) (ports (((name out) (width 32) (direction Output) (parent const0) (attributes ())))) (prototype (Primitive (name std_const) (param_binding ((WIDTH 32) (VALUE 15))) (is_comb true) (latency ()))) (attributes ()) (reference false)) ((name const1) (ports (((name out) (width 32) (direction Output) (parent const1) (attributes ())))) (prototype (Primitive (name std_const) (param_binding ((WIDTH 32) (VALUE 10))) (is_comb true) (latency ()))) (attributes ()) (reference false)) ((name reg1) (ports (((name in) (width 32) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Bool Data) 1)))) ((name write_en) (width 1) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1)))) ((name clk) (width 1) (direction Input) (parent reg1) (attributes (((Bool Clk) 1)))) ((name reset) (width 1) (direction Input) (parent reg1) (attributes (((Bool Reset) 1)))) ((name out) (width 32) (direction Output) (parent reg1) (attributes (((Bool Stable) 1)))) ((name done) (width 1) (direction Output) (parent reg1) (attributes (((Num Done) 1)))))) (prototype (Primitive (name std_reg) (param_binding ((WIDTH 32))) (is_comb false) (latency ()))) (attributes (((Bool External) 1))) (reference false)) ((name reg0) (ports (((name in) (width 1) (direction Input) (parent reg0) (attributes (((Num WriteTogether) 1) ((Bool Data) 1)))) ((name write_en) (width 1) (direction Input) (parent reg0) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1)))) ((name clk) (width 1) (direction Input) (parent reg0) (attributes (((Bool Clk) 1)))) ((name reset) (width 1) (direction Input) (parent reg0) (attributes (((Bool Reset) 1)))) ((name out) (width 1) (direction Output) (parent reg0) (attributes (((Bool Stable) 1)))) ((name done) (width 1) (direction Output) (parent reg0) (attributes (((Num Done) 1)))))) (prototype (Primitive (name std_reg) (param_binding ((WIDTH 1))) (is_comb false) (latency ()))) (attributes (((Bool External) 1))) (reference false)) ((name lt0) (ports (((name left) (width 32) (direction Input) (parent lt0) (attributes (((Bool Data) 1)))) ((name right) (width 32) (direction Input) (parent lt0) (attributes (((Bool Data) 1)))) ((name out) (width 1) (direction Output) (parent lt0) (attributes ())))) (prototype (Primitive (name std_lt) (param_binding ((WIDTH 32))) (is_comb true) (latency ()))) (attributes ()) (reference false)) ((name _1_1) (ports (((name out) (width 1) (direction Output) (parent _1_1) (attributes ())))) (prototype (Constant (val 1) (width 1))) (attributes ()) (reference false)) ((name _15_32) (ports (((name out) (width 32) (direction Output) (parent _15_32) (attributes ())))) (prototype (Constant (val 15) (width 32))) (attributes ()) (reference false)) ((name _10_32) (ports (((name out) (width 32) (direction Output) (parent _10_32) (attributes ())))) (prototype (Constant (val 10) (width 32))) (attributes ()) (reference false)))) (groups (((name cond) (assignments (((dst ((name right) (width 32) (direction Input) (parent lt0) (attributes (((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent const1) (attributes ()))) (guard True) (attributes ())) ((dst ((name left) (width 32) (direction Input) (parent lt0) (attributes (((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent const0) (attributes ()))) (guard True) (attributes ())) ((dst ((name in) (width 1) (direction Input) (parent reg0) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 1) (direction Output) (parent lt0) (attributes ()))) (guard True) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg0) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent cond) (attributes ()))) (src ((name done) (width 1) (direction Output) (parent reg0) (attributes (((Num Done) 1))))) (guard True) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent cond) (attributes ())) ((name done) (width 1) (direction Inout) (parent cond) (attributes ())))) (attributes (((Num Static) 1)))) ((name mytrue) (assignments (((dst ((name in) (width 32) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent _15_32) (attributes ()))) (guard True) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent mytrue) (attributes ()))) (src ((name done) (width 1) (direction Output) (parent reg1) (attributes (((Num Done) 1))))) (guard True) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent mytrue) (attributes ())) ((name done) (width 1) (direction Inout) (parent mytrue) (attributes ())))) (attributes (((Num Static) 1)))) ((name myfalse) (assignments (((dst ((name in) (width 32) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent _10_32) (attributes ()))) (guard True) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent myfalse) (attributes ()))) (src ((name done) (width 1) (direction Output) (parent reg1) (attributes (((Num Done) 1))))) (guard True) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent myfalse) (attributes ())) ((name done) (width 1) (direction Inout) (parent myfalse) (attributes ())))) (attributes (((Num Static) 1)))))) (static_groups ()) (comb_groups ()) (continuous_assignments ()) (control (Seq ((stmts ((Enable ((group ((name cond) (assignments (((dst ((name right) (width 32) (direction Input) (parent lt0) (attributes (((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent const1) (attributes ()))) (guard True) (attributes ())) ((dst ((name left) (width 32) (direction Input) (parent lt0) (attributes (((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent const0) (attributes ()))) (guard True) (attributes ())) ((dst ((name in) (width 1) (direction Input) (parent reg0) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 1) (direction Output) (parent lt0) (attributes ()))) (guard True) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg0) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent cond) (attributes ()))) (src ((name done) (width 1) (direction Output) (parent reg0) (attributes (((Num Done) 1))))) (guard True) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent cond) (attributes ())) ((name done) (width 1) (direction Inout) (parent cond) (attributes ())))) (attributes (((Num Static) 1))))) (attributes ()))) (If ((port ((name out) (width 1) (direction Output) (parent reg0) (attributes (((Bool Stable) 1))))) (cond ()) (tbranch (Enable ((group ((name mytrue) (assignments (((dst ((name in) (width 32) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent _15_32) (attributes ()))) (guard True) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent mytrue) (attributes ()))) (src ((name done) (width 1) (direction Output) (parent reg1) (attributes (((Num Done) 1))))) (guard True) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent mytrue) (attributes ())) ((name done) (width 1) (direction Inout) (parent mytrue) (attributes ())))) (attributes (((Num Static) 1))))) (attributes ())))) (fbranch (Enable ((group ((name myfalse) (assignments (((dst ((name in) (width 32) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Bool Data) 1))))) (src ((name out) (width 32) (direction Output) (parent _10_32) (attributes ()))) (guard True) (attributes ())) ((dst ((name write_en) (width 1) (direction Input) (parent reg1) (attributes (((Num WriteTogether) 1) ((Num Static) 1) ((Num Go) 1))))) (src ((name out) (width 1) (direction Output) (parent _1_1) (attributes ()))) (guard True) (attributes ())) ((dst ((name done) (width 1) (direction Inout) (parent myfalse) (attributes ()))) (src ((name done) (width 1) (direction Output) (parent reg1) (attributes (((Num Done) 1))))) (guard True) (attributes ())))) (holes (((name go) (width 1) (direction Inout) (parent myfalse) (attributes ())) ((name done) (width 1) (direction Inout) (parent myfalse) (attributes ())))) (attributes (((Num Static) 1))))) (attributes ())))) (attributes ()))))) (attributes ())))) (attributes ()) (is_comb false) (latency ())))) (entrypoint main))

