IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.13   0.38   0.34    0.80      47 M     54 M    0.14    0.23    0.04    0.04     3080     5373      254     67
   1    1     0.03   0.63   0.05    0.61     855 K   2025 K    0.58    0.23    0.00    0.01       56       41       30     64
   2    0     0.11   0.90   0.12    0.63    3368 K   6561 K    0.49    0.31    0.00    0.01      224       35      166     65
   3    1     0.06   0.41   0.14    0.63      25 M     31 M    0.19    0.31    0.04    0.05     2016     1587       12     63
   4    0     0.07   0.20   0.33    0.80      79 M     89 M    0.11    0.17    0.12    0.13     6328       14    10972     66
   5    1     0.08   1.00   0.08    0.65    1551 K   3267 K    0.53    0.39    0.00    0.00      224       57       58     64
   6    0     0.06   0.70   0.09    0.63    1655 K   3272 K    0.49    0.17    0.00    0.01       56       55       14     66
   7    1     0.06   0.38   0.15    0.60      20 M     25 M    0.17    0.44    0.04    0.04     1176        2     1043     63
   8    0     0.01   1.61   0.01    0.60     212 K    294 K    0.28    0.19    0.00    0.00        0        9        7     66
   9    1     0.04   0.63   0.06    0.60    2269 K   3874 K    0.41    0.18    0.01    0.01      168        8        7     63
  10    0     0.04   0.15   0.25    0.69      72 M     80 M    0.10    0.14    0.19    0.21     6552     6826        9     64
  11    1     0.04   0.91   0.04    0.61     970 K   2396 K    0.59    0.21    0.00    0.01      840       19        7     62
  12    0     0.08   0.87   0.09    0.60    2968 K   5791 K    0.49    0.24    0.00    0.01       56       43        7     66
  13    1     0.08   0.26   0.32    0.78      65 M     76 M    0.14    0.17    0.08    0.09    11088     5845        2     62
  14    0     0.03   0.47   0.06    0.64     519 K   1256 K    0.59    0.13    0.00    0.00      112       35        9     66
  15    1     0.03   0.56   0.05    0.65    1012 K   1916 K    0.47    0.18    0.00    0.01       56       18        3     62
  16    0     0.03   0.09   0.29    0.75      68 M     75 M    0.09    0.13    0.26    0.29     7168       20     5820     66
  17    1     0.11   0.54   0.20    0.62      17 M     26 M    0.35    0.49    0.02    0.02     1120      737        8     62
  18    0     0.07   0.24   0.29    0.75      65 M     73 M    0.11    0.14    0.09    0.10     4032     5175       97     66
  19    1     0.01   0.32   0.03    0.60     149 K   1398 K    0.89    0.05    0.00    0.01        0       10        2     63
  20    0     0.06   0.22   0.26    0.70      69 M     78 M    0.11    0.18    0.12    0.14     5432     8917       22     66
  21    1     0.19   0.30   0.63    1.20      45 M     64 M    0.29    0.44    0.02    0.03     2688      620     1354     62
  22    0     0.07   0.37   0.19    0.61      40 M     45 M    0.10    0.22    0.06    0.06     2576        9     3733     66
  23    1     0.10   0.61   0.16    0.60      18 M     24 M    0.25    0.46    0.02    0.03      840      595        0     64
  24    0     0.02   0.51   0.04    0.66     750 K   1575 K    0.52    0.21    0.00    0.01        0       19        9     67
  25    1     0.10   0.48   0.20    0.61      22 M     29 M    0.24    0.40    0.02    0.03     2016       35     1016     63
  26    0     0.04   0.65   0.06    0.65    2114 K   2461 K    0.14    0.19    0.01    0.01        0       17       21     66
  27    1     0.03   0.10   0.25    0.69      61 M     67 M    0.09    0.14    0.24    0.27     7840        3     4953     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.33   0.17    0.71     455 M    519 M    0.12    0.17    0.06    0.06    35616    26547    21140     59
 SKT    1     0.07   0.40   0.17    0.74     284 M    360 M    0.21    0.33    0.03    0.04    30128     9577     8495     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.36   0.17    0.73     740 M    880 M    0.16    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   47 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.56 %

 C1 core residency: 61.86 %; C3 core residency: 4.52 %; C6 core residency: 10.06 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 9.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.55 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    30.25    35.15     248.08      18.46         196.29
 SKT   1    26.48    31.54     254.51      18.76         199.89
---------------------------------------------------------------------------------------------------------------
       *    56.74    66.69     502.58      37.22         197.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.15   0.33    0.80      81 M     89 M    0.09    0.14    0.17    0.19    12152       21     7168     67
   1    1     0.03   0.51   0.05    0.62     601 K   1953 K    0.69    0.16    0.00    0.01      392       20       16     63
   2    0     0.00   0.27   0.02    0.60     295 K    600 K    0.51    0.11    0.01    0.01      112        3        8     66
   3    1     0.07   0.17   0.41    0.95      40 M     50 M    0.20    0.32    0.06    0.07     2520       12     1029     63
   4    0     0.05   0.29   0.19    0.62      44 M     50 M    0.12    0.24    0.08    0.09     3752     5960        6     67
   5    1     0.08   1.06   0.07    0.65    3723 K   4604 K    0.19    0.12    0.00    0.01      392       97       19     64
   6    0     0.06   0.80   0.08    0.61    1543 K   3126 K    0.51    0.16    0.00    0.01      224       33       14     66
   7    1     0.03   0.14   0.20    0.62      71 M     77 M    0.08    0.20    0.25    0.27    12208     4565        9     63
   8    0     0.06   0.84   0.08    0.62    1394 K   3439 K    0.59    0.40    0.00    0.01      280      103       14     65
   9    1     0.06   0.82   0.08    0.63    2194 K   3793 K    0.42    0.17    0.00    0.01      112       32       25     62
  10    0     0.05   0.38   0.14    0.60      35 M     38 M    0.08    0.26    0.06    0.07     6384       22     4794     65
  11    1     0.01   0.39   0.02    0.60     216 K    568 K    0.62    0.20    0.00    0.01      336        6        4     62
  12    0     0.06   0.76   0.08    0.61    1212 K   2949 K    0.59    0.42    0.00    0.01      952       12       14     66
  13    1     0.10   0.66   0.15    0.60    9801 K     15 M    0.37    0.56    0.01    0.02      336      244        1     63
  14    0     0.04   0.62   0.06    0.61    3646 K   4586 K    0.21    0.14    0.01    0.01      224       43       13     66
  15    1     0.01   0.58   0.02    0.70     377 K    766 K    0.51    0.34    0.00    0.01      392       20        3     62
  16    0     0.05   0.30   0.17    0.61      33 M     38 M    0.14    0.21    0.07    0.08      392      869       10     65
  17    1     0.06   0.42   0.14    0.61      19 M     25 M    0.25    0.46    0.03    0.04      448      480       11     63
  18    0     0.04   0.27   0.13    0.60      28 M     32 M    0.13    0.24    0.08    0.09      616     1711        2     66
  19    1     0.07   0.67   0.11    0.68    2666 K   3856 K    0.31    0.30    0.00    0.01      616      134        4     63
  20    0     0.06   0.19   0.31    0.78      52 M     59 M    0.12    0.13    0.09    0.10     5320     2364       14     66
  21    1     0.05   0.09   0.55    1.11      69 M     80 M    0.14    0.15    0.14    0.16     2464       32      835     63
  22    0     0.02   0.11   0.22    0.65      52 M     58 M    0.10    0.14    0.22    0.24     4480     2335        2     66
  23    1     0.08   0.17   0.45    0.97      48 M     57 M    0.17    0.17    0.06    0.08     4088       27     1909     63
  24    0     0.22   0.91   0.24    0.68      10 M     13 M    0.23    0.26    0.00    0.01      224       97       43     67
  25    1     0.02   0.16   0.14    0.60      58 M     63 M    0.07    0.14    0.27    0.28     3136     1945        1     63
  26    0     0.06   0.73   0.08    0.62    2240 K   3656 K    0.39    0.12    0.00    0.01      560       22       88     67
  27    1     0.07   0.17   0.42    0.94      49 M     59 M    0.16    0.16    0.07    0.08     4088       88     1821     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.39   0.15    0.67     349 M    400 M    0.13    0.19    0.04    0.05    35672    13595    12190     59
 SKT    1     0.05   0.26   0.20    0.82     376 M    445 M    0.15    0.23    0.05    0.06    31528     7702     5687     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.32   0.18    0.75     726 M    845 M    0.14    0.21    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.57 %

 C1 core residency: 53.69 %; C3 core residency: 3.42 %; C6 core residency: 19.32 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.32 => corresponds to 7.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.40 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       20 G     20 G   |   21%    21%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  112 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.96    36.36     242.41      18.95         223.55
 SKT   1    21.76    24.48     253.47      17.17         219.30
---------------------------------------------------------------------------------------------------------------
       *    56.72    60.84     495.89      36.12         221.34
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.17   0.42    0.91      67 M     76 M    0.12    0.15    0.09    0.11     6720     6706     1116     66
   1    1     0.28   1.04   0.27    0.72    3608 K     15 M    0.77    0.37    0.00    0.01      224       30       12     64
   2    0     0.03   0.50   0.05    0.61    2318 K   2481 K    0.07    0.09    0.01    0.01        0        4       59     66
   3    1     0.09   0.55   0.16    0.61      11 M     15 M    0.26    0.55    0.01    0.02     1568       19      237     63
   4    0     0.07   0.20   0.34    0.82      63 M     72 M    0.12    0.14    0.09    0.10     9016     7016       28     67
   5    1     0.03   1.52   0.02    0.78     342 K    647 K    0.47    0.43    0.00    0.00       56       26        8     64
   6    0     0.01   0.31   0.02    0.60     257 K    862 K    0.70    0.13    0.00    0.01       56       13       10     66
   7    1     0.08   0.61   0.13    0.60      12 M     16 M    0.25    0.57    0.02    0.02      896      310        0     63
   8    0     0.02   1.32   0.01    0.77     209 K    414 K    0.49    0.46    0.00    0.00        0       18        4     66
   9    1     0.01   0.34   0.03    0.65     578 K    986 K    0.41    0.11    0.01    0.01        0        7       14     63
  10    0     0.04   0.14   0.26    0.72      59 M     66 M    0.11    0.16    0.16    0.18     6496     6092        6     64
  11    1     0.03   0.79   0.04    0.69     605 K   1552 K    0.61    0.25    0.00    0.00        0       21        9     62
  12    0     0.05   0.65   0.07    0.60    2945 K   3506 K    0.16    0.22    0.01    0.01        0        2       13     66
  13    1     0.05   0.27   0.20    0.62      60 M     66 M    0.09    0.22    0.11    0.12    16744     1835       20     62
  14    0     0.06   0.76   0.07    0.61    1613 K   3475 K    0.54    0.39    0.00    0.01      112       70       13     66
  15    1     0.07   0.70   0.11    0.65    3872 K   4515 K    0.14    0.28    0.01    0.01       56       58       94     62
  16    0     0.05   0.42   0.13    0.60      33 M     35 M    0.07    0.28    0.06    0.06     2016       32     3974     65
  17    1     0.06   0.31   0.19    0.60      31 M     40 M    0.23    0.42    0.05    0.07     8736      824        0     63
  18    0     0.26   0.53   0.50    1.01      43 M     53 M    0.18    0.23    0.02    0.02     2968     4063     2313     65
  19    1     0.03   0.49   0.06    0.71     325 K   1200 K    0.73    0.12    0.00    0.00      112       12        3     62
  20    0     0.06   0.21   0.29    0.74      58 M     66 M    0.11    0.14    0.10    0.11     5096     5255      158     66
  21    1     0.17   0.24   0.73    1.20      67 M     90 M    0.26    0.28    0.04    0.05      504     2813       50     62
  22    0     0.09   0.46   0.19    0.61      36 M     42 M    0.15    0.27    0.04    0.05     2800     4173        7     66
  23    1     0.15   0.50   0.29    0.75      44 M     58 M    0.24    0.37    0.03    0.04      280       17        0     63
  24    0     0.00   0.27   0.02    0.60     306 K    612 K    0.50    0.14    0.01    0.01        0        5        5     67
  25    1     0.06   0.17   0.37    0.84      50 M     60 M    0.18    0.23    0.08    0.10      112       44       52     62
  26    0     0.07   0.72   0.10    0.61    2489 K   4343 K    0.43    0.39    0.00    0.01      112       14      147     66
  27    1     0.07   0.48   0.15    0.60      21 M     28 M    0.25    0.41    0.03    0.04      616       16        2     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.35   0.18    0.77     372 M    428 M    0.13    0.19    0.04    0.05    35392    33463     7853     59
 SKT    1     0.09   0.43   0.20    0.77     307 M    402 M    0.24    0.34    0.03    0.03    29904     6032      501     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.40   0.19    0.77     680 M    830 M    0.18    0.27    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   52 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.31 %

 C1 core residency: 55.85 %; C3 core residency: 3.92 %; C6 core residency: 15.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.40 => corresponds to 9.88 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.85 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   92 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    34.40    35.99     245.55      18.90         226.79
 SKT   1    17.61    23.93     254.03      16.78         183.56
---------------------------------------------------------------------------------------------------------------
       *    52.01    59.92     499.58      35.68         207.36
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.08   0.26   0.31    0.76      60 M     66 M    0.10    0.21    0.08    0.08     5544       24     7289     67
   1    1     0.04   0.65   0.07    0.60    1029 K   2563 K    0.60    0.24    0.00    0.01      280       31       25     63
   2    0     0.01   0.37   0.02    0.60     405 K    747 K    0.46    0.13    0.01    0.01      280        5       11     66
   3    1     0.13   0.67   0.20    0.63      10 M     17 M    0.40    0.58    0.01    0.01     1288      274       11     63
   4    0     0.06   0.33   0.18    0.61      42 M     46 M    0.09    0.24    0.07    0.08     4760       24     5252     67
   5    1     0.02   1.81   0.01    0.69     266 K    416 K    0.36    0.30    0.00    0.00      112       14        8     64
   6    0     0.06   0.77   0.08    0.66    2741 K   4332 K    0.37    0.15    0.00    0.01        0       69       12     66
   7    1     0.14   0.49   0.29    0.74      17 M     30 M    0.43    0.51    0.01    0.02     4312      781        8     63
   8    0     0.01   1.65   0.00    0.60     136 K    204 K    0.33    0.21    0.00    0.00        0        2        5     66
   9    1     0.07   0.65   0.11    0.62    4310 K   4956 K    0.13    0.26    0.01    0.01        0       29       26     62
  10    0     0.08   0.22   0.38    0.85     114 M    126 M    0.10    0.15    0.14    0.15    11144    12699        9     65
  11    1     0.06   0.69   0.08    0.66    2797 K   3889 K    0.28    0.21    0.00    0.01       56       19        3     62
  12    0     0.03   0.55   0.06    0.66     621 K   1341 K    0.54    0.14    0.00    0.00      168       25       11     66
  13    1     0.09   0.41   0.21    0.63      13 M     22 M    0.38    0.58    0.02    0.03     2128      433        0     62
  14    0     0.01   0.37   0.03    0.61     204 K    930 K    0.78    0.08    0.00    0.01      112        4        5     66
  15    1     0.03   0.51   0.06    0.65    1260 K   2005 K    0.37    0.18    0.00    0.01      168       20      252     62
  16    0     0.13   0.52   0.25    0.68      44 M     49 M    0.11    0.30    0.03    0.04     3360       28     5388     66
  17    1     0.08   0.43   0.19    0.61      16 M     22 M    0.27    0.59    0.02    0.03     2184       26      427     62
  18    0     0.05   0.16   0.34    0.80      73 M     81 M    0.10    0.14    0.13    0.15      224        5      108     66
  19    1     0.26   1.08   0.24    0.67    5361 K     12 M    0.56    0.37    0.00    0.00      280      111        1     63
  20    0     0.03   0.11   0.28    0.73      66 M     73 M    0.10    0.14    0.23    0.25     7000        4     6932     66
  21    1     0.17   0.43   0.40    0.87      36 M     47 M    0.24    0.44    0.02    0.03     3304       85     1009     63
  22    0     0.06   0.36   0.17    0.60      39 M     42 M    0.07    0.27    0.06    0.07     2464     1860     4133     66
  23    1     0.11   0.45   0.24    0.67    9176 K     25 M    0.64    0.54    0.01    0.02      392       39     1526     64
  24    0     0.11   0.66   0.16    0.60    8010 K   8705 K    0.08    0.32    0.01    0.01      168       31       98     67
  25    1     0.03   0.15   0.18    0.61      56 M     61 M    0.08    0.18    0.20    0.22    15232        5     2773     63
  26    0     0.03   0.60   0.05    0.64    1929 K   2356 K    0.18    0.17    0.01    0.01        0       19       12     66
  27    1     0.12   0.58   0.21    0.63      14 M     23 M    0.41    0.51    0.01    0.02     1512      395        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.33   0.16    0.71     454 M    506 M    0.10    0.20    0.06    0.07    35224    14799    29265     59
 SKT    1     0.10   0.54   0.18    0.68     189 M    277 M    0.32    0.46    0.01    0.02    31248     2262     6069     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.44   0.17    0.69     644 M    784 M    0.18    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   48 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.69 %

 C1 core residency: 59.52 %; C3 core residency: 2.98 %; C6 core residency: 12.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.44 => corresponds to 10.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.87 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       34 G     34 G   |   36%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  109 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    17.81    22.37     242.36      15.74         174.16
 SKT   1    27.42    37.77     251.62      19.87         180.91
---------------------------------------------------------------------------------------------------------------
       *    45.23    60.14     493.98      35.61         176.24
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.48   0.19    0.61      37 M     39 M    0.06    0.32    0.04    0.04     4032       10     4440     66
   1    1     0.02   0.48   0.05    0.60     749 K   2597 K    0.71    0.15    0.00    0.01       56       27       24     64
   2    0     0.06   0.72   0.09    0.61    5259 K   5792 K    0.09    0.16    0.01    0.01        0       16       46     65
   3    1     0.06   0.19   0.32    0.77      44 M     54 M    0.17    0.38    0.07    0.09    17920        7      729     63
   4    0     0.06   0.14   0.42    0.90      98 M    110 M    0.11    0.16    0.16    0.19    12824     9593       13     66
   5    1     0.03   1.05   0.03    0.66     636 K   1142 K    0.44    0.21    0.00    0.00      112       13       16     63
   6    0     0.07   0.84   0.08    0.65    1498 K   2996 K    0.50    0.29    0.00    0.00        0      118       18     66
   7    1     0.28   0.71   0.40    0.87      21 M     37 M    0.43    0.45    0.01    0.01     2968       14      470     62
   8    0     0.17   1.10   0.15    0.61    3723 K   9409 K    0.60    0.18    0.00    0.01      168       25       27     65
   9    1     0.03   0.50   0.05    0.63    1370 K   2250 K    0.39    0.09    0.01    0.01        0       11       39     62
  10    0     0.05   0.23   0.21    0.62      61 M     68 M    0.10    0.19    0.13    0.15     9184     8278        1     64
  11    1     0.02   0.71   0.03    0.63     470 K    979 K    0.52    0.16    0.00    0.01      224       14        4     62
  12    0     0.01   0.39   0.03    0.60     278 K   1314 K    0.79    0.08    0.00    0.01      112       10        6     66
  13    1     0.10   0.61   0.16    0.60      13 M     20 M    0.34    0.44    0.01    0.02     1456      347        0     62
  14    0     0.07   0.74   0.10    0.60    1594 K   4211 K    0.62    0.41    0.00    0.01      504       88       17     66
  15    1     0.05   0.64   0.07    0.60    2986 K   3364 K    0.11    0.27    0.01    0.01      112       12      105     62
  16    0     0.05   0.40   0.13    0.60      33 M     36 M    0.08    0.25    0.06    0.07     4200       18     3790     66
  17    1     0.04   0.37   0.10    0.60      12 M     16 M    0.28    0.44    0.03    0.05     1064      382        9     63
  18    0     0.06   0.40   0.14    0.60      31 M     35 M    0.12    0.31    0.06    0.06     2408     2283        2     66
  19    1     0.06   0.74   0.08    0.66    3399 K   4198 K    0.19    0.25    0.01    0.01      112       90        4     63
  20    0     0.10   0.28   0.34    0.81      57 M     68 M    0.16    0.18    0.06    0.07      504       24      107     66
  21    1     0.16   0.40   0.40    0.87      45 M     63 M    0.28    0.35    0.03    0.04     1344       83      179     64
  22    0     0.04   0.15   0.28    0.71      57 M     67 M    0.15    0.12    0.14    0.17      112      211        2     66
  23    1     0.04   0.23   0.17    0.60      31 M     42 M    0.26    0.27    0.08    0.11      112        9        1     64
  24    0     0.07   0.70   0.10    0.63    4197 K   4763 K    0.12    0.29    0.01    0.01      112       13       37     67
  25    1     0.06   0.35   0.17    0.60      30 M     38 M    0.20    0.38    0.05    0.07     1904      479        0     63
  26    0     0.05   0.71   0.07    0.60    3411 K   3842 K    0.11    0.27    0.01    0.01       56       13      100     67
  27    1     0.02   0.14   0.16    0.60      42 M     49 M    0.14    0.24    0.18    0.21     2072      817        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.41   0.17    0.69     397 M    459 M    0.14    0.21    0.04    0.05    34216    20700     8606     59
 SKT    1     0.07   0.44   0.16    0.71     252 M    337 M    0.25    0.35    0.03    0.03    29456     2305     1580     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.42   0.16    0.70     649 M    797 M    0.19    0.28    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   19 G ; Active cycles:   45 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 23.13 %

 C1 core residency: 67.64 %; C3 core residency: 5.37 %; C6 core residency: 3.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.42 => corresponds to 10.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       14 G     14 G   |   15%    15%   
 SKT    1       31 G     31 G   |   32%    32%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   91 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    29.89    34.53     249.13      18.49         195.99
 SKT   1    17.03    22.75     247.74      16.58         162.15
---------------------------------------------------------------------------------------------------------------
       *    46.92    57.28     496.87      35.06         182.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.32   0.21    0.63      59 M     65 M    0.10    0.20    0.09    0.10     5488     7018      148     67
   1    1     0.01   0.49   0.03    0.60     632 K   1537 K    0.59    0.14    0.00    0.01      112       27       24     63
   2    0     0.01   0.31   0.03    0.60     692 K   1503 K    0.54    0.08    0.01    0.01        0        4       18     66
   3    1     0.12   0.41   0.29    0.74      23 M     33 M    0.31    0.43    0.02    0.03     1680     1106       13     63
   4    0     0.08   0.27   0.28    0.73      56 M     62 M    0.10    0.24    0.07    0.08     8848       20    10150     67
   5    1     0.05   1.52   0.03    0.83     499 K    930 K    0.46    0.48    0.00    0.00       56       51       10     64
   6    0     0.06   0.67   0.10    0.62    3418 K   4113 K    0.17    0.29    0.01    0.01      168       61       18     66
   7    1     0.08   0.24   0.35    0.82      65 M     74 M    0.13    0.23    0.08    0.09    13552        7     4191     62
   8    0     0.01   1.36   0.01    0.60     258 K    381 K    0.32    0.21    0.00    0.00      392       13       10     66
   9    1     0.04   0.55   0.08    0.66    2802 K   3160 K    0.11    0.16    0.01    0.01       56       26       62     62
  10    0     0.10   0.27   0.39    0.86      59 M     68 M    0.13    0.21    0.06    0.06     2464       59     2276     64
  11    1     0.01   0.36   0.03    0.60     421 K   1244 K    0.66    0.08    0.00    0.01        0        9        2     62
  12    0     0.03   0.52   0.06    0.64     508 K   1169 K    0.57    0.14    0.00    0.00      112        9       10     66
  13    1     0.05   0.31   0.17    0.60      18 M     24 M    0.27    0.40    0.03    0.05      840      301        4     62
  14    0     0.04   0.71   0.06    0.61    1206 K   3555 K    0.66    0.28    0.00    0.01      168        6        7     66
  15    1     0.03   0.49   0.06    0.68    1190 K   2043 K    0.42    0.18    0.00    0.01       56       22        4     62
  16    0     0.11   0.45   0.24    0.68      39 M     45 M    0.13    0.31    0.04    0.04     2240       86     2781     66
  17    1     0.14   0.49   0.28    0.73      19 M     29 M    0.35    0.40    0.01    0.02      616      410       90     62
  18    0     0.07   0.43   0.16    0.60      40 M     45 M    0.11    0.19    0.06    0.06     2520     3166       77     66
  19    1     0.16   0.91   0.18    0.62    4606 K   9656 K    0.52    0.31    0.00    0.01      224       14        2     63
  20    0     0.03   0.08   0.31    0.78      55 M     63 M    0.12    0.14    0.21    0.24     7896        4     4885     66
  21    1     0.12   0.20   0.59    1.16      60 M     74 M    0.18    0.27    0.05    0.06     5544     3000      299     62
  22    0     0.05   0.39   0.13    0.60      35 M     39 M    0.11    0.26    0.07    0.08     3360     3300        1     66
  23    1     0.02   0.11   0.22    0.65      57 M     63 M    0.09    0.15    0.23    0.26     4928     3438        0     63
  24    0     0.02   0.37   0.06    0.64    1273 K   1880 K    0.32    0.08    0.01    0.01        0        4       11     67
  25    1     0.03   0.13   0.23    0.65      49 M     56 M    0.12    0.20    0.17    0.20     3024     2237        0     63
  26    0     0.07   0.59   0.12    0.67    4362 K   4616 K    0.06    0.24    0.01    0.01      112       19      152     66
  27    1     0.13   0.51   0.26    0.70      28 M     35 M    0.18    0.31    0.02    0.03      784      201      754     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.35   0.15    0.70     358 M    407 M    0.12    0.22    0.05    0.05    33768    13769    20544     59
 SKT    1     0.07   0.36   0.20    0.76     333 M    410 M    0.19    0.28    0.03    0.04    31472    10849     5455     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.35   0.18    0.73     691 M    818 M    0.16    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.25 %

 C1 core residency: 57.27 %; C3 core residency: 6.37 %; C6 core residency: 12.11 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.87 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.57 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       28 G     28 G   |   29%    29%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   93 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    19.30    19.79     241.96      15.66         197.35
 SKT   1    31.74    38.95     256.27      20.29         219.26
---------------------------------------------------------------------------------------------------------------
       *    51.04    58.74     498.23      35.95         207.81
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.29   0.66   0.45    0.93      44 M     53 M    0.16    0.23    0.01    0.02     3640     5143      704     66
   1    1     0.05   0.83   0.06    0.61    2339 K   3992 K    0.41    0.12    0.00    0.01      504       97       18     63
   2    0     0.08   0.81   0.10    0.60    4938 K   6053 K    0.18    0.26    0.01    0.01      168       51      656     65
   3    1     0.09   0.23   0.37    0.85      43 M     59 M    0.27    0.34    0.05    0.07      168        7      219     63
   4    0     0.10   0.41   0.24    0.67      52 M     58 M    0.09    0.27    0.05    0.06     5096       72     7363     67
   5    1     0.10   0.95   0.10    0.71    3660 K   4869 K    0.25    0.30    0.00    0.00       56       56       12     63
   6    0     0.09   0.75   0.12    0.61    6534 K   7487 K    0.13    0.18    0.01    0.01      280      129       30     67
   7    1     0.08   0.21   0.38    0.86      42 M     58 M    0.27    0.34    0.05    0.07      224        3      236     62
   8    0     0.01   1.68   0.01    0.60     210 K    294 K    0.29    0.17    0.00    0.00        0        9        5     66
   9    1     0.07   0.64   0.11    0.61    4836 K   5334 K    0.09    0.22    0.01    0.01      168      170       37     62
  10    0     0.10   0.40   0.24    0.68      51 M     59 M    0.12    0.24    0.05    0.06     5544       40     6606     65
  11    1     0.00   0.55   0.00    0.60     146 K    258 K    0.43    0.27    0.01    0.01      112        8        2     62
  12    0     0.04   0.72   0.06    0.61    2934 K   4015 K    0.27    0.15    0.01    0.01      448       40        8     66
  13    1     0.07   0.50   0.14    0.60      11 M     14 M    0.21    0.60    0.02    0.02      560        7      105     62
  14    0     0.01   0.48   0.01    0.60     118 K    412 K    0.71    0.15    0.00    0.01      112        1        3     66
  15    1     0.01   0.72   0.02    0.73     527 K    801 K    0.34    0.33    0.00    0.01        0       16        3     62
  16    0     0.07   0.20   0.33    0.79      82 M     89 M    0.09    0.13    0.13    0.14    13272      243     9888     66
  17    1     0.11   0.62   0.18    0.61      13 M     17 M    0.20    0.59    0.01    0.02      728      943      126     63
  18    0     0.02   0.11   0.21    0.63      49 M     55 M    0.11    0.14    0.20    0.23     2352     1504        6     66
  19    1     0.09   0.92   0.09    0.64    1753 K   3314 K    0.47    0.25    0.00    0.00      224       53        2     63
  20    0     0.03   0.16   0.19    0.61      55 M     61 M    0.08    0.13    0.18    0.20     2184       37     1614     66
  21    1     0.08   0.14   0.57    1.10      96 M    108 M    0.11    0.14    0.12    0.13    11032       37     2403     63
  22    0     0.03   0.17   0.19    0.61      56 M     61 M    0.08    0.13    0.18    0.19     1680        7     1584     67
  23    1     0.06   0.18   0.32    0.80      49 M     55 M    0.11    0.13    0.08    0.09     6944       54     1384     64
  24    0     0.02   0.47   0.04    0.62    1348 K   1712 K    0.21    0.08    0.01    0.01       56        3        9     67
  25    1     0.02   0.08   0.26    0.72      47 M     53 M    0.10    0.13    0.22    0.24     4480        3     1243     63
  26    0     0.06   0.71   0.08    0.60    5281 K   5856 K    0.10    0.08    0.01    0.01      224      136      138     66
  27    1     0.02   0.15   0.14    0.60      54 M     58 M    0.07    0.14    0.26    0.27     5488     1059        0     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.07   0.42   0.16    0.70     414 M    463 M    0.11    0.18    0.04    0.05    35056     7415    28614     60
 SKT    1     0.06   0.31   0.20    0.78     372 M    444 M    0.16    0.26    0.04    0.05    30688     2513     5790     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.36   0.18    0.74     787 M    908 M    0.13    0.22    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   50 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.31 %

 C1 core residency: 50.23 %; C3 core residency: 4.22 %; C6 core residency: 21.24 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.61 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  136 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.61    33.62     241.37      18.54         191.45
 SKT   1    28.19    26.20     254.31      18.24         229.45
---------------------------------------------------------------------------------------------------------------
       *    59.80    59.82     495.68      36.78         209.40
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.39   0.24    0.66      38 M     43 M    0.11    0.26    0.04    0.05     4816       28     5311     67
   1    1     0.21   0.99   0.21    0.66    3744 K     10 M    0.63    0.35    0.00    0.00      224      178       33     63
   2    0     0.01   0.33   0.03    0.62     632 K   1366 K    0.54    0.08    0.01    0.01        0        5       19     66
   3    1     0.06   0.17   0.34    0.81      75 M     83 M    0.10    0.17    0.13    0.14     7000       22     6812     62
   4    0     0.11   0.42   0.26    0.71      50 M     60 M    0.17    0.26    0.04    0.05     7000     6411       66     67
   5    1     0.16   1.02   0.16    0.66    5028 K   8776 K    0.43    0.17    0.00    0.01      112      107        8     63
   6    0     0.03   0.53   0.06    0.68     569 K   1261 K    0.55    0.16    0.00    0.00       56       25       13     66
   7    1     0.06   0.46   0.12    0.60      13 M     16 M    0.19    0.55    0.02    0.03      728      475      375     62
   8    0     0.04   0.73   0.06    0.61    3159 K   3992 K    0.21    0.08    0.01    0.01       56      119        5     66
   9    1     0.03   0.51   0.05    0.60    2318 K   2533 K    0.08    0.07    0.01    0.01        0       11       49     62
  10    0     0.09   0.44   0.21    0.63      52 M     57 M    0.09    0.27    0.06    0.06     6608     6684        9     65
  11    1     0.04   0.91   0.04    0.61    1128 K   2470 K    0.54    0.21    0.00    0.01      280       34       17     61
  12    0     0.03   0.50   0.05    0.70     431 K   1036 K    0.58    0.13    0.00    0.00       56       26       12     66
  13    1     0.05   0.15   0.32    0.79      75 M     83 M    0.10    0.18    0.16    0.18     6832     8432        1     62
  14    0     0.03   0.50   0.06    0.69     414 K   1246 K    0.67    0.11    0.00    0.00      168        7       10     66
  15    1     0.06   0.68   0.10    0.66    3295 K   4298 K    0.23    0.24    0.01    0.01       56       35       11     61
  16    0     0.06   0.45   0.13    0.60      34 M     38 M    0.11    0.31    0.06    0.06     4536     4730        1     66
  17    1     0.04   0.12   0.31    0.77      75 M     83 M    0.10    0.16    0.20    0.22     6328       34     6986     62
  18    0     0.05   0.13   0.36    0.83      69 M     78 M    0.11    0.13    0.15    0.17     4032       10     3332     66
  19    1     0.04   0.64   0.06    0.61    2161 K   3403 K    0.37    0.20    0.01    0.01      112      102        4     63
  20    0     0.06   0.37   0.17    0.60      38 M     42 M    0.08    0.27    0.06    0.07     3752        0     4217     66
  21    1     0.07   0.12   0.56    1.11      88 M    102 M    0.14    0.14    0.13    0.16     3416       68     5106     63
  22    0     0.08   0.39   0.19    0.61      40 M     45 M    0.10    0.21    0.05    0.06     3416       44     4121     67
  23    1     0.06   0.22   0.27    0.71      49 M     59 M    0.18    0.26    0.08    0.10     1568     1492        0     63
  24    0     0.01   0.32   0.02    0.60     458 K    771 K    0.41    0.14    0.01    0.01        0        3        6     67
  25    1     0.07   0.24   0.31    0.77      63 M     71 M    0.11    0.15    0.09    0.10     3864     5053        3     62
  26    0     0.10   0.87   0.11    0.62    4585 K   6886 K    0.33    0.29    0.00    0.01      560      100       95     67
  27    1     0.05   0.33   0.16    0.60      25 M     32 M    0.22    0.31    0.05    0.06       56       30        0     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.40   0.14    0.67     334 M    382 M    0.12    0.24    0.04    0.05    35056    18192    17217     59
 SKT    1     0.07   0.33   0.22    0.76     482 M    564 M    0.15    0.20    0.05    0.06    30576    16073    19405     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.36   0.18    0.72     817 M    946 M    0.14    0.22    0.05    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   49 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.61 %

 C1 core residency: 62.45 %; C3 core residency: 4.94 %; C6 core residency: 8.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.36 => corresponds to 8.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.59 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       34 G     34 G   |   35%    35%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  114 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    28.44    29.90     241.34      17.75         195.37
 SKT   1    33.42    35.00     264.16      19.88         199.51
---------------------------------------------------------------------------------------------------------------
       *    61.86    64.90     505.50      37.63         197.83
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.06   0.24   0.25    0.69      59 M     66 M    0.10    0.15    0.10    0.11     5376     2470      176     67
   1    1     0.03   0.58   0.05    0.61     782 K   1976 K    0.60    0.21    0.00    0.01      336       33       18     63
   2    0     0.00   0.22   0.02    0.60     376 K    896 K    0.58    0.10    0.01    0.02      280        6       10     66
   3    1     0.06   0.24   0.23    0.65      49 M     56 M    0.12    0.18    0.09    0.10     1904       21     1367     63
   4    0     0.05   0.16   0.31    0.76      58 M     66 M    0.12    0.13    0.12    0.14      168        6       29     66
   5    1     0.21   1.03   0.20    0.63      10 M     12 M    0.16    0.26    0.00    0.01      392      116        3     63
   6    0     0.07   0.74   0.10    0.61    1760 K   3946 K    0.55    0.41    0.00    0.01      224       68       19     66
   7    1     0.08   0.31   0.26    0.70      58 M     67 M    0.13    0.16    0.07    0.08     2520     1881       46     62
   8    0     0.04   0.95   0.04    0.60     995 K   2398 K    0.58    0.13    0.00    0.01      336       78        3     66
   9    1     0.04   0.53   0.08    0.71    2151 K   2553 K    0.16    0.20    0.00    0.01      672       21       42     61
  10    0     0.09   0.23   0.41    0.89      62 M     71 M    0.12    0.16    0.07    0.08       56       51       34     64
  11    1     0.02   1.32   0.01    0.83     235 K    454 K    0.48    0.49    0.00    0.00     1120       17        6     61
  12    0     0.05   0.81   0.06    0.65    2230 K   3397 K    0.34    0.14    0.00    0.01      280       36        6     66
  13    1     0.05   0.18   0.27    0.72      59 M     65 M    0.09    0.14    0.13    0.14     1848       15     2336     61
  14    0     0.03   0.58   0.05    0.61     714 K   1313 K    0.46    0.18    0.00    0.00      112       17        9     66
  15    1     0.02   0.46   0.05    0.61    1250 K   1854 K    0.33    0.09    0.01    0.01      112       11       14     61
  16    0     0.06   0.24   0.26    0.71      58 M     63 M    0.09    0.13    0.09    0.10     6720       21     3558     66
  17    1     0.03   0.15   0.21    0.64      57 M     62 M    0.08    0.13    0.19    0.21     4088       89     2381     62
  18    0     0.10   0.42   0.24    0.67      45 M     53 M    0.16    0.26    0.05    0.05     6384     6147       95     66
  19    1     0.07   0.87   0.08    0.64    1162 K   3505 K    0.67    0.45    0.00    0.00      448       77        3     63
  20    0     0.11   0.47   0.24    0.67      44 M     51 M    0.14    0.24    0.04    0.05     7392     6206      117     66
  21    1     0.11   0.31   0.36    0.82      38 M     51 M    0.24    0.43    0.04    0.05      840      806      523     63
  22    0     0.09   0.38   0.23    0.66      50 M     55 M    0.09    0.22    0.06    0.06     6552       60     6320     66
  23    1     0.09   0.54   0.17    0.60      17 M     25 M    0.29    0.47    0.02    0.03      392      727        1     64
  24    0     0.00   0.33   0.01    0.61     319 K    505 K    0.37    0.14    0.01    0.01      896        3        3     68
  25    1     0.06   0.19   0.32    0.78      66 M     74 M    0.11    0.15    0.11    0.12     9240       30     6737     63
  26    0     0.00   0.25   0.01    0.60     244 K    501 K    0.51    0.13    0.01    0.02      168        7        4     67
  27    1     0.07   0.24   0.30    0.76      70 M     78 M    0.11    0.16    0.10    0.11     7280     6898        2     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.34   0.16    0.71     386 M    441 M    0.13    0.18    0.05    0.06    34944    15176    10383     59
 SKT    1     0.07   0.36   0.19    0.70     435 M    504 M    0.14    0.22    0.05    0.05    31192    10742    13479     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.35   0.17    0.71     821 M    946 M    0.13    0.20    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   48 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 24.42 %

 C1 core residency: 53.54 %; C3 core residency: 3.40 %; C6 core residency: 18.63 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.35 => corresponds to 8.83 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.53 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       22 G     22 G   |   23%    23%   
 SKT    1       38 G     38 G   |   39%    39%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  121 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    31.50    32.79     240.96      18.24         213.80
 SKT   1    31.63    33.36     255.10      19.45         198.12
---------------------------------------------------------------------------------------------------------------
       *    63.13    66.15     496.06      37.69         205.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.17   0.50    1.00      83 M     97 M    0.14    0.18    0.10    0.11      224       17       39     66
   1    1     0.03   0.52   0.06    0.67     575 K   1790 K    0.68    0.18    0.00    0.01      336       20       12     63
   2    0     0.05   0.63   0.08    0.63    2823 K   4501 K    0.37    0.23    0.01    0.01        0       14       11     65
   3    1     0.21   0.56   0.38    0.85      21 M     34 M    0.38    0.64    0.01    0.02    10304     1314        5     62
   4    0     0.08   0.31   0.26    0.70      44 M     51 M    0.15    0.22    0.06    0.06     7056     2310       15     66
   5    1     0.05   0.85   0.06    0.68     668 K   1982 K    0.66    0.15    0.00    0.00      280       19       11     63
   6    0     0.02   0.55   0.04    0.60     535 K   1465 K    0.63    0.13    0.00    0.01      224       10       12     66
   7    1     0.09   0.33   0.27    0.72      31 M     37 M    0.17    0.32    0.03    0.04      504        7      205     62
   8    0     0.01   1.67   0.01    0.61     206 K    301 K    0.32    0.20    0.00    0.00      224        3        5     66
   9    1     0.17   1.08   0.15    0.64    5426 K   8403 K    0.35    0.27    0.00    0.01       56       24       40     62
  10    0     0.09   0.41   0.23    0.65      49 M     55 M    0.10    0.21    0.05    0.06    17808      124     5328     64
  11    1     0.04   0.90   0.04    0.60     845 K   2146 K    0.61    0.12    0.00    0.01      168       10        3     61
  12    0     0.27   0.93   0.29    0.74    8698 K     15 M    0.44    0.27    0.00    0.01      168        2       13     65
  13    1     0.16   0.32   0.50    1.01      38 M     50 M    0.24    0.32    0.02    0.03      280       36       28     61
  14    0     0.03   0.49   0.05    0.67     422 K   1669 K    0.75    0.22    0.00    0.01      392       14        7     66
  15    1     0.03   0.54   0.05    0.62    1504 K   1748 K    0.14    0.10    0.01    0.01       56        8        4     62
  16    0     0.08   0.33   0.24    0.67      45 M     53 M    0.14    0.25    0.06    0.07      224       26        3     65
  17    1     0.06   0.32   0.17    0.60      20 M     26 M    0.20    0.40    0.04    0.05     6720      212      340     62
  18    0     0.03   0.14   0.19    0.60      51 M     57 M    0.10    0.15    0.20    0.23     6272        1     2434     66
  19    1     0.06   0.53   0.12    0.68     769 K   2313 K    0.67    0.15    0.00    0.00      392      149        1     63
  20    0     0.04   0.17   0.22    0.63      55 M     61 M    0.11    0.12    0.15    0.16      112        2        5     66
  21    1     0.07   0.12   0.56    1.10      86 M     99 M    0.13    0.15    0.13    0.14     7280      846      921     63
  22    0     0.05   0.18   0.26    0.70      51 M     59 M    0.14    0.14    0.11    0.13      392       81        7     66
  23    1     0.08   0.37   0.21    0.61      46 M     55 M    0.16    0.17    0.06    0.07      336       20        0     64
  24    0     0.15   0.94   0.16    0.61    6463 K   8731 K    0.26    0.24    0.00    0.01      168      236       35     67
  25    1     0.02   0.14   0.16    0.60      49 M     54 M    0.09    0.15    0.23    0.25     2968      765        0     63
  26    0     0.11   0.83   0.13    0.60    5383 K   7998 K    0.33    0.26    0.00    0.01      112      109      126     66
  27    1     0.04   0.14   0.27    0.71      44 M     52 M    0.15    0.15    0.12    0.14      280        5      308     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.41   0.19    0.71     407 M    478 M    0.15    0.19    0.04    0.04    33376     2949     8040     59
 SKT    1     0.08   0.37   0.21    0.78     349 M    429 M    0.19    0.29    0.03    0.04    29960     3435     1878     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.39   0.20    0.74     756 M    907 M    0.17    0.24    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:   56 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 27.05 %

 C1 core residency: 58.77 %; C3 core residency: 5.59 %; C6 core residency: 8.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.39 => corresponds to 9.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.94 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       19 G     19 G   |   20%    20%   
 SKT    1       35 G     35 G   |   36%    36%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  110 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    32.11    34.10     249.86      18.37         222.03
 SKT   1    25.34    27.60     258.53      18.03         227.97
---------------------------------------------------------------------------------------------------------------
       *    57.45    61.70     508.38      36.40         224.78
