==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2.2 (64-bit)
Tool Version Limit: 2024.02
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-i 
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-i'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source opt.tcl
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P bicg A 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P bicg r 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_resource -core RAM_1P bicg p 
WARNING: [HLS 200-484] The 'set_directive_resource -core' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_resource -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo bicg s_out 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_fifo bicg q_out 
INFO: [HLS 200-1510] Running: set_directive_pipeline bicg/lprd_2 
INFO: [HLS 200-1510] Running: set_directive_pipeline bicg/lpwr 
INFO: [HLS 200-1510] Running: set_directive_pipeline bicg/lp2 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 bicg/lp2 
INFO: [HLS 200-1510] Running: set_directive_pipeline bicg/lp4 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 4 bicg/lp4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 292.707 MB.
INFO: [HLS 200-10] Analyzing design file 'src/bicg.c' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:1:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:2:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:3:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.47 seconds. CPU system time: 0.73 seconds. Elapsed time: 2.17 seconds; current allocated memory: 295.758 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 159 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 144 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 131 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 133 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 375 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 264 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/hls_prj/solution/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:1:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:3:9)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:2:9)
INFO: [HLS 214-188] Unrolling loop 'lp4' (src/bicg.c:30:14) in function 'bicg' partially with a factor of 4 (src/bicg.c:4:0)
INFO: [HLS 214-188] Unrolling loop 'lp2' (src/bicg.c:24:14) in function 'bicg' partially with a factor of 4 (src/bicg.c:4:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'buff_A' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:10:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'buff_p' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:13:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'buff_s_out' due to pipeline pragma (/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/bicg_opt_c7d275d43101429d85af7820539d5595/opt.tcl:10:9)
INFO: [HLS 214-248] Applying array_partition to 'buff_A': Cyclic partitioning with factor 2 on dimension 2. (src/bicg.c:7:8)
INFO: [HLS 214-248] Applying array_partition to 'buff_p': Cyclic partitioning with factor 2 on dimension 1. (src/bicg.c:8:8)
INFO: [HLS 214-248] Applying array_partition to 'buff_s_out': Cyclic partitioning with factor 4 on dimension 1. (src/bicg.c:10:8)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 's_out' (src/bicg.c:4:0)
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'q_out' (src/bicg.c:4:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.33 seconds. CPU system time: 0.45 seconds. Elapsed time: 9.77 seconds; current allocated memory: 297.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 297.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 297.961 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 298.078 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 320.371 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp1'(src/bicg.c:23:10) and 'lp2'(src/bicg.c:24:14) in function 'bicg' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'lp3'(src/bicg.c:29:7) and 'lp4'(src/bicg.c:30:14) in function 'bicg' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'lprd_1' (src/bicg.c:13:10) in function 'bicg' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'lp1' (src/bicg.c:23:10) in function 'bicg'.
INFO: [XFORM 203-541] Flattening a loop nest 'lp3' (src/bicg.c:29:7) in function 'bicg'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 350.074 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'bicg' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg_Pipeline_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lprd_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lprd_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 350.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 351.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp1_lp2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'lp1_lp2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 351.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 351.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg_Pipeline_lp3_lp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lp3_lp4'.
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp3_lp4' (loop 'lp3_lp4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add62_3', src/bicg.c:31) and 'fadd' operation 32 bit ('add1', src/bicg.c:31).
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp3_lp4' (loop 'lp3_lp4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add62_3', src/bicg.c:31) and 'fadd' operation 32 bit ('add1', src/bicg.c:31).
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp3_lp4' (loop 'lp3_lp4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add62_3', src/bicg.c:31) and 'fadd' operation 32 bit ('add1', src/bicg.c:31).
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp3_lp4' (loop 'lp3_lp4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add62_3', src/bicg.c:31) and 'fadd' operation 32 bit ('add1', src/bicg.c:31).
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp3_lp4' (loop 'lp3_lp4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add62_3', src/bicg.c:31) and 'fadd' operation 32 bit ('add1', src/bicg.c:31).
WARNING: [HLS 200-880] The II Violation in module 'bicg_Pipeline_lp3_lp4' (loop 'lp3_lp4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'fadd' operation 32 bit ('add62_3', src/bicg.c:31) and 'fadd' operation 32 bit ('add1', src/bicg.c:31).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 22, loop 'lp3_lp4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 351.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 352.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg_Pipeline_lpwr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'lpwr'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'lpwr'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 352.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 352.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bicg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 353.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg_Pipeline_lprd_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bicg_Pipeline_lprd_2' pipeline 'lprd_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg_Pipeline_lprd_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg_Pipeline_lp1_lp2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bicg_Pipeline_lp1_lp2' pipeline 'lp1_lp2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg_Pipeline_lp1_lp2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 355.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg_Pipeline_lp3_lp4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bicg_Pipeline_lp3_lp4' pipeline 'lp3_lp4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg_Pipeline_lp3_lp4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 356.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg_Pipeline_lpwr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'bicg_Pipeline_lpwr' pipeline 'lpwr' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg_Pipeline_lpwr'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 358.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bicg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/p' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/s_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bicg/q_out' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bicg' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bicg'.
INFO: [RTMG 210-278] Implementing memory 'bicg_buff_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bicg_buff_p_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bicg_buff_r_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'bicg_buff_s_out_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 360.891 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.12 seconds; current allocated memory: 364.840 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 367.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for bicg.
INFO: [VLOG 209-307] Generating Verilog RTL for bicg.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.57 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.36 seconds. CPU system time: 1.34 seconds. Elapsed time: 17.49 seconds; current allocated memory: 74.953 MB.
INFO: [HLS 200-1510] Running: close_project 
