Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 8e3c7ad6ff57454a8bca029b482c62eb --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot video_in_tb_func_impl xil_defaultlib.video_in_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.block_arbiter
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.block
Compiling module xil_defaultlib.block_6
Compiling module xil_defaultlib.block_7
Compiling module xil_defaultlib.block_8
Compiling module xil_defaultlib.block_9
Compiling module xil_defaultlib.block_10
Compiling module xil_defaultlib.block_11
Compiling module xil_defaultlib.block_12
Compiling module xil_defaultlib.block_13
Compiling module xil_defaultlib.block_14
Compiling module xil_defaultlib.block_15
Compiling module xil_defaultlib.block_16
Compiling module xil_defaultlib.block_17
Compiling module xil_defaultlib.block_18
Compiling module xil_defaultlib.block_19
Compiling module xil_defaultlib.block_20
Compiling module xil_defaultlib.block_21
Compiling module xil_defaultlib.block_22
Compiling module xil_defaultlib.block_23
Compiling module xil_defaultlib.block_24
Compiling module xil_defaultlib.block_25
Compiling module xil_defaultlib.block_26
Compiling module xil_defaultlib.block_27
Compiling module xil_defaultlib.block_28
Compiling module xil_defaultlib.block_29
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.IPU_core
Compiling module xil_defaultlib.IPU_wrapper
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_IPU_wrapper_0_1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.synchronizer_ff
Compiling module xil_defaultlib.synchronizer_ff_3
Compiling module xil_defaultlib.synchronizer_ff_4
Compiling module xil_defaultlib.synchronizer_ff_5
Compiling module xil_defaultlib.clk_x_pntrs
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.rd_fwft
Compiling module xil_defaultlib.compare_1
Compiling module xil_defaultlib.compare_2
Compiling module xil_defaultlib.rd_status_flags_as
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.compare_0
Compiling module xil_defaultlib.wr_status_flags_as
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.memory
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.reset_blk_ramfifo__parameterized...
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_0_3_synth
Compiling module xil_defaultlib.fifo_generator_v13_0_3
Compiling module xil_defaultlib.v_vid_in_axi4s_v4_0_3_coupler
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.v_vid_in_axi4s_v4_0_3_formatter
Compiling module xil_defaultlib.v_vid_in_axi4s_v4_0_3
Compiling module xil_defaultlib.design_1_v_vid_in_axi4s_0_0
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.I2C_Controller
Compiling module xil_defaultlib.I2C_OV7670_RGB444_Config
Compiling module xil_defaultlib.I2C_AV_Config
Compiling module unisims_ver.FDRE(IS_C_INVERTED=1'b1)
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.pmod_cam
Compiling module xil_defaultlib.video_in
Compiling module xil_defaultlib.design_1_video_in_0_1
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.video_in_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot video_in_tb_func_impl
