INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/adder0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/adder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/jump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jump
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/sign_extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extension
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.srcs/sim_1/new/testbench0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench0
INFO: [VRFC 10-2263] Analyzing Verilog file "B:/COLLEGE/19_20/Fall_19/Compe_475/ASS_1/SingleCycle/SingleCycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
