Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Mar 27 19:58:19 2019
| Host         : fyyaz-VirtualBox running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   430 |
| Unused register locations in slices containing registers |   969 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2312 |          651 |
| No           | No                    | Yes                    |             188 |           67 |
| No           | Yes                   | No                     |            1304 |          495 |
| Yes          | No                    | No                     |            2234 |          693 |
| Yes          | No                    | Yes                    |             123 |           36 |
| Yes          | Yes                   | No                     |            3270 |         1035 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                     Clock Signal                                    |                                                                                                              Enable Signal                                                                                                              |                                                                                                                             Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/clk_wiz_1/inst/clk_out2                                                 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                          | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].isr[0]_i_1_n_0                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[1].isr[1]_i_1_n_0                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                               |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg_0                                                                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg_0                                                                                                                       |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                   |                1 |              1 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.normal_stop_cmd_1_reg_0                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                              | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 |                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                 |                                                                                                                                                                                                                                                                         |                1 |              1 |
| ~OV7670_PCLK_IBUF_BUFG                                                              |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                    |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                        | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                            | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                               |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                  |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                    |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                  |                1 |              2 |
|  OV7670_PCLK_IBUF_BUFG                                                              |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                            |                                                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                 |                1 |              3 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                 |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                   | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                 |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                       |                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/dir_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                    | design_1_i/dir_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/dir_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | design_1_i/dir_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                       |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                         |                                                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                   | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                            |                                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/dir_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/dir_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                  | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                |                1 |              4 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 |                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/dir_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | design_1_i/dir_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/dir_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                    | design_1_i/dir_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                 |                                                                                                                                                                                                                                                                         |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/color_selector_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/color_selector_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                           | design_1_i/color_selector_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/color_selector_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                             | design_1_i/color_selector_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                 | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/E[0]                                                                                                                                                   | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o                                                                                                                                                                                              |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                     |                                                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                  | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                  | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                         | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                              | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                         | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                              |                4 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/axi_bready_i_1__0_n_0                                                                                                                                                                           |                4 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                       | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                    |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                 | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/u_I2C_Controller/SD_COUNTER                                                                                                                                             | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[11]_i_1_n_0                                                                                                                                                                         |                4 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/range_detector_ip_0/inst/obs_exec_state[1]_i_1__0_n_0                                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                        |                                                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/range_detector_ip_0/inst/obs_exec_state[1]_i_1_n_0                                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                      |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                             |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                      |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                          |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                        | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                 |                                                                                                                                                                                                                                                                         |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                                | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              8 |
| ~design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                      | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/not_afull                                                                                                                                                | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[31]_i_1_n_0                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                      | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                      | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                      | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                      | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                  | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                3 |              8 |
|  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE                                 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                     | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                      | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                            | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                            | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                            | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                             | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                            | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                            | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                            | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                             | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                  | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                  | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                  | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                                                                                           | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                                | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                   | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                  | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                  | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                   | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                    | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                       |                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                           | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                             |                                                                                                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                                                                                           | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                                                                                            | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                                                                                           | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                                | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                                                                                           | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                                | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                                                                                           | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                                                                                            | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                                                                                           | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                     |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                               | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |                5 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                 |                                                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                 |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                    | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                           |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                     |                                                                                                                                                                                                                                                                         |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                  |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                4 |             11 |
|  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/pclk_out |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                          |                4 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid                                          | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x[11]_i_1_n_0                                                                                                                                                              |                3 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                         |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_intc_0/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                             |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                  |                2 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/enable_y                                                                                                                                         | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_y[11]_i_1_n_0                                                                                                                                                              |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                  |                2 |             12 |
|  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/pclk_out | design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/fifo_overflow_from_coupler_cnt_reg[0]_0                                                              |                                                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                                               | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                                                              |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                                      |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                       |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                               |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                5 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                3 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                     | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0] |                6 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                |               12 |             15 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                         |                9 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                         |               10 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[15]                                                                                                                                                                                     |               11 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                 | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/IIC/LUT_INDEX_rep[7]_i_1_n_0                                                                                                                                                | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o                                                                                                                                                                                              |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  OV7670_PCLK_IBUF_BUFG                                                              | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/dout[23]_i_1_n_0                                                                                                                                              | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/_n_0                                                                                                                                                                                          |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/dir_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                          |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/dir_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                          |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                          |                8 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                               |                                                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/E[0]                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                       |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                               |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                  |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[0]                                                                                                                                            |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                   |                                                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                     |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                                                                                         |                7 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |                6 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                      | design_1_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1_n_0                                                                                                                                                   |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/not_afull                                                                                                                                                | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_prescaler/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay/SR[0]                                                    |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |                5 |             18 |
|  OV7670_PCLK_IBUF_BUFG                                                              | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/d_latch[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                         |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                  |                5 |             18 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/color_selector_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                 |                8 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                           |                8 |             19 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                           | design_1_i/light_detect_sys/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                       |                5 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[9][0]                                    | design_1_i/light_detect_sys/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                       |                4 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                9 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                 | design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[2].pipe_bit_inst/count_value_i_reg[0][0] |                6 |             21 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         |                                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                        |                7 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                 |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/o                                                                                                                                                                                              |               12 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out2                                                 |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/btn_debounce/clear                                                                                                                                                                                          |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                               |                                                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                6 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                         |               11 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                         |                9 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |               10 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |                7 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |                8 |             25 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                          | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                           |               11 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                                  |                6 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |                4 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |                6 |             28 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/not_afull                                                                                                                                                | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_zero_fract.i_synth/opt_high_radix.i_zero_fract.i_high_radix/i_fixed.i_fix_to_flt/i_fpo/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                              |                7 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                        |               11 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_low[30]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                         |                8 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high[30]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                         |               10 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk1[30]_i_1_n_0                                                                                                                   | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                6 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk0[30]_i_1_n_0                                                                                                                   | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                7 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk0[30]_i_1_n_0                                                                                                                   | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                6 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/count_clk1[30]_i_1_n_0                                                                                                                   | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |                6 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_high[30]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                         |               13 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/pw_low[30]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                         |               16 |             31 |
|  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/pclk_out | design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]_0                        | design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]                                                          |               11 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                             |               10 |             31 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/max[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/genblk1[0].duty_reg_latch[0][31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_1/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                      | design_1_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/fifo_2[32]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                  |                                                                                                                                                                                                                                                                         |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/led_detect/w_acc_x                                                                                                                                       | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/led_detect/w_acc_x_reg_i_2_n_0                                                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                          | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/xycount/count_x_reg[0]_0                                                                                                                                                                 |               17 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                       | design_1_i/PmodMAXSONAR_0/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                       | design_1_i/PmodMAXSONAR_1/inst/PWM_Analyzer_0/inst/PWM_Analyzer_v1_0_S00_AXI_inst/pulse_length/SR[0]                                                                                                                                                                    |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                      | design_1_i/PWM_0/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                  |               17 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                    |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/genblk1[0].duty_reg_latch[0][31]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_tdata[31]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_nd_to_rdy/wr_enable                                                                                                                                                                  |                                                                                                                                                                                                                                                                         |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                                   |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/PWM_1/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/p_30_in                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                 | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |               21 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                     |                                                                                                                                                                                                                                                                         |               16 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/clk_edges0                                                                                                                                                                                          | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M00_AXI_inst/axi_bready_i_1_n_0                                                                                                                                                                              |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/range_detector_ip_0/inst/clk_edges0_0                                                                                                                                                                                        | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_M01_AXI_inst/axi_bready_i_1__0_n_0                                                                                                                                                                           |               24 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/div_busy_reg_n_0                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                                                       | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/FSL_Get_Succesful                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                     |                                                                                                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[31]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_input_skid.i_2to1/p_16_in                                                                                                                                                        |                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               11 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                             |                                                                                                                                                                                                                                                                         |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[0][0]                                                                                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                 |               11 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                 |                                                                                                                                                                                                                                                                         |               14 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                             |                                                                                                                                                                                                                                                                         |               13 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                         |               10 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                                                                                                                     |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |                6 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                                                         |               15 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                             |               11 |             34 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                            |               18 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               13 |             36 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |               17 |             44 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                         |               13 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |               13 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |               10 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                         |               14 |             49 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                           |               21 |             52 |
|  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/pclk_out |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/video_in_ip_0/inst/vid_in_to_axi4s/inst/fifo_overflow_from_coupler_pulse_reg_n_0                                                                                                                                                            |               10 |             56 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                                                                                                                       |               41 |             63 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                             |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               23 |             63 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/light_detect_sys/light_detect_0/inst/light_detect_v1_0_S00_AXI_inst/led_detect/CO[0]                                                                                                                                                                         |               24 |             63 |
|  design_1_i/light_detect_sys/video_in_ip_0/inst/ov7670_top_0/video_capture/pclk_out |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               13 |             68 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/range_detector_ip_0/inst/range_detector_ip_v1_0_S00_AXI_inst/p_0_out[0]                                                                                                                                                                                      |               36 |             73 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                              |                                                                                                                                                                                                                                                                         |               10 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31                         |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               29 |             81 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                         |               24 |             90 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                     | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               41 |             91 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |               28 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                         |               26 |            103 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                              |                                                                                                                                                                                                                                                                         |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               80 |            165 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                 |               77 |            228 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/not_afull                                                                                                                                                |                                                                                                                                                                                                                                                                         |              103 |            391 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_outfifo.i_output_fifo/fifo0/not_afull                                                                                                                                                | design_1_i/light_detect_sys/div_gen_0/U0/i_synth/i_has_aresetn.i_reg_reset/first_q                                                                                                                                                                                      |              190 |            876 |
|  design_1_i/clk_wiz_1/inst/clk_out1                                                 |                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                         |              614 |           2254 |
+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    27 |
| 2      |                    12 |
| 3      |                    12 |
| 4      |                    53 |
| 5      |                    14 |
| 6      |                    14 |
| 7      |                     8 |
| 8      |                    88 |
| 10     |                     8 |
| 11     |                     5 |
| 12     |                     7 |
| 13     |                     9 |
| 14     |                     1 |
| 15     |                     1 |
| 16+    |                   171 |
+--------+-----------------------+


