

================================================================
== Vivado HLS Report for 'pool_layer2'
================================================================
* Date:           Wed Apr 25 19:19:26 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11169|  11169|  11169|  11169|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  11168|  11168|       698|          -|          -|    16|    no    |
        | + Loop 1.1              |    696|    696|       116|          -|          -|     6|    no    |
        |  ++ Loop 1.1.1          |    114|    114|        19|          -|          -|     6|    no    |
        |   +++ Loop 1.1.1.1      |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1  |      6|      6|         3|          -|          -|     2|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (tmp_2)
	2  / (!tmp_2)
4 --> 
	5  / (tmp_7)
	3  / (!tmp_7)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond2)
	4  / (exitcond2)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	9  / true
9 --> 
	7  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br label %.loopexit3" [nnet/solution1/nnet.cpp:86]

 <State 2> : 1.78ns
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%channel = phi i5 [ 0, %0 ], [ %channel_1, %.loopexit3.loopexit ]"
ST_2 : Operation 12 [1/1] (1.36ns)   --->   "%exitcond1 = icmp eq i5 %channel, -16" [nnet/solution1/nnet.cpp:86]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%channel_1 = add i5 %channel, 1" [nnet/solution1/nnet.cpp:86]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %.preheader15.preheader" [nnet/solution1/nnet.cpp:86]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1_cast2 = zext i5 %channel to i13" [nnet/solution1/nnet.cpp:87]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i5 %channel to i11" [nnet/solution1/nnet.cpp:87]
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader15" [nnet/solution1/nnet.cpp:87]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.cpp:97]

 <State 3> : 3.49ns
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_1, %3 ], [ 0, %.preheader15.preheader ]"
ST_3 : Operation 21 [1/1] (1.30ns)   --->   "%tmp_2 = icmp ult i4 %i, -4" [nnet/solution1/nnet.cpp:87]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader14.preheader, label %.loopexit3.loopexit" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i4 %i to i8" [nnet/solution1/nnet.cpp:90]
ST_3 : Operation 25 [1/1] (3.49ns)   --->   "%tmp = mul i8 %tmp_3_cast, 13" [nnet/solution1/nnet.cpp:90]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i, i32 1, i32 3)" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_5, i3 0)" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %tmp_s to i7" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %tmp_5, i1 false)" [nnet/solution1/nnet.cpp:87]
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_1 to i7" [nnet/solution1/nnet.cpp:94]
ST_3 : Operation 31 [1/1] (1.82ns)   --->   "%tmp_3 = sub i7 %p_shl_cast, %p_shl1_cast" [nnet/solution1/nnet.cpp:94]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader14" [nnet/solution1/nnet.cpp:88]
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit3"

 <State 4> : 5.17ns
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_1, %2 ], [ 0, %.preheader14.preheader ]"
ST_4 : Operation 35 [1/1] (1.30ns)   --->   "%tmp_7 = icmp ult i4 %j, -4" [nnet/solution1/nnet.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %1, label %3" [nnet/solution1/nnet.cpp:88]
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i4 %j to i8" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 39 [1/1] (1.91ns)   --->   "%tmp_6 = add i8 %tmp, %tmp_8_cast" [nnet/solution1/nnet.cpp:90]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_8 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %tmp_6, i32 1, i32 7)" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_10 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_8, i5 %channel)" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_12 = zext i12 %tmp_10 to i64" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%image_V_addr = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_12" [nnet/solution1/nnet.cpp:90]
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%max_V = load i24* %image_V_addr, align 4" [nnet/solution1/nnet.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>
ST_4 : Operation 45 [1/1] (1.73ns)   --->   "%i_1 = add i4 %i, 2" [nnet/solution1/nnet.cpp:87]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader15" [nnet/solution1/nnet.cpp:87]

 <State 5> : 5.02ns
ST_5 : Operation 47 [1/2] (3.25ns)   --->   "%max_V = load i24* %image_V_addr, align 4" [nnet/solution1/nnet.cpp:90]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>
ST_5 : Operation 48 [1/1] (1.76ns)   --->   "br label %.loopexit" [nnet/solution1/nnet.cpp:91]

 <State 6> : 7.10ns
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%max_V1 = phi i24 [ %max_V, %1 ], [ %max_V_s, %.loopexit.loopexit ]"
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %1 ], [ %k_1, %.loopexit.loopexit ]"
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%k_cast2 = zext i2 %k to i4" [nnet/solution1/nnet.cpp:91]
ST_6 : Operation 52 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %k, -2" [nnet/solution1/nnet.cpp:91]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_6 : Operation 54 [1/1] (1.56ns)   --->   "%k_1 = add i2 %k, 1" [nnet/solution1/nnet.cpp:91]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader.preheader" [nnet/solution1/nnet.cpp:91]
ST_6 : Operation 56 [1/1] (1.73ns)   --->   "%tmp_9 = add i4 %k_cast2, %i" [nnet/solution1/nnet.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_cast = zext i4 %tmp_9 to i8" [nnet/solution1/nnet.cpp:93]
ST_6 : Operation 58 [1/1] (3.49ns)   --->   "%tmp_16 = mul i8 %tmp_cast, 13" [nnet/solution1/nnet.cpp:93]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet/solution1/nnet.cpp:92]
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_13 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %j, i32 1, i32 3)" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i3 %tmp_13 to i7" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 62 [1/1] (1.87ns)   --->   "%tmp_14 = add i7 %tmp_3, %tmp_6_cast" [nnet/solution1/nnet.cpp:94]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_24_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_14, i4 0)" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 64 [1/1] (1.97ns)   --->   "%tmp_15 = add i11 %tmp_24_cast, %tmp_1_cast" [nnet/solution1/nnet.cpp:94]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_25_cast = zext i11 %tmp_15 to i64" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%output_V_addr = getelementptr [576 x i24]* %output_V, i64 0, i64 %tmp_25_cast" [nnet/solution1/nnet.cpp:94]
ST_6 : Operation 67 [1/1] (3.25ns)   --->   "store i24 %max_V1, i24* %output_V_addr, align 4" [nnet/solution1/nnet.cpp:94]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>
ST_6 : Operation 68 [1/1] (1.73ns)   --->   "%j_1 = add i4 %j, 2" [nnet/solution1/nnet.cpp:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader14" [nnet/solution1/nnet.cpp:88]

 <State 7> : 5.65ns
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%max_V_s = phi i24 [ %max_V1, %.preheader.preheader ], [ %max_V_1, %._crit_edge ]"
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%l = phi i2 [ 0, %.preheader.preheader ], [ %l_1, %._crit_edge ]"
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%l_cast1 = zext i2 %l to i4" [nnet/solution1/nnet.cpp:92]
ST_7 : Operation 73 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %l, -2" [nnet/solution1/nnet.cpp:92]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_7 : Operation 75 [1/1] (1.56ns)   --->   "%l_1 = add i2 %l, 1" [nnet/solution1/nnet.cpp:92]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %._crit_edge" [nnet/solution1/nnet.cpp:92]
ST_7 : Operation 77 [1/1] (1.73ns)   --->   "%tmp_4 = add i4 %l_cast1, %j" [nnet/solution1/nnet.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i4 %tmp_4 to i8" [nnet/solution1/nnet.cpp:93]
ST_7 : Operation 79 [1/1] (1.91ns)   --->   "%tmp_17 = add i8 %tmp_16, %tmp_10_cast" [nnet/solution1/nnet.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_18 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_17, i4 0)" [nnet/solution1/nnet.cpp:93]
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_29_cast = zext i12 %tmp_18 to i13" [nnet/solution1/nnet.cpp:93]
ST_7 : Operation 82 [1/1] (1.99ns)   --->   "%tmp_19 = add i13 %tmp_29_cast, %tmp_1_cast2" [nnet/solution1/nnet.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 8> : 3.25ns
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i13 %tmp_19 to i64" [nnet/solution1/nnet.cpp:93]
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%image_V_addr_1 = getelementptr [2704 x i24]* %image_V, i64 0, i64 %tmp_30_cast" [nnet/solution1/nnet.cpp:93]
ST_8 : Operation 86 [2/2] (3.25ns)   --->   "%image_V_load = load i24* %image_V_addr_1, align 4" [nnet/solution1/nnet.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>

 <State 9> : 7.08ns
ST_9 : Operation 87 [1/2] (3.25ns)   --->   "%image_V_load = load i24* %image_V_addr_1, align 4" [nnet/solution1/nnet.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 576> <RAM>
ST_9 : Operation 88 [1/1] (2.45ns)   --->   "%tmp_11 = icmp sgt i24 %image_V_load, %max_V_s" [nnet/solution1/nnet.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.37ns)   --->   "%max_V_1 = select i1 %tmp_11, i24 %image_V_load, i24 %max_V_s" [nnet/solution1/nnet.cpp:93]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet/solution1/nnet.cpp:92]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10    (br               ) [ 0111111111]
channel        (phi              ) [ 0010111111]
exitcond1      (icmp             ) [ 0011111111]
empty          (speclooptripcount) [ 0000000000]
channel_1      (add              ) [ 0111111111]
StgValue_15    (br               ) [ 0000000000]
tmp_1_cast2    (zext             ) [ 0001111111]
tmp_1_cast     (zext             ) [ 0001111111]
StgValue_18    (br               ) [ 0011111111]
StgValue_19    (ret              ) [ 0000000000]
i              (phi              ) [ 0001111111]
tmp_2          (icmp             ) [ 0011111111]
empty_12       (speclooptripcount) [ 0000000000]
StgValue_23    (br               ) [ 0000000000]
tmp_3_cast     (zext             ) [ 0000000000]
tmp            (mul              ) [ 0000111111]
tmp_5          (partselect       ) [ 0000000000]
tmp_s          (bitconcatenate   ) [ 0000000000]
p_shl_cast     (zext             ) [ 0000000000]
tmp_1          (bitconcatenate   ) [ 0000000000]
p_shl1_cast    (zext             ) [ 0000000000]
tmp_3          (sub              ) [ 0000111111]
StgValue_32    (br               ) [ 0011111111]
StgValue_33    (br               ) [ 0111111111]
j              (phi              ) [ 0000111111]
tmp_7          (icmp             ) [ 0011111111]
empty_13       (speclooptripcount) [ 0000000000]
StgValue_37    (br               ) [ 0000000000]
tmp_8_cast     (zext             ) [ 0000000000]
tmp_6          (add              ) [ 0000000000]
tmp_8          (partselect       ) [ 0000000000]
tmp_10         (bitconcatenate   ) [ 0000000000]
tmp_12         (zext             ) [ 0000000000]
image_V_addr   (getelementptr    ) [ 0000010000]
i_1            (add              ) [ 0011111111]
StgValue_46    (br               ) [ 0011111111]
max_V          (load             ) [ 0011111111]
StgValue_48    (br               ) [ 0011111111]
max_V1         (phi              ) [ 0000001111]
k              (phi              ) [ 0000001000]
k_cast2        (zext             ) [ 0000000000]
exitcond2      (icmp             ) [ 0011111111]
empty_14       (speclooptripcount) [ 0000000000]
k_1            (add              ) [ 0011111111]
StgValue_55    (br               ) [ 0000000000]
tmp_9          (add              ) [ 0000000000]
tmp_cast       (zext             ) [ 0000000000]
tmp_16         (mul              ) [ 0000000111]
StgValue_59    (br               ) [ 0011111111]
tmp_13         (partselect       ) [ 0000000000]
tmp_6_cast     (zext             ) [ 0000000000]
tmp_14         (add              ) [ 0000000000]
tmp_24_cast    (bitconcatenate   ) [ 0000000000]
tmp_15         (add              ) [ 0000000000]
tmp_25_cast    (zext             ) [ 0000000000]
output_V_addr  (getelementptr    ) [ 0000000000]
StgValue_67    (store            ) [ 0000000000]
j_1            (add              ) [ 0011111111]
StgValue_69    (br               ) [ 0011111111]
max_V_s        (phi              ) [ 0011111111]
l              (phi              ) [ 0000000100]
l_cast1        (zext             ) [ 0000000000]
exitcond       (icmp             ) [ 0011111111]
empty_15       (speclooptripcount) [ 0000000000]
l_1            (add              ) [ 0011111111]
StgValue_76    (br               ) [ 0000000000]
tmp_4          (add              ) [ 0000000000]
tmp_10_cast    (zext             ) [ 0000000000]
tmp_17         (add              ) [ 0000000000]
tmp_18         (bitconcatenate   ) [ 0000000000]
tmp_29_cast    (zext             ) [ 0000000000]
tmp_19         (add              ) [ 0000000010]
StgValue_83    (br               ) [ 0011111111]
tmp_30_cast    (zext             ) [ 0000000000]
image_V_addr_1 (getelementptr    ) [ 0000000001]
image_V_load   (load             ) [ 0000000000]
tmp_11         (icmp             ) [ 0000000000]
max_V_1        (select           ) [ 0011111111]
StgValue_90    (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="image_V_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="24" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="12" slack="0"/>
<pin id="62" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="12" slack="0"/>
<pin id="67" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_V/4 image_V_load/8 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="24" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="11" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_V_addr/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="StgValue_67_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="24" slack="0"/>
<pin id="80" dir="1" index="2" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="image_V_addr_1_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="24" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="13" slack="0"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_V_addr_1/8 "/>
</bind>
</comp>

<comp id="90" class="1005" name="channel_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="1"/>
<pin id="92" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="channel (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="channel_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="5" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="1"/>
<pin id="104" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="1"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="1"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="j_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="126" class="1005" name="max_V1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="1"/>
<pin id="128" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="max_V1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="max_V1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="24" slack="1"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_V1/6 "/>
</bind>
</comp>

<comp id="137" class="1005" name="k_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="1"/>
<pin id="139" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="k_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="148" class="1005" name="max_V_s_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="24" slack="1"/>
<pin id="150" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="max_V_s (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="max_V_s_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="24" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="24" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_V_s/7 "/>
</bind>
</comp>

<comp id="160" class="1005" name="l_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="1"/>
<pin id="162" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="l_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="2" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="exitcond1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="5" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="channel_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_1/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_cast2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast2/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_1_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="4" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_3_cast_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_5_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="0" index="3" bw="3" slack="0"/>
<pin id="212" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_s_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="0" index="2" bw="1" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_shl_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="0" index="1" bw="3" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="p_shl1_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_7_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_8_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_6_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="1"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="0" index="2" bw="1" slack="0"/>
<pin id="266" dir="0" index="3" bw="4" slack="0"/>
<pin id="267" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_10_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="2"/>
<pin id="276" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_12_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="12" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="i_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="k_cast2_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast2/6 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="k_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_9_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="3"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_16_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_13_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="4" slack="2"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="3" slack="0"/>
<pin id="328" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_6_cast_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_14_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="3"/>
<pin id="339" dir="0" index="1" bw="3" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_24_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24_cast/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_15_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="11" slack="0"/>
<pin id="352" dir="0" index="1" bw="5" slack="4"/>
<pin id="353" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_25_cast_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="11" slack="0"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_cast/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="j_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="2"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="l_cast1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast1/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="exitcond_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="2" slack="0"/>
<pin id="372" dir="0" index="1" bw="2" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="l_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_1/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="3"/>
<pin id="385" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_10_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10_cast/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_17_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="1"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_18_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="1" slack="0"/>
<pin id="401" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_29_cast_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="12" slack="0"/>
<pin id="407" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_29_cast/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_19_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="0" index="1" bw="5" slack="5"/>
<pin id="412" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_30_cast_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_11_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="24" slack="0"/>
<pin id="420" dir="0" index="1" bw="24" slack="2"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/9 "/>
</bind>
</comp>

<comp id="424" class="1004" name="max_V_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="24" slack="0"/>
<pin id="427" dir="0" index="2" bw="24" slack="2"/>
<pin id="428" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V_1/9 "/>
</bind>
</comp>

<comp id="435" class="1005" name="channel_1_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="5" slack="0"/>
<pin id="437" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="channel_1 "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_1_cast2_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="5"/>
<pin id="442" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="tmp_1_cast2 "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_1_cast_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="4"/>
<pin id="447" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="453" class="1005" name="tmp_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_3_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="3"/>
<pin id="460" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="image_V_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="1"/>
<pin id="468" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="image_V_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="i_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="476" class="1005" name="max_V_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="24" slack="1"/>
<pin id="478" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="max_V "/>
</bind>
</comp>

<comp id="484" class="1005" name="k_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_16_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="494" class="1005" name="j_1_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="1"/>
<pin id="496" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="502" class="1005" name="l_1_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="0"/>
<pin id="504" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="l_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_19_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="13" slack="1"/>
<pin id="509" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="512" class="1005" name="image_V_addr_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="12" slack="1"/>
<pin id="514" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="image_V_addr_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="max_V_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="24" slack="1"/>
<pin id="519" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="max_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="42" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="42" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="42" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="82" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="94" pin="4"/><net_sink comp="90" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="102" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="102" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="135"><net_src comp="129" pin="4"/><net_sink comp="77" pin=1"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="140"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="148" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="158"><net_src comp="126" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="46" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="175"><net_src comp="94" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="94" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="94" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="94" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="106" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="106" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="106" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="207" pin="4"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="30" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="207" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="225" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="118" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="118" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="24" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="277"><net_src comp="40" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="262" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="90" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="289"><net_src comp="102" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="44" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="141" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="141" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="141" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="52" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="291" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="102" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="114" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="24" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="26" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="336"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="337" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="14" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="364"><net_src comp="114" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="164" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="164" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="48" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="164" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="52" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="366" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="114" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="56" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="392" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="14" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="408"><net_src comp="397" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="422"><net_src comp="65" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="148" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="65" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="148" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="438"><net_src comp="177" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="443"><net_src comp="183" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="448"><net_src comp="187" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="456"><net_src comp="201" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="461"><net_src comp="241" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="469"><net_src comp="58" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="474"><net_src comp="285" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="479"><net_src comp="65" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="487"><net_src comp="301" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="492"><net_src comp="317" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="497"><net_src comp="360" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="505"><net_src comp="376" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="510"><net_src comp="409" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="515"><net_src comp="82" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="520"><net_src comp="424" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_V | {6 }
 - Input state : 
	Port: pool_layer2 : image_V | {4 5 8 9 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		channel_1 : 1
		StgValue_15 : 2
		tmp_1_cast2 : 1
		tmp_1_cast : 1
	State 3
		tmp_2 : 1
		StgValue_23 : 2
		tmp_3_cast : 1
		tmp : 2
		tmp_5 : 1
		tmp_s : 2
		p_shl_cast : 3
		tmp_1 : 2
		p_shl1_cast : 3
		tmp_3 : 4
	State 4
		tmp_7 : 1
		StgValue_37 : 2
		tmp_8_cast : 1
		tmp_6 : 2
		tmp_8 : 3
		tmp_10 : 4
		tmp_12 : 5
		image_V_addr : 6
		max_V : 7
	State 5
	State 6
		k_cast2 : 1
		exitcond2 : 1
		k_1 : 1
		StgValue_55 : 2
		tmp_9 : 2
		tmp_cast : 3
		tmp_16 : 4
		tmp_6_cast : 1
		tmp_14 : 2
		tmp_24_cast : 3
		tmp_15 : 4
		tmp_25_cast : 5
		output_V_addr : 6
		StgValue_67 : 7
	State 7
		l_cast1 : 1
		exitcond : 1
		l_1 : 1
		StgValue_76 : 2
		tmp_4 : 2
		tmp_10_cast : 3
		tmp_17 : 4
		tmp_18 : 5
		tmp_29_cast : 6
		tmp_19 : 7
	State 8
		image_V_addr_1 : 1
		image_V_load : 2
	State 9
		tmp_11 : 1
		max_V_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  channel_1_fu_177  |    0    |    0    |    15   |
|          |    tmp_6_fu_257    |    0    |    0    |    15   |
|          |     i_1_fu_285     |    0    |    0    |    13   |
|          |     k_1_fu_301     |    0    |    0    |    10   |
|          |    tmp_9_fu_307    |    0    |    0    |    13   |
|    add   |    tmp_14_fu_337   |    0    |    0    |    15   |
|          |    tmp_15_fu_350   |    0    |    0    |    18   |
|          |     j_1_fu_360     |    0    |    0    |    13   |
|          |     l_1_fu_376     |    0    |    0    |    10   |
|          |    tmp_4_fu_382    |    0    |    0    |    13   |
|          |    tmp_17_fu_392   |    0    |    0    |    15   |
|          |    tmp_19_fu_409   |    0    |    0    |    19   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond1_fu_171  |    0    |    0    |    11   |
|          |    tmp_2_fu_191    |    0    |    0    |    9    |
|   icmp   |    tmp_7_fu_247    |    0    |    0    |    9    |
|          |  exitcond2_fu_295  |    0    |    0    |    8    |
|          |   exitcond_fu_370  |    0    |    0    |    8    |
|          |    tmp_11_fu_418   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    mul   |     tmp_fu_201     |    0    |    0    |    17   |
|          |    tmp_16_fu_317   |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|  select  |   max_V_1_fu_424   |    0    |    0    |    24   |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_3_fu_241    |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          | tmp_1_cast2_fu_183 |    0    |    0    |    0    |
|          |  tmp_1_cast_fu_187 |    0    |    0    |    0    |
|          |  tmp_3_cast_fu_197 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_225 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_237 |    0    |    0    |    0    |
|          |  tmp_8_cast_fu_253 |    0    |    0    |    0    |
|          |    tmp_12_fu_280   |    0    |    0    |    0    |
|   zext   |   k_cast2_fu_291   |    0    |    0    |    0    |
|          |   tmp_cast_fu_313  |    0    |    0    |    0    |
|          |  tmp_6_cast_fu_333 |    0    |    0    |    0    |
|          | tmp_25_cast_fu_355 |    0    |    0    |    0    |
|          |   l_cast1_fu_366   |    0    |    0    |    0    |
|          | tmp_10_cast_fu_388 |    0    |    0    |    0    |
|          | tmp_29_cast_fu_405 |    0    |    0    |    0    |
|          | tmp_30_cast_fu_414 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_5_fu_207    |    0    |    0    |    0    |
|partselect|    tmp_8_fu_262    |    0    |    0    |    0    |
|          |    tmp_13_fu_323   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_s_fu_217    |    0    |    0    |    0    |
|          |    tmp_1_fu_229    |    0    |    0    |    0    |
|bitconcatenate|    tmp_10_fu_272   |    0    |    0    |    0    |
|          | tmp_24_cast_fu_342 |    0    |    0    |    0    |
|          |    tmp_18_fu_397   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    0    |   305   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   channel_1_reg_435  |    5   |
|    channel_reg_90    |    5   |
|      i_1_reg_471     |    4   |
|       i_reg_102      |    4   |
|image_V_addr_1_reg_512|   12   |
| image_V_addr_reg_466 |   12   |
|      j_1_reg_494     |    4   |
|       j_reg_114      |    4   |
|      k_1_reg_484     |    2   |
|       k_reg_137      |    2   |
|      l_1_reg_502     |    2   |
|       l_reg_160      |    2   |
|    max_V1_reg_126    |   24   |
|    max_V_1_reg_517   |   24   |
|     max_V_reg_476    |   24   |
|    max_V_s_reg_148   |   24   |
|    tmp_16_reg_489    |    8   |
|    tmp_19_reg_507    |   13   |
|  tmp_1_cast2_reg_440 |   13   |
|  tmp_1_cast_reg_445  |   11   |
|     tmp_3_reg_458    |    7   |
|      tmp_reg_453     |    8   |
+----------------------+--------+
|         Total        |   214  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   4  |  12  |   48   ||    21   |
|  channel_reg_90  |  p0  |   2  |   5  |   10   ||    9    |
|     i_reg_102    |  p0  |   2  |   4  |    8   ||    9    |
|     j_reg_114    |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   74   ||  7.1675 ||    48   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   305  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   48   |
|  Register |    -   |    -   |   214  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   214  |   353  |
+-----------+--------+--------+--------+--------+
