// Seed: 3271760764
module module_0;
  always id_1[1'b0] <= id_1[1];
endmodule
module module_1 (
    input tri id_0
);
  always $display(1, 1, !1);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wire  id_0,
    output wire  id_1,
    input  wire  id_2,
    output wire  id_3,
    input  tri0  id_4,
    input  wor   id_5,
    input  logic id_6,
    input  tri0  id_7,
    output logic id_8
);
  always_latch id_8 <= id_6;
  wire id_10, id_11, id_12;
  wire id_13;
  module_0 modCall_1 ();
endmodule
