# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../shift_reg.srcs/sources_1/new/my_D_FF.vhd" \
"../../../../shift_reg.srcs/sources_1/new/ring_counter.vhd" \
"../../../../shift_reg.srcs/sim_1/new/ring_counter_TB.vhd" \

# Do not sort compile order
nosort
