# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do dppsn_header_parser_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/EliteBook/Desktop/Arhitekture paketskih cvorista - Projekat 3 - DPPNS/Header Parser/dppsn_header_parser.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity dppsn_header_parser
# -- Compiling architecture rtl of dppsn_header_parser
# 
vcom -reportprogress 300 -work work {C:/Users/EliteBook/Desktop/Arhitekture paketskih cvorista - Projekat 3 - DPPNS/Header Parser/simulation/modelsim/dppsn_header_parser_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dppsn_header_parser_testbench
# -- Compiling architecture arch_dppsn_header_parser_testbench of dppsn_header_parser_testbench
vsim rtl_work.dppsn_header_parser_testbench
# vsim rtl_work.dppsn_header_parser_testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.dppsn_header_parser_testbench(arch_dppsn_header_parser_testbench)
# Loading rtl_work.dppsn_header_parser(rtl)
add wave -position insertpoint sim:/dppsn_header_parser_testbench/*
run
vcom -reportprogress 300 -work work {C:/Users/EliteBook/Desktop/Arhitekture paketskih cvorista - Projekat 3 - DPPNS/Header Parser/simulation/modelsim/dppsn_header_parser_testbench.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity dppsn_header_parser_testbench
# -- Compiling architecture arch_dppsn_header_parser_testbench of dppsn_header_parser_testbench
vsim rtl_work.dppsn_header_parser_testbench
# vsim rtl_work.dppsn_header_parser_testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.dppsn_header_parser_testbench(arch_dppsn_header_parser_testbench)
# Loading rtl_work.dppsn_header_parser(rtl)
add wave -position insertpoint sim:/dppsn_header_parser_testbench/*
run
