// Seed: 4183941712
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    input tri id_5
);
  wire id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd8
) (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    output tri1 id_3,
    input wor id_4
    , id_7,
    output tri0 _id_5
);
  logic id_8;
  ;
  always_ff @(posedge 1'h0 or posedge 1) if (-1) id_8 <= 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
  logic [-1 'b0 : id_5] id_9;
endmodule
