************************************************************************
* auCdl Netlist:
* 
* Library Name:  ETROC2_TH_Ctrl
* Top Cell Name: TH_CtrlTMR
* View Name:     schematic
* Netlisted on:  Apr 23 22:14:06 2022
************************************************************************

*.INCLUDE  /usr/local/TSMC65nm/V1.7A_1/1p9m6x1z1u/tsmcN65/../PVS_QRC/lvs/source.added
*.EQUATION
*.SCALE METER
*.MEGA
.PARAM



************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP
* View Name:    schematic
************************************************************************

.SUBCKT DCAP VDD VSS
*.PININFO VDD:B VSS:B
MM_u2 net7 net5 VSS VSS nch l=60n w=345.00n m=1
MM_u1 net5 net7 VDD VDD pch l=60n w=485.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP4
* View Name:    schematic
************************************************************************

.SUBCKT DCAP4 VDD VSS
*.PININFO VDD:B VSS:B
MMI4 VSS net9 VSS VSS nch l=80n w=330.0n m=1
MM_u2 net11 net9 VSS VSS nch l=60n w=330.0n m=1
MMI3 VDD net11 VDD VDD pch l=80n w=460.0n m=1
MM_u1 net9 net11 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP8
* View Name:    schematic
************************************************************************

.SUBCKT DCAP8 VDD VSS
*.PININFO VDD:B VSS:B
MMI4 VSS net9 VSS VSS nch l=880.0n w=300n m=1
MM_u2 net11 net9 VSS VSS nch l=60n w=300n m=1
MMI3 VDD net11 VDD VDD pch l=880.0n w=430.0n m=1
MM_u1 net9 net11 VDD VDD pch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP32
* View Name:    schematic
************************************************************************

.SUBCKT DCAP32 VDD VSS
*.PININFO VDD:B VSS:B
MMI38 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MMI6 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MMI39 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MMI37 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MM_u2 net5 net11 VSS VSS nch l=60n w=300n m=1
MMI36 VSS net11 VSS VSS nch l=975.00n w=300n m=1
MMI33 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
MM_u1 net11 net5 VDD VDD pch l=60n w=390.0n m=1
MMI34 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
MMI35 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
MMI32 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
MMI26 VDD net5 VDD VDD pch l=975.00n w=430.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP16
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP16 VDD VSS
*.PININFO VDD:B VSS:B
MM_u2 VSS VDD VSS VSS nch_25 l=1.41u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP16
* View Name:    schematic
************************************************************************

.SUBCKT DCAP16 VDD VSS
*.PININFO VDD:B VSS:B
MMI4 VSS net11 VSS VSS nch l=690.0n w=300n m=1
MMI8 VSS net11 VSS VSS nch l=690.0n w=300n m=1
MM_u2 net5 net11 VSS VSS nch l=60n w=300n m=1
MMI7 VSS net11 VSS VSS nch l=690.0n w=300n m=1
MMI3 VDD net5 VDD VDD pch l=690.0n w=430.0n m=1
MMI6 VDD net5 VDD VDD pch l=690.0n w=430.0n m=1
MM_u1 net11 net5 VDD VDD pch l=60n w=390.0n m=1
MMI5 VDD net5 VDD VDD pch l=690.0n w=430.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP32
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP32 VDD VSS
*.PININFO VDD:B VSS:B
MMI1 VSS VDD VSS VSS nch_25 l=2.15u w=530.0n m=1
MM_u2 VSS VDD VSS VSS nch_25 l=2.15u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP64
* View Name:    schematic
************************************************************************

.SUBCKT DCAP64 VDD VSS
*.PININFO VDD:B VSS:B
MMI54 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MM_u1 net67 net11 VDD VDD pch l=60n w=390.0n m=1
MMI56 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI55 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI39 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI57 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI58 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI59 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI53 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI50 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI52 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI51 VDD net11 VDD VDD pch l=915.00n w=430.0n m=1
MMI64 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI65 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI62 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI67 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI68 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI60 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI66 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI69 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI49 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MMI61 VSS net67 VSS VSS nch l=915.00n w=300n m=1
MM_u2 net11 net67 VSS VSS nch l=60n w=300n m=1
MMI63 VSS net67 VSS VSS nch l=915.00n w=300n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP64
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP64 VDD VSS
*.PININFO VDD:B VSS:B
MMI3 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MMI4 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MMI2 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MM_u2 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND1
* View Name:    schematic
************************************************************************

.SUBCKT CKND1 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u2 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u1 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2D1
* View Name:    schematic
************************************************************************

.SUBCKT NR2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 net13 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A1 net13 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI21D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MM_u3 net5 A1 ZN VDD pch l=60n w=520.0n m=1
MM_u2 net5 B VDD VDD pch l=60n w=520.0n m=1
MM_u4 net5 A2 ZN VDD pch l=60n w=520.0n m=1
MMI2 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MM_u7 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI3 net13 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKND2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI0-M_u3 ZN A1 net1 VSS nch l=60n w=390.0n m=1
MMI0-M_u4 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MMI0-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA21D1
* View Name:    schematic
************************************************************************

.SUBCKT OA21D1 A1 A2 B VDD VSS Z
*.PININFO A1:I A2:I B:I Z:O VDD:B VSS:B
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI9 net5 A1 net1 VDD pch l=60n w=520.0n m=1
MM_u2 net5 B VDD VDD pch l=60n w=520.0n m=1
MMI7 net1 A2 VDD VDD pch l=60n w=520.0n m=1
MMI6 net24 B VSS VSS nch l=60n w=390.0n m=1
MMI11 net5 A1 net24 VSS nch l=60n w=390.0n m=1
MMI12 net5 A2 net24 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKXOR2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKXOR2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u6-M_u2 net27 A1 net44 VDD pch l=60n w=290.0n m=1
MM_u4-M_u3 Z net44 VDD VDD pch l=60n w=520.0n m=1
MM_u5-M_u3 net5 net27 VDD VDD pch l=60n w=290.0n m=1
MM_u8-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI0-M_u2 net5 net9 net44 VDD pch l=60n w=290.0n m=1
MM_u2-M_u3 net27 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u3 net27 net9 net44 VSS nch l=60n w=195.00n m=1
MMI0-M_u3 net5 A1 net44 VSS nch l=60n w=195.00n m=1
MM_u8-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 Z net44 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net27 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u5-M_u2 net5 net27 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKAN2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKAN2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u2-M_u2 net5 A2 VDD VDD pch l=60n w=195.00n m=1
MM_u2-M_u1 net5 A1 VDD VDD pch l=60n w=195.00n m=1
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u4 net21 A2 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=280.0n m=1
MM_u2-M_u3 net5 A1 net21 VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IAO21D1
* View Name:    schematic
************************************************************************

.SUBCKT IAO21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMU37-M_u3 net11 A2 VSS VSS nch l=60n w=195.00n m=1
MMU39-M_u3 ZN net11 VSS VSS nch l=60n w=390.0n m=1
MMU39-M_u4 ZN B VSS VSS nch l=60n w=390.0n m=1
MMU37-M_u4 net11 A1 VSS VSS nch l=60n w=195.00n m=1
MMU39-M_u2 ZN B net25 VDD pch l=60n w=520.0n m=1
MMU39-M_u1 net25 net11 VDD VDD pch l=60n w=520.0n m=1
MMU37-M_u2 net11 A1 net24 VDD pch l=60n w=260.0n m=1
MMU37-M_u1 net24 A2 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR2D1
* View Name:    schematic
************************************************************************

.SUBCKT OR2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MMU1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u7-M_u4 net5 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u7-M_u3 net5 A2 VSS VSS nch l=60n w=195.00n m=1
MMU1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u7-M_u1 net17 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u7-M_u2 net5 A1 net17 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IOA21D1
* View Name:    schematic
************************************************************************

.SUBCKT IOA21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMU35-M_u2 net5 A2 VDD VDD pch l=60n w=260.0n m=1
MMU36-M_u1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u1 net5 A1 VDD VDD pch l=60n w=260.0n m=1
MMU36-M_u2 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u4 net29 A2 VSS VSS nch l=60n w=195.00n m=1
MMU35-M_u3 net5 A1 net29 VSS nch l=60n w=195.00n m=1
MMU36-M_u3 ZN B net24 VSS nch l=60n w=390.0n m=1
MMU36-M_u4 net24 net5 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    XNR2D1
* View Name:    schematic
************************************************************************

.SUBCKT XNR2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MM_u6-M_u2 net27 net9 net44 VDD pch l=60n w=370.0n m=1
MM_u4-M_u3 ZN net44 VDD VDD pch l=60n w=520.0n m=1
MM_u5-M_u3 net5 net27 VDD VDD pch l=60n w=260.0n m=1
MM_u8-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI0-M_u2 net5 A1 net44 VDD pch l=60n w=235.00n m=1
MM_u2-M_u3 net27 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u3 net27 A1 net44 VSS nch l=60n w=225.00n m=1
MMI0-M_u3 net5 net9 net44 VSS nch l=60n w=190.0n m=1
MM_u8-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 ZN net44 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net27 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u5-M_u2 net5 net27 VSS VSS nch l=60n w=190.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO21D1
* View Name:    schematic
************************************************************************

.SUBCKT AO21D1 A1 A2 B VDD VSS Z
*.PININFO A1:I A2:I B:I Z:O VDD:B VSS:B
MM_u7 net5 A1 net1 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI6 net5 B VSS VSS nch l=60n w=390.0n m=1
MMI7 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u3 net25 A1 net5 VDD pch l=60n w=520.0n m=1
MM_u2 net25 B VDD VDD pch l=60n w=520.0n m=1
MM_u4 net25 A2 net5 VDD pch l=60n w=520.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI21D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMI16-MI13 net9 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u9 ZN B VDD VDD pch l=60n w=520.0n m=1
MMI16-MI12 ZN A1 net9 VDD pch l=60n w=520.0n m=1
MM_u3 ZN A2 net24 VSS nch l=60n w=390.0n m=1
MM_u4 net24 B VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net24 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND2D1
* View Name:    schematic
************************************************************************

.SUBCKT IND2D1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMI2-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI11 VDD B1 ZN VDD pch l=60n w=520.0n m=1
MM_u16 VDD net9 ZN VDD pch l=60n w=520.0n m=1
MMI13 net21 net9 VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MMI12 ZN B1 net21 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR3D1
* View Name:    schematic
************************************************************************

.SUBCKT OR3D1 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MMU42-M_u1 net13 A1 VDD VDD pch l=60n w=520.0n m=1
MMU42-M_u3 net9 A3 net1 VDD pch l=60n w=520.0n m=1
MM_u4-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU42-M_u2 net1 A2 net13 VDD pch l=60n w=520.0n m=1
MMU42-M_u5 net9 A2 VSS VSS nch l=60n w=195.00n m=1
MMU42-M_u4 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MMU42-M_u6 net9 A3 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND3D1
* View Name:    schematic
************************************************************************

.SUBCKT ND3D1 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI1-M_u5 net9 A2 net1 VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 net9 VSS nch l=60n w=390.0n m=1
MMI1-M_u6 net1 A3 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA31D1
* View Name:    schematic
************************************************************************

.SUBCKT OA31D1 A1 A2 A3 B VDD VSS Z
*.PININFO A1:I A2:I A3:I B:I Z:O VDD:B VSS:B
MMU1-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMI6 net5 A1 net25 VSS nch l=60n w=390.0n m=1
MM_u5 VSS B net5 VSS nch l=60n w=390.0n m=1
MMI8 net5 A3 net25 VSS nch l=60n w=390.0n m=1
MMI7 net5 A2 net25 VSS nch l=60n w=390.0n m=1
MMI3 net37 A1 VDD VDD pch l=60n w=520.0n m=1
MMI4 net33 A2 net37 VDD pch l=60n w=520.0n m=1
MMU1-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
MM_u11 net25 B VDD VDD pch l=60n w=520.0n m=1
MMI5 net25 A3 net33 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR4D1
* View Name:    schematic
************************************************************************

.SUBCKT OR4D1 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u1 net13 A1 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u2 net9 A2 net13 VDD pch l=60n w=520.0n m=1
MMU8-M_u7 net5 A4 net1 VDD pch l=60n w=520.0n m=1
MMU8-M_u6 net1 A3 net9 VDD pch l=60n w=520.0n m=1
MMU8-M_u3 net5 A2 VSS VSS nch l=60n w=195.00n m=1
MMU8-M_u8 net5 A4 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u5 net5 A3 VSS VSS nch l=60n w=195.00n m=1
MMU8-M_u4 net5 A1 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND2D2
* View Name:    schematic
************************************************************************

.SUBCKT IND2D2 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMI3 VDD net11 ZN VDD pch l=60n w=1.04u m=1
MM_u16 VDD B1 ZN VDD pch l=60n w=1.04u m=1
MMI9-M_u3 net11 A1 VDD VDD pch l=60n w=520.0n m=1
MMI9-M_u2 net11 A1 VSS VSS nch l=60n w=390.0n m=1
MMI4 net20 B1 VSS VSS nch l=60n w=390.0n m=1
MMI11 net21 B1 VSS VSS nch l=60n w=390.0n m=1
MMI12 ZN net11 net20 VSS nch l=60n w=390.0n m=1
MMI10 ZN net11 net21 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    FA1D1
* View Name:    schematic
************************************************************************

.SUBCKT FA1D1 A B CI CO S VDD VSS
*.PININFO A:I B:I CI:I CO:O S:O VDD:B VSS:B
MMU26_1-M_u2 net123 CI VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMI15-M_u3 net125 net72 net96 VSS nch l=60n w=320.0n m=1
MMI12_0-M_u2 net109 net9 VSS VSS nch l=60n w=390.0n m=1
MMI19-M_u3 net123 net72 net7 VSS nch l=60n w=320.0n m=1
MMI21-M_u3 net9 B net72 VSS nch l=60n w=210.0n m=1
MMI18-M_u3 net123 net33 net96 VSS nch l=60n w=170.0n m=1
MMI16-M_u2 net125 net123 VSS VSS nch l=60n w=265.00n m=1
MMI17-M_u2 net33 net72 VSS VSS nch l=60n w=390.0n m=1
MMI13-M_u3 net109 net81 net72 VSS nch l=60n w=320.0n m=1
MMU26_0-M_u2 net123 CI VSS VSS nch l=60n w=390.0n m=1
MMI12_1-M_u2 net109 net9 VSS VSS nch l=60n w=390.0n m=1
MMU3-M_u2 net81 B VSS VSS nch l=60n w=390.0n m=1
MMU18-M_u2 S net96 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMU28-M_u2 CO net7 VSS VSS nch l=60n w=390.0n m=1
MMI20-M_u3 net81 net33 net7 VSS nch l=60n w=200n m=1
MMI17-M_u3 net33 net72 VDD VDD pch l=60n w=490.0n m=1
MMU18-M_u3 S net96 VDD VDD pch l=60n w=520.0n m=1
MMI15-M_u2 net125 net33 net96 VDD pch l=60n w=450.0n m=1
MMI16-M_u3 net125 net123 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU28-M_u3 CO net7 VDD VDD pch l=60n w=520.0n m=1
MMI13-M_u2 net109 B net72 VDD pch l=60n w=410.0n m=1
MMU26_1-M_u3 net123 CI VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU26_0-M_u3 net123 CI VDD VDD pch l=60n w=520.0n m=1
MMI18-M_u2 net123 net72 net96 VDD pch l=60n w=260.0n m=1
MMI12_1-M_u3 net109 net9 VDD VDD pch l=60n w=520.0n m=1
MMI12_0-M_u3 net109 net9 VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u2 net81 net72 net7 VDD pch l=60n w=380.0n m=1
MMU3-M_u3 net81 B VDD VDD pch l=60n w=490.0n m=1
MMI19-M_u2 net123 net33 net7 VDD pch l=60n w=450.0n m=1
MMI21-M_u2 net9 net81 net72 VDD pch l=60n w=305.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2D1
* View Name:    schematic
************************************************************************

.SUBCKT INR2D1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1-M_u3 ZN net11 VSS VSS nch l=60n w=390.0n m=1
MMU1-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u2 net11 A1 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u3 net11 A1 VDD VDD pch l=60n w=260.0n m=1
MMU1-M_u2 ZN B1 net20 VDD pch l=60n w=520.0n m=1
MMU1-M_u1 net20 net11 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2D2
* View Name:    schematic
************************************************************************

.SUBCKT CKND2D2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI0_0-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI0_0-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u4 net24 A2 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u3 ZN A1 net17 VSS nch l=60n w=390.0n m=1
MMI0_1-M_u3 ZN A1 net24 VSS nch l=60n w=390.0n m=1
MMI0_0-M_u4 net17 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI22D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI3 ZN B1 net1 VSS nch l=60n w=390.0n m=1
MMI9 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI10 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMI8 net1 B2 VSS VSS nch l=60n w=390.0n m=1
MM_u3 net20 A2 ZN VDD pch l=60n w=520.0n m=1
MM_u5 VDD B2 net20 VDD pch l=60n w=520.0n m=1
MM_u2 net20 A1 ZN VDD pch l=60n w=520.0n m=1
MM_u4 VDD B1 net20 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI221D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI221D1 A1 A2 B1 B2 C VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C:I ZN:O VDD:B VSS:B
MM_u3 ZN A2 net20 VSS nch l=60n w=390.0n m=1
MM_u5 net20 B2 net5 VSS nch l=60n w=390.0n m=1
MM_u4 net20 B1 net5 VSS nch l=60n w=390.0n m=1
MMU23 net5 C VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net20 VSS nch l=60n w=390.0n m=1
MMI1 net24 B1 VDD VDD pch l=60n w=520.0n m=1
MMI3 net33 A2 VDD VDD pch l=60n w=520.0n m=1
MMI4 ZN A1 net33 VDD pch l=60n w=520.0n m=1
MMU24 ZN C VDD VDD pch l=60n w=520.0n m=1
MMI2 ZN B2 net24 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI22D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MM_u3 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MM_u5 net5 B1 VSS VSS nch l=60n w=390.0n m=1
MM_u4 net5 B2 VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A2 net5 VSS nch l=60n w=390.0n m=1
MMI1 ZN B1 net32 VDD pch l=60n w=520.0n m=1
MMI3 ZN A1 net17 VDD pch l=60n w=520.0n m=1
MMU24 net32 B2 VDD VDD pch l=60n w=520.0n m=1
MMI2 net17 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR4D1
* View Name:    schematic
************************************************************************

.SUBCKT INR4D1 A1 B1 B2 B3 VDD VSS ZN
*.PININFO A1:I B1:I B2:I B3:I ZN:O VDD:B VSS:B
MMI27 net33 B2 net5 VDD pch l=60n w=520.0n m=1
MMI29 ZN B3 net25 VDD pch l=60n w=520.0n m=1
MMI30 net25 B2 net9 VDD pch l=60n w=520.0n m=1
MMI28 ZN B3 net33 VDD pch l=60n w=520.0n m=1
MMI32 net17 net13 VDD VDD pch l=60n w=520.0n m=1
MMI6-M_u3 net13 A1 VDD VDD pch l=60n w=260.0n m=1
MMI31 net9 B1 net17 VDD pch l=60n w=520.0n m=1
MMI26 net5 B1 net1 VDD pch l=60n w=520.0n m=1
MMI7 net1 net13 VDD VDD pch l=60n w=520.0n m=1
MMI1 ZN B2 VSS VSS nch l=60n w=390.0n m=1
MMI3 ZN net13 VSS VSS nch l=60n w=230.0n m=1
MMI2 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMI5 ZN B3 VSS VSS nch l=60n w=230.0n m=1
MMI6-M_u2 net13 A1 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND3D1
* View Name:    schematic
************************************************************************

.SUBCKT IND3D1 A1 B1 B2 VDD VSS ZN
*.PININFO A1:I B1:I B2:I ZN:O VDD:B VSS:B
MMI4 VDD net19 ZN VDD pch l=60n w=520.0n m=1
MMI11 VDD B2 ZN VDD pch l=60n w=520.0n m=1
MM_u16 VDD B1 ZN VDD pch l=60n w=520.0n m=1
MMI5-M_u3 net19 A1 VDD VDD pch l=60n w=260.0n m=1
MMI5-M_u2 net19 A1 VSS VSS nch l=60n w=195.00n m=1
MMI6 net25 B1 net17 VSS nch l=60n w=390.0n m=1
MMI12 ZN B2 net25 VSS nch l=60n w=390.0n m=1
MMI7 net17 net19 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND4D1
* View Name:    schematic
************************************************************************

.SUBCKT IND4D1 A1 B1 B2 B3 VDD VSS ZN
*.PININFO A1:I B1:I B2:I B3:I ZN:O VDD:B VSS:B
MMI6 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI18 ZN B3 VDD VDD pch l=60n w=520.0n m=1
MMI5 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI12-M_u3 net5 A1 VDD VDD pch l=60n w=260.0n m=1
MMI7 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMI12-M_u2 net5 A1 VSS VSS nch l=60n w=195.00n m=1
MMU53 ZN net5 net25 VSS nch l=60n w=390.0n m=1
MMI10 net24 B3 VSS VSS nch l=60n w=390.0n m=1
MMI8 net25 B1 net28 VSS nch l=60n w=390.0n m=1
MMI9 net28 B2 net24 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI22D1
* View Name:    schematic
************************************************************************

.SUBCKT MAOI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI3 ZN A1 net20 VSS nch l=60n w=390.0n m=1
MMI11 net9 B2 VSS VSS nch l=60n w=390.0n m=1
MMI12 net9 B1 VSS VSS nch l=60n w=390.0n m=1
MMI10 ZN net9 VSS VSS nch l=60n w=390.0n m=1
MMI9 net20 A2 VSS VSS nch l=60n w=390.0n m=1
MMI13 net24 net9 VDD VDD pch l=60n w=520.0n m=1
MMI1 net33 B2 VDD VDD pch l=60n w=520.0n m=1
MMI6 ZN A2 net24 VDD pch l=60n w=520.0n m=1
MMI5 net9 B1 net33 VDD pch l=60n w=520.0n m=1
MMI7 ZN A1 net24 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI32D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI32D1 A1 A2 A3 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I A3:I B1:I B2:I ZN:O VDD:B VSS:B
MMU18 ZN A3 net20 VDD pch l=60n w=520.0n m=1
MMU19 net20 B2 VDD VDD pch l=60n w=520.0n m=1
MMU16 ZN A2 net20 VDD pch l=60n w=520.0n m=1
MMU20 net20 B1 VDD VDD pch l=60n w=520.0n m=1
MMU17 ZN A1 net20 VDD pch l=60n w=520.0n m=1
MMI20-M_u10 ZN A1 net21 VSS nch l=60n w=390.0n m=1
MMI17-M_u10 ZN B1 net36 VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net36 B2 VSS VSS nch l=60n w=390.0n m=1
MMI20-MI12 net25 A3 VSS VSS nch l=60n w=390.0n m=1
MMI20-M_u11 net21 A2 net25 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MOAI22D1
* View Name:    schematic
************************************************************************

.SUBCKT MOAI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMU1 net37 B1 net20 VSS nch l=60n w=390.0n m=1
MMI6 net9 net37 VSS VSS nch l=60n w=390.0n m=1
MMU9 net9 A1 ZN VSS nch l=60n w=390.0n m=1
MMI5 net20 B2 VSS VSS nch l=60n w=390.0n m=1
MMU10 net9 A2 ZN VSS nch l=60n w=390.0n m=1
MMI1 net37 B1 VDD VDD pch l=60n w=520.0n m=1
MMI3 net33 A2 VDD VDD pch l=60n w=520.0n m=1
MMI4 ZN A1 net33 VDD pch l=60n w=520.0n m=1
MMI2 ZN net37 VDD VDD pch l=60n w=520.0n m=1
MMU3 net37 B2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI31D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI31D1 A1 A2 A3 B VDD VSS ZN
*.PININFO A1:I A2:I A3:I B:I ZN:O VDD:B VSS:B
MMU18 ZN A3 net5 VDD pch l=60n w=520.0n m=1
MMU16 ZN A2 net5 VDD pch l=60n w=520.0n m=1
MMU20 net5 B VDD VDD pch l=60n w=520.0n m=1
MMU17 ZN A1 net5 VDD pch l=60n w=520.0n m=1
MMI20-M_u10 ZN A1 net17 VSS nch l=60n w=390.0n m=1
MMU14 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI20-MI12 net20 A3 VSS VSS nch l=60n w=390.0n m=1
MMI20-M_u11 net17 A2 net20 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND4D1
* View Name:    schematic
************************************************************************

.SUBCKT ND4D1 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMI3 net13 A2 net9 VSS nch l=60n w=390.0n m=1
MMI4 net9 A3 net1 VSS nch l=60n w=390.0n m=1
MMU53 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MMI5 net1 A4 VSS VSS nch l=60n w=390.0n m=1
MMI1 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI2 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI0 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI7 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI221D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI221D1 A1 A2 B1 B2 C VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C:I ZN:O VDD:B VSS:B
MM_u3 net9 A2 ZN VDD pch l=60n w=520.0n m=1
MMU22 VDD C net5 VDD pch l=60n w=520.0n m=1
MM_u2 net9 A1 ZN VDD pch l=60n w=520.0n m=1
MM_u5 net5 B2 net9 VDD pch l=60n w=520.0n m=1
MM_u4 net5 B1 net9 VDD pch l=60n w=520.0n m=1
MMI1-M_u10 ZN A1 net29 VSS nch l=60n w=390.0n m=1
MMI17-M_u10 ZN B1 net36 VSS nch l=60n w=390.0n m=1
MMI1-M_u11 net29 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20 ZN C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net36 B2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI211D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI211D1 A1 A2 B C VDD VSS ZN
*.PININFO A1:I A2:I B:I C:I ZN:O VDD:B VSS:B
MMI3 net13 C VSS VSS nch l=60n w=390.0n m=1
MMI2 net9 B net13 VSS nch l=60n w=390.0n m=1
MM_u3 ZN A2 net9 VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net9 VSS nch l=60n w=390.0n m=1
MMI1 ZN A2 net25 VDD pch l=60n w=520.0n m=1
MMI0 net25 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u11 ZN C VDD VDD pch l=60n w=520.0n m=1
MM_u12 ZN B VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR3D1
* View Name:    schematic
************************************************************************

.SUBCKT INR3D1 A1 B1 B2 VDD VSS ZN
*.PININFO A1:I B1:I B2:I ZN:O VDD:B VSS:B
MMI3 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMI4 ZN B2 VSS VSS nch l=60n w=390.0n m=1
MMU47-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MM_u4 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMI1 net32 B1 net44 VDD pch l=60n w=520.0n m=1
MMI6 net24 B1 net17 VDD pch l=60n w=520.0n m=1
MM_u1 net44 net5 VDD VDD pch l=60n w=520.0n m=1
MMI2 ZN B2 net32 VDD pch l=60n w=520.0n m=1
MMU47-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMI5 ZN B2 net24 VDD pch l=60n w=520.0n m=1
MMI7 net17 net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO221D1
* View Name:    schematic
************************************************************************

.SUBCKT AO221D1 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI1-M_u10 net5 A1 net9 VSS nch l=60n w=390.0n m=1
MMI17-M_u10 net5 B1 net20 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u11 net9 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20 net5 C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net20 B2 VSS VSS nch l=60n w=390.0n m=1
MMI5 net44 A1 net5 VDD pch l=60n w=520.0n m=1
MMI2 net33 B2 net44 VDD pch l=60n w=520.0n m=1
MMU22 VDD C net33 VDD pch l=60n w=520.0n m=1
MMI3 net33 B1 net44 VDD pch l=60n w=520.0n m=1
MMI4 net44 A2 net5 VDD pch l=60n w=520.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFKCNQD1
* View Name:    schematic
************************************************************************

.SUBCKT DFKCNQD1 CN CP D Q VDD VSS
*.PININFO CN:I CP:I D:I Q:O VDD:B VSS:B
MMI53-M_u2 net49 net13 VSS VSS nch l=60n w=390.0n m=1
MMI12 net92 net67 net25 VSS nch l=60n w=150.0n m=1
MMI13-M_u2 net11 net92 VSS VSS nch l=60n w=325.00n m=1
MMI21 net37 net49 VSS VSS nch l=60n w=150.0n m=1
MMI15 net33 CN VSS VSS nch l=60n w=210.0n m=1
MMI50 net11 net97 net13 VSS nch l=60n w=225.00n m=1
MMI16 net25 D net33 VSS nch l=60n w=210.0n m=1
MMI32-M_u2 net97 net67 VSS VSS nch l=60n w=195.00n m=1
MMI31-M_u2 net67 CP VSS VSS nch l=60n w=195.00n m=1
MMI49 net13 net67 net37 VSS nch l=60n w=150.0n m=1
MMI48 net9 net11 VSS VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net49 VSS VSS nch l=60n w=390.0n m=1
MMI47 net92 net97 net9 VSS nch l=60n w=150.0n m=1
MMI53-M_u3 net49 net13 VDD VDD pch l=60n w=520.0n m=1
MMI32-M_u3 net97 net67 VDD VDD pch l=60n w=260.0n m=1
MMI43 net93 net11 VDD VDD pch l=60n w=150.0n m=1
MMI18 net80 net97 net92 VDD pch l=60n w=335.00n m=1
MMI31-M_u3 net67 CP VDD VDD pch l=60n w=260.0n m=1
MMI27-M_u3 Q net49 VDD VDD pch l=60n w=520.0n m=1
MMI17 VDD D net80 VDD pch l=60n w=520.0n m=1
MMI22 net13 net97 net57 VDD pch l=60n w=150.0n m=1
MMI13-M_u3 net11 net92 VDD VDD pch l=60n w=270.0n m=1
MMI52 net11 net67 net13 VDD pch l=60n w=450.0n m=1
MMI19 VDD CN net80 VDD pch l=60n w=520.0n m=1
MMI51 net57 net49 VDD VDD pch l=60n w=150.0n m=1
MMI45 net92 net67 net93 VDD pch l=60n w=150.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFQD1
* View Name:    schematic
************************************************************************

.SUBCKT DFQD1 CP D Q VDD VSS
*.PININFO CP:I D:I Q:O VDD:B VSS:B
MMI53-M_u2 net7 net13 VSS VSS nch l=60n w=390.0n m=1
MMI4 net24 net63 VSS VSS nch l=60n w=370.0n m=1
MMI56 net37 net7 VSS VSS nch l=60n w=150.0n m=1
MMI13-M_u2 net11 net67 VSS VSS nch l=60n w=390.0n m=1
MMI50 net11 net25 net13 VSS nch l=60n w=190.0n m=1
MMI32-M_u2 net25 net63 VSS VSS nch l=60n w=195.00n m=1
MMI5 net67 D net24 VSS nch l=60n w=370.0n m=1
MMI31-M_u2 net63 CP VSS VSS nch l=60n w=195.00n m=1
MMI49 net13 net63 net37 VSS nch l=60n w=150.0n m=1
MMI48 net9 net11 VSS VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net7 VSS VSS nch l=60n w=390.0n m=1
MMI47 net67 net25 net9 VSS nch l=60n w=150.0n m=1
MMI53-M_u3 net7 net13 VDD VDD pch l=60n w=520.0n m=1
MMI32-M_u3 net25 net63 VDD VDD pch l=60n w=260.0n m=1
MMI43 net56 net11 VDD VDD pch l=60n w=150.0n m=1
MMI6 net67 D net49 VDD pch l=60n w=460.0n m=1
MMI31-M_u3 net63 CP VDD VDD pch l=60n w=260.0n m=1
MMI27-M_u3 Q net7 VDD VDD pch l=60n w=520.0n m=1
MMI57 net13 net25 net72 VDD pch l=60n w=150.0n m=1
MMI13-M_u3 net11 net67 VDD VDD pch l=60n w=520.0n m=1
MMI52 net11 net63 net13 VDD pch l=60n w=260.0n m=1
MMI51 net72 net7 VDD VDD pch l=60n w=150.0n m=1
MMI45 net67 net63 net56 VDD pch l=60n w=150.0n m=1
MMI7 net49 net25 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    EDFKCNQD1
* View Name:    schematic
************************************************************************

.SUBCKT EDFKCNQD1 CN CP D E Q VDD VSS
*.PININFO CN:I CP:I D:I E:I Q:O VDD:B VSS:B
MMI64 net81 net67 net123 VSS nch l=60n w=150.0n m=1
MMI65 net95 net125 net123 VSS nch l=60n w=235.00n m=1
MMI87 net103 net67 net29 VSS nch l=60n w=290.0n m=1
MMI73 net24 E net33 VSS nch l=60n w=150.0n m=1
MMI77-M_u2 net49 E VSS VSS nch l=60n w=390.0n m=1
MMI72 net45 net81 net33 VSS nch l=60n w=200n m=1
MMI13-M_u2 net95 net103 VSS VSS nch l=60n w=210.0n m=1
MMI14-M_u2 net81 net11 VSS VSS nch l=60n w=150.0n m=1
MMI76 net33 CN VSS VSS nch l=60n w=390.0n m=1
MMI75 net29 net49 net45 VSS nch l=60n w=200n m=1
MMI32-M_u2 net125 net67 VSS VSS nch l=60n w=195.00n m=1
MMI74 net29 D net24 VSS nch l=60n w=150.0n m=1
MMI31-M_u2 net67 CP VSS VSS nch l=60n w=195.00n m=1
MMI68-M_u2 net11 net123 VSS VSS nch l=60n w=390.0n m=1
MMI27-M_u2 Q net11 VSS VSS nch l=60n w=390.0n m=1
MMI63 net5 net95 VSS VSS nch l=60n w=150.0n m=1
MMI47 net103 net125 net5 VSS nch l=60n w=150.0n m=1
MMI14-M_u3 net81 net11 VDD VDD pch l=60n w=200n m=1
MMI79 net129 net81 VDD VDD pch l=60n w=470.0n m=1
MMI32-M_u3 net125 net67 VDD VDD pch l=60n w=260.0n m=1
MMI68-M_u3 net11 net123 VDD VDD pch l=60n w=520.0n m=1
MMI82 net85 CN VDD VDD pch l=60n w=470.0n m=1
MMI31-M_u3 net67 CP VDD VDD pch l=60n w=260.0n m=1
MMI27-M_u3 Q net11 VDD VDD pch l=60n w=520.0n m=1
MMI86 net85 net125 net103 VDD pch l=60n w=340.0n m=1
MMI13-M_u3 net95 net103 VDD VDD pch l=60n w=340.0n m=1
MMI81 net97 net49 VDD VDD pch l=60n w=230.0n m=1
MMI67 net93 net95 VDD VDD pch l=60n w=150.0n m=1
MMI52 net95 net67 net123 VDD pch l=60n w=520.0n m=1
MMI80 net85 E net129 VDD pch l=60n w=310.0n m=1
MMI66 net81 net125 net123 VDD pch l=60n w=150.0n m=1
MMI45 net103 net67 net93 VDD pch l=60n w=150.0n m=1
MMI78 net85 D net97 VDD pch l=60n w=230.0n m=1
MMI77-M_u3 net49 E VDD VDD pch l=60n w=430.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFCNQD1
* View Name:    schematic
************************************************************************

.SUBCKT DFCNQD1 CDN CP D Q VDD VSS
*.PININFO CDN:I CP:I D:I Q:O VDD:B VSS:B
MMI4 net53 net5 VSS VSS nch l=60n w=350.0n m=1
MMI21-M_u3 net81 net51 net9 VSS nch l=60n w=390.0n m=1
MMI13-M_u2 net37 net97 VSS VSS nch l=60n w=160.0n m=1
MMI29 net51 net5 net44 VSS nch l=60n w=150.0n m=1
MMI15 net37 net63 net51 VSS nch l=60n w=160.0n m=1
MMI32-M_u2 net63 net5 VSS VSS nch l=60n w=195.00n m=1
MMI5 net97 D net53 VSS nch l=60n w=350.0n m=1
MMI49 net20 CDN VSS VSS nch l=60n w=150.0n m=1
MMI26 net44 net81 VSS VSS nch l=60n w=150.0n m=1
MMI48 net17 net37 net20 VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net81 VSS VSS nch l=60n w=390.0n m=1
MMI21-M_u4 net9 CDN VSS VSS nch l=60n w=390.0n m=1
MMI22-M_u2 net5 CP VSS VSS nch l=60n w=195.00n m=1
MMI47 net97 net63 net17 VSS nch l=60n w=150.0n m=1
MMI22-M_u3 net5 CP VDD VDD pch l=60n w=260.0n m=1
MMI32-M_u3 net63 net5 VDD VDD pch l=60n w=260.0n m=1
MMI43 net101 net37 VDD VDD pch l=60n w=150.0n m=1
MMI6 net97 D net100 VDD pch l=60n w=460.0n m=1
MMI27-M_u3 Q net81 VDD VDD pch l=60n w=520.0n m=1
MMI44 net101 CDN VDD VDD pch l=60n w=150.0n m=1
MMI13-M_u3 net37 net97 VDD VDD pch l=60n w=220.0n m=1
MMI21-M_u1 net81 net51 VDD VDD pch l=60n w=400n m=1
MMI16 net37 net5 net51 VDD pch l=60n w=245.00n m=1
MMI24 net72 net81 VDD VDD pch l=60n w=150.0n m=1
MMI28 net51 net63 net72 VDD pch l=60n w=150.0n m=1
MMI45 net97 net5 net101 VDD pch l=60n w=150.0n m=1
MMI7 net100 net63 VDD VDD pch l=60n w=460.0n m=1
MMI21-M_u2 net81 CDN VDD VDD pch l=60n w=400n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2
* View Name:    schematic
************************************************************************

.SUBCKT CKND2 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D2
* View Name:    schematic
************************************************************************

.SUBCKT ND2D2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMU3_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u4 net20 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_1-M_u3 ZN A1 net28 VSS nch l=60n w=390.0n m=1
MMU3_1-M_u4 net28 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_0-M_u3 ZN A1 net20 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR3D1
* View Name:    schematic
************************************************************************

.SUBCKT NR3D1 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI1_1 ZN A1 net5 VDD pch l=60n w=520.0n m=1
MM_u1_0 net17 A3 VDD VDD pch l=60n w=520.0n m=1
MMI1_0 ZN A1 net9 VDD pch l=60n w=520.0n m=1
MMI0_0 net9 A2 net17 VDD pch l=60n w=520.0n m=1
MMI0_1 net5 A2 net1 VDD pch l=60n w=520.0n m=1
MM_u1_1 net1 A3 VDD VDD pch l=60n w=520.0n m=1
MMI3 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI2 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MM_u4 ZN A3 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2XD1
* View Name:    schematic
************************************************************************

.SUBCKT NR2XD1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 net13 A2 VDD VDD pch l=60n w=1.04u m=1
MMI1-M_u2 ZN A1 net13 VDD pch l=60n w=1.04u m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI222D4
* View Name:    schematic
************************************************************************

.SUBCKT OAI222D4 A1 A2 B1 B2 C1 C2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I ZN:O VDD:B VSS:B
MMI3 net13 C2 net25 VDD pch l=60n w=520.0n m=1
MMI4 net37 B1 VDD VDD pch l=60n w=520.0n m=1
MMI6 net13 A1 net36 VDD pch l=60n w=520.0n m=1
MMI15-M_u3 net67 net13 VDD VDD pch l=60n w=520.0n m=1
MMI2 net25 C1 VDD VDD pch l=60n w=520.0n m=1
MMI9-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMI8-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMI5 net13 B2 net37 VDD pch l=60n w=520.0n m=1
MMI12-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMI11-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMI7 net36 A2 VDD VDD pch l=60n w=520.0n m=1
MMU25 net53 C1 VSS VSS nch l=60n w=390.0n m=1
MMI15-M_u2 net67 net13 VSS VSS nch l=60n w=390.0n m=1
MMI9-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MM_u3 net13 A2 net72 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MM_u5 net72 B2 net53 VSS nch l=60n w=390.0n m=1
MM_u4 net72 B1 net53 VSS nch l=60n w=390.0n m=1
MMU23 net53 C2 VSS VSS nch l=60n w=390.0n m=1
MMI11-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2 net13 A1 net72 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFKCSND1
* View Name:    schematic
************************************************************************

.SUBCKT DFKCSND1 CN CP D Q QN SN VDD VSS
*.PININFO CN:I CP:I D:I SN:I Q:O QN:O VDD:B VSS:B
MMI24-M_u2 QN net63 VSS VSS nch l=60n w=390.0n m=1
MMI53-M_u2 net67 net59 VSS VSS nch l=60n w=390.0n m=1
MMI55 net63 net79 net59 VSS nch l=60n w=150.0n m=1
MMI12 net49 net79 net25 VSS nch l=60n w=205.00n m=1
MMI17 net25 net5 net37 VSS nch l=60n w=150.0n m=1
MMI13-M_u2 net29 net49 VSS VSS nch l=60n w=295.00n m=1
MMI15 net37 CN VSS VSS nch l=60n w=220.0n m=1
MMI25-M_u2 net63 net67 VSS VSS nch l=60n w=195.00n m=1
MMI50 net29 net119 net59 VSS nch l=60n w=200n m=1
MMI16 net25 D net37 VSS nch l=60n w=150.0n m=1
MMI32-M_u2 net119 net79 VSS VSS nch l=60n w=195.00n m=1
MMI31-M_u2 net79 CP VSS VSS nch l=60n w=195.00n m=1
MMI48 net13 net29 VSS VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net67 VSS VSS nch l=60n w=390.0n m=1
MMI22-M_u2 net5 SN VSS VSS nch l=60n w=205.00n m=1
MMI47 net49 net119 net13 VSS nch l=60n w=150.0n m=1
MMI53-M_u3 net67 net59 VDD VDD pch l=60n w=520.0n m=1
MMI22-M_u3 net5 SN VDD VDD pch l=60n w=300n m=1
MMI54 net63 net119 net59 VDD pch l=60n w=150.0n m=1
MMI32-M_u3 net119 net79 VDD VDD pch l=60n w=260.0n m=1
MMI43 net72 net29 VDD VDD pch l=60n w=150.0n m=1
MMI18 net96 D net92 VDD pch l=60n w=300n m=1
MMI31-M_u3 net79 CP VDD VDD pch l=60n w=260.0n m=1
MMI27-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI20 VDD net5 net96 VDD pch l=60n w=300n m=1
MMI21 VDD CN net92 VDD pch l=60n w=300n m=1
MMI13-M_u3 net29 net49 VDD VDD pch l=60n w=270.0n m=1
MMI24-M_u3 QN net63 VDD VDD pch l=60n w=520.0n m=1
MMI52 net29 net79 net59 VDD pch l=60n w=450.0n m=1
MMI19 net92 net119 net49 VDD pch l=60n w=290.0n m=1
MMI45 net49 net79 net72 VDD pch l=60n w=150.0n m=1
MMI25-M_u3 net63 net67 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2D2
* View Name:    schematic
************************************************************************

.SUBCKT INR2D2 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1_0-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u3 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u2 ZN B1 net36 VDD pch l=60n w=520.0n m=1
MMU1_0-M_u1 net36 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u1 net25 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u2 ZN B1 net25 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IIND4D1
* View Name:    schematic
************************************************************************

.SUBCKT IIND4D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI21-MI0 net21 B1 net24 VSS nch l=60n w=390.0n m=1
MMI21-MI1 net24 B2 net20 VSS nch l=60n w=390.0n m=1
MMI21-M_u5 ZN net45 net21 VSS nch l=60n w=390.0n m=1
MMI21-MI2 net20 net5 VSS VSS nch l=60n w=390.0n m=1
MMI20-M_u2 net5 A2 VSS VSS nch l=60n w=195.00n m=1
MMI19-M_u2 net45 A1 VSS VSS nch l=60n w=195.00n m=1
MMI19-M_u3 net45 A1 VDD VDD pch l=60n w=260.0n m=1
MMI21-M_u3 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI21-M_u1 ZN net45 VDD VDD pch l=60n w=520.0n m=1
MMI21-M_u4 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMI21-M_u2 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u3 net5 A2 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO22D1
* View Name:    schematic
************************************************************************

.SUBCKT AO22D1 A1 A2 B1 B2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I Z:O VDD:B VSS:B
MMI20-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI29 net13 A2 VSS VSS nch l=60n w=390.0n m=1
MMI22 net9 B2 VSS VSS nch l=60n w=390.0n m=1
MMI28 net5 A1 net13 VSS nch l=60n w=390.0n m=1
MMI21 net5 B1 net9 VSS nch l=60n w=390.0n m=1
MMI17 net25 B1 VDD VDD pch l=60n w=520.0n m=1
MMI19 net5 A1 net25 VDD pch l=60n w=520.0n m=1
MMI18 net5 A2 net25 VDD pch l=60n w=520.0n m=1
MMI15 net25 B2 VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI222D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI222D1 A1 A2 B1 B2 C1 C2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I ZN:O VDD:B VSS:B
MM_u3 net9 A2 ZN VDD pch l=60n w=520.0n m=1
MMU22 VDD C1 net20 VDD pch l=60n w=520.0n m=1
MM_u5 net20 B2 net9 VDD pch l=60n w=520.0n m=1
MM_u2 net9 A1 ZN VDD pch l=60n w=520.0n m=1
MMU27 VDD C2 net20 VDD pch l=60n w=520.0n m=1
MM_u4 net20 B1 net9 VDD pch l=60n w=520.0n m=1
MMI6-M_u11 net36 A2 VSS VSS nch l=60n w=390.0n m=1
MMI7-M_u11 net28 B2 VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u10 ZN C1 net29 VSS nch l=60n w=390.0n m=1
MMI6-M_u10 ZN A1 net36 VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net29 C2 VSS VSS nch l=60n w=390.0n m=1
MMI7-M_u10 ZN B1 net28 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI211D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI211D1 A1 A2 B C VDD VSS ZN
*.PININFO A1:I A2:I B:I C:I ZN:O VDD:B VSS:B
MMI17-M_u10 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MM_u12 ZN C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u13 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI19-MI12 net25 B net32 VDD pch l=60n w=520.0n m=1
MM_u3 net25 A1 ZN VDD pch l=60n w=520.0n m=1
MMI19-MI13 net32 C VDD VDD pch l=60n w=520.0n m=1
MM_u2 net25 A2 ZN VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFCNQD2
* View Name:    schematic
************************************************************************

.SUBCKT DFCNQD2 CDN CP D Q VDD VSS
*.PININFO CDN:I CP:I D:I Q:O VDD:B VSS:B
MMI24-M_u2 net79 CP VSS VSS nch l=60n w=195.00n m=1
MMI30-M_u4 net61 CDN VSS VSS nch l=60n w=190.0n m=1
MMI28-M_u3 net11 net81 net37 VSS nch l=60n w=190.0n m=1
MMI4 net53 net79 VSS VSS nch l=60n w=350.0n m=1
MMI13-M_u2 net97 net25 VSS VSS nch l=60n w=190.0n m=1
MMI30-M_u3 net11 net81 net61 VSS nch l=60n w=190.0n m=1
MMI29 net81 net79 net44 VSS nch l=60n w=150.0n m=1
MMI28-M_u4 net37 CDN VSS VSS nch l=60n w=190.0n m=1
MMI15 net97 net83 net81 VSS nch l=60n w=170.0n m=1
MMI34-M_u2 net83 net79 VSS VSS nch l=60n w=195.00n m=1
MMI5 net25 D net53 VSS nch l=60n w=350.0n m=1
MMI49 net21 CDN VSS VSS nch l=60n w=150.0n m=1
MMI26 net44 net11 VSS VSS nch l=60n w=150.0n m=1
MMI48 net13 net97 net21 VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net11 VSS VSS nch l=60n w=390.0n m=1
MMI22-M_u2 Q net11 VSS VSS nch l=60n w=390.0n m=1
MMI47 net25 net83 net13 VSS nch l=60n w=150.0n m=1
MMI33 net84 net11 VDD VDD pch l=60n w=150.0n m=1
MMI22-M_u3 Q net11 VDD VDD pch l=60n w=520.0n m=1
MMI43 net125 net97 VDD VDD pch l=60n w=150.0n m=1
MMI6 net25 D net124 VDD pch l=60n w=460.0n m=1
MMI28-M_u1 net11 net81 VDD VDD pch l=60n w=440.0n m=1
MMI27-M_u3 Q net11 VDD VDD pch l=60n w=520.0n m=1
MMI44 net125 CDN VDD VDD pch l=60n w=150.0n m=1
MMI13-M_u3 net97 net25 VDD VDD pch l=60n w=150.0n m=1
MMI24-M_u3 net79 CP VDD VDD pch l=60n w=260.0n m=1
MMI16 net97 net79 net81 VDD pch l=60n w=370.0n m=1
MMI30-M_u1 net11 net81 VDD VDD pch l=60n w=440.0n m=1
MMI30-M_u2 net11 CDN VDD VDD pch l=60n w=440.0n m=1
MMI34-M_u3 net83 net79 VDD VDD pch l=60n w=260.0n m=1
MMI32 net81 net83 net84 VDD pch l=60n w=150.0n m=1
MMI45 net25 net79 net125 VDD pch l=60n w=150.0n m=1
MMI28-M_u2 net11 CDN VDD VDD pch l=60n w=440.0n m=1
MMI7 net124 net83 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKMUX2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKMUX2D1 I0 I1 S VDD VSS Z
*.PININFO I0:I I1:I S:I Z:O VDD:B VSS:B
MMU24 net7 S VSS VSS nch l=60n w=195.00n m=1
MMI111 net17 I0 VSS VSS nch l=60n w=195.00n m=1
MMU29-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI8 net9 I1 VSS VSS nch l=60n w=390.0n m=1
MMI5 net5 net7 net17 VSS nch l=60n w=195.00n m=1
MMI7 net5 S net9 VSS nch l=60n w=195.00n m=1
MMU25 VDD S net7 VDD pch l=60n w=260.0n m=1
MMI4 net17 S net5 VDD pch l=60n w=255.00n m=1
MMU29-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI2 VDD I0 net17 VDD pch l=60n w=340.0n m=1
MMI10 VDD I1 net9 VDD pch l=60n w=520.0n m=1
MMI9 net9 net7 net5 VDD pch l=60n w=255.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2D3
* View Name:    schematic
************************************************************************

.SUBCKT NR2D3 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1_1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u1 net36 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_1-M_u2 ZN A1 net25 VDD pch l=60n w=520.0n m=1
MMI1_0-M_u1 net37 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_2-M_u2 ZN A1 net36 VDD pch l=60n w=520.0n m=1
MMI1_0-M_u2 ZN A1 net37 VDD pch l=60n w=520.0n m=1
MMI1_1-M_u1 net25 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKAN2D2
* View Name:    schematic
************************************************************************

.SUBCKT CKAN2D2 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u2-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=1.04u m=1
MM_u2-M_u4 net21 A2 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u3 net5 A1 net21 VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKAN2D4
* View Name:    schematic
************************************************************************

.SUBCKT CKAN2D4 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u2 net11 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net11 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=195.00n m=1
MM_u3_2-M_u2 Z net11 VSS VSS nch l=60n w=195.00n m=1
MM_u3_3-M_u2 Z net11 VSS VSS nch l=60n w=195.00n m=1
MM_u2-M_u4 net33 A2 VSS VSS nch l=60n w=195.00n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=195.00n m=1
MM_u2-M_u3 net11 A1 net33 VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN4D1
* View Name:    schematic
************************************************************************

.SUBCKT AN4D1 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MMU30-MI0 net17 A2 net20 VSS nch l=60n w=195.00n m=1
MMU30-M_u5 net25 A1 net17 VSS nch l=60n w=195.00n m=1
MMU30-MI1 net20 A3 net1 VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMU30-MI2 net1 A4 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
MMU30-M_u1 net25 A1 VDD VDD pch l=60n w=260.0n m=1
MMU30-M_u2 net25 A2 VDD VDD pch l=60n w=260.0n m=1
MMU30-M_u3 net25 A3 VDD VDD pch l=60n w=260.0n m=1
MMU30-M_u4 net25 A4 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR4D1
* View Name:    schematic
************************************************************************

.SUBCKT NR4D1 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMI27 net20 A2 net5 VDD pch l=60n w=520.0n m=1
MMI29 ZN A1 net28 VDD pch l=60n w=520.0n m=1
MMI30 net28 A2 net9 VDD pch l=60n w=520.0n m=1
MMI28 ZN A1 net20 VDD pch l=60n w=520.0n m=1
MMI32 net13 A4 VDD VDD pch l=60n w=520.0n m=1
MMI31 net9 A3 net13 VDD pch l=60n w=520.0n m=1
MMI26 net5 A3 net1 VDD pch l=60n w=520.0n m=1
MMI7 net1 A4 VDD VDD pch l=60n w=520.0n m=1
MMI38 ZN A3 VSS VSS nch l=60n w=230.0n m=1
MMI39 ZN A4 VSS VSS nch l=60n w=210.0n m=1
MMI37 ZN A2 VSS VSS nch l=60n w=230.0n m=1
MMI5 ZN A1 VSS VSS nch l=60n w=210.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI222D1
* View Name:    schematic
************************************************************************

.SUBCKT MAOI222D1 A B C VDD VSS ZN
*.PININFO A:I B:I C:I ZN:O VDD:B VSS:B
MMI1 net5 B ZN VSS nch l=60n w=210.0n m=1
MMI4 net13 B VSS VSS nch l=60n w=210.0n m=1
MMU6 ZN A net13 VSS nch l=60n w=390.0n m=1
MMU9 net5 A ZN VSS nch l=60n w=390.0n m=1
MMI5 net5 C VSS VSS nch l=60n w=210.0n m=1
MMU5 net33 A ZN VDD pch l=60n w=455.00n m=1
MMU4 net33 B ZN VDD pch l=60n w=455.00n m=1
MMI3 net33 C VDD VDD pch l=60n w=455.00n m=1
MMI2 ZN A net28 VDD pch l=60n w=455.00n m=1
MMU2 net28 B VDD VDD pch l=60n w=455.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA211D1
* View Name:    schematic
************************************************************************

.SUBCKT OA211D1 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MMI17 net17 C VSS VSS nch l=60n w=390.0n m=1
MMI15 net25 A1 net9 VSS nch l=60n w=390.0n m=1
MMI16 net9 B net17 VSS nch l=60n w=390.0n m=1
MMI11-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMI7 net25 A2 net9 VSS nch l=60n w=390.0n m=1
MMI13 net37 A1 VDD VDD pch l=60n w=520.0n m=1
MMI12 net25 C VDD VDD pch l=60n w=520.0n m=1
MM_u12 net25 B VDD VDD pch l=60n w=520.0n m=1
MMI14 net25 A2 net37 VDD pch l=60n w=520.0n m=1
MMI11-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO211D2
* View Name:    schematic
************************************************************************

.SUBCKT AO211D2 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MM_u3 net9 A1 net33 VDD pch l=60n w=520.0n m=1
MMI16-MI12 net9 B net20 VDD pch l=60n w=520.0n m=1
MMI8_0-M_u3 Z net33 VDD VDD pch l=60n w=520.0n m=1
MMI0 net9 A2 net33 VDD pch l=60n w=520.0n m=1
MMI8_1-M_u3 Z net33 VDD VDD pch l=60n w=520.0n m=1
MMI16-MI13 net20 C VDD VDD pch l=60n w=520.0n m=1
MMI8_1-M_u2 Z net33 VSS VSS nch l=60n w=390.0n m=1
MM_u12 net33 C VSS VSS nch l=60n w=390.0n m=1
MMI8_0-M_u2 Z net33 VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u10 net33 A1 net25 VSS nch l=60n w=390.0n m=1
MM_u13 net33 B VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u11 net25 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFCND1
* View Name:    schematic
************************************************************************

.SUBCKT DFCND1 CDN CP D Q QN VDD VSS
*.PININFO CDN:I CP:I D:I Q:O QN:O VDD:B VSS:B
MMI29-M_u2 QN net33 VSS VSS nch l=60n w=390.0n m=1
MMI4 net53 net5 VSS VSS nch l=60n w=350.0n m=1
MMI18 net33 net5 net79 VSS nch l=60n w=150.0n m=1
MMI21-M_u3 net95 net79 net9 VSS nch l=60n w=390.0n m=1
MMI13-M_u2 net81 net25 VSS VSS nch l=60n w=190.0n m=1
MMI15 net81 net67 net79 VSS nch l=60n w=190.0n m=1
MMI14-M_u2 net33 net95 VSS VSS nch l=60n w=195.00n m=1
MMI32-M_u2 net67 net5 VSS VSS nch l=60n w=195.00n m=1
MMI5 net25 D net53 VSS nch l=60n w=350.0n m=1
MMI49 net20 CDN VSS VSS nch l=60n w=150.0n m=1
MMI48 net17 net81 net20 VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net95 VSS VSS nch l=60n w=390.0n m=1
MMI21-M_u4 net9 CDN VSS VSS nch l=60n w=390.0n m=1
MMI22-M_u2 net5 CP VSS VSS nch l=60n w=195.00n m=1
MMI47 net25 net67 net17 VSS nch l=60n w=150.0n m=1
MMI14-M_u3 net33 net95 VDD VDD pch l=60n w=260.0n m=1
MMI22-M_u3 net5 CP VDD VDD pch l=60n w=260.0n m=1
MMI32-M_u3 net67 net5 VDD VDD pch l=60n w=260.0n m=1
MMI43 net72 net81 VDD VDD pch l=60n w=150.0n m=1
MMI6 net25 D net104 VDD pch l=60n w=460.0n m=1
MMI29-M_u3 QN net33 VDD VDD pch l=60n w=520.0n m=1
MMI27-M_u3 Q net95 VDD VDD pch l=60n w=520.0n m=1
MMI44 net72 CDN VDD VDD pch l=60n w=150.0n m=1
MMI17 net33 net67 net79 VDD pch l=60n w=150.0n m=1
MMI13-M_u3 net81 net25 VDD VDD pch l=60n w=220.0n m=1
MMI21-M_u1 net95 net79 VDD VDD pch l=60n w=365.00n m=1
MMI16 net81 net5 net79 VDD pch l=60n w=245.00n m=1
MMI45 net25 net5 net72 VDD pch l=60n w=150.0n m=1
MMI7 net104 net67 VDD VDD pch l=60n w=460.0n m=1
MMI21-M_u2 net95 CDN VDD VDD pch l=60n w=365.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR3D2
* View Name:    schematic
************************************************************************

.SUBCKT OR3D2 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MMU42-M_u1 net17 A1 VDD VDD pch l=60n w=520.0n m=1
MMU42-M_u3 net11 A3 net1 VDD pch l=60n w=520.0n m=1
MM_u4_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u4_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMU42-M_u2 net1 A2 net17 VDD pch l=60n w=520.0n m=1
MMU42-M_u5 net11 A2 VSS VSS nch l=60n w=195.00n m=1
MMU42-M_u4 net11 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u4_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMU42-M_u6 net11 A3 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFKCND1
* View Name:    schematic
************************************************************************

.SUBCKT DFKCND1 CN CP D Q QN VDD VSS
*.PININFO CN:I CP:I D:I Q:O QN:O VDD:B VSS:B
MMI53-M_u2 net11 net104 VSS VSS nch l=60n w=390.0n m=1
MMI29-M_u2 QN net5 VSS VSS nch l=60n w=390.0n m=1
MMI55 net5 net67 net104 VSS nch l=60n w=150.0n m=1
MMI12 net92 net67 net25 VSS nch l=60n w=205.00n m=1
MMI13-M_u2 net95 net92 VSS VSS nch l=60n w=305.00n m=1
MMI15 net33 CN VSS VSS nch l=60n w=390.0n m=1
MMI50 net95 net97 net104 VSS nch l=60n w=185.00n m=1
MMI16 net25 D net33 VSS nch l=60n w=390.0n m=1
MMI32-M_u2 net97 net67 VSS VSS nch l=60n w=195.00n m=1
MMI31-M_u2 net67 CP VSS VSS nch l=60n w=195.00n m=1
MMI48 net13 net95 VSS VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net11 VSS VSS nch l=60n w=390.0n m=1
MMI22-M_u2 net5 net11 VSS VSS nch l=60n w=195.00n m=1
MMI47 net92 net97 net13 VSS nch l=60n w=150.0n m=1
MMI53-M_u3 net11 net104 VDD VDD pch l=60n w=520.0n m=1
MMI22-M_u3 net5 net11 VDD VDD pch l=60n w=260.0n m=1
MMI54 net5 net97 net104 VDD pch l=60n w=150.0n m=1
MMI32-M_u3 net97 net67 VDD VDD pch l=60n w=260.0n m=1
MMI43 net93 net95 VDD VDD pch l=60n w=150.0n m=1
MMI18 net64 net97 net92 VDD pch l=60n w=290.0n m=1
MMI29-M_u3 QN net5 VDD VDD pch l=60n w=520.0n m=1
MMI31-M_u3 net67 CP VDD VDD pch l=60n w=260.0n m=1
MMI27-M_u3 Q net11 VDD VDD pch l=60n w=520.0n m=1
MMI17 VDD D net64 VDD pch l=60n w=520.0n m=1
MMI13-M_u3 net95 net92 VDD VDD pch l=60n w=270.0n m=1
MMI52 net95 net67 net104 VDD pch l=60n w=450.0n m=1
MMI19 VDD CN net64 VDD pch l=60n w=520.0n m=1
MMI45 net92 net67 net93 VDD pch l=60n w=150.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI221D4
* View Name:    schematic
************************************************************************

.SUBCKT OAI221D4 A1 A2 B1 B2 C VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C:I ZN:O VDD:B VSS:B
MMI1 net20 B1 VDD VDD pch l=60n w=520.0n m=1
MMI3 net33 A2 VDD VDD pch l=60n w=520.0n m=1
MMI4 net17 A1 net33 VDD pch l=60n w=520.0n m=1
MMI15-M_u3 net67 net17 VDD VDD pch l=60n w=520.0n m=1
MMU24 net17 C VDD VDD pch l=60n w=520.0n m=1
MMI2 net17 B2 net20 VDD pch l=60n w=520.0n m=1
MMI7-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMI5-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMI8-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMI6-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMI5-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MMI15-M_u2 net67 net17 VSS VSS nch l=60n w=390.0n m=1
MM_u3 net17 A2 net72 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MM_u5 net72 B2 net53 VSS nch l=60n w=390.0n m=1
MM_u4 net72 B1 net53 VSS nch l=60n w=390.0n m=1
MMU23 net53 C VSS VSS nch l=60n w=390.0n m=1
MMI6-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MMI7-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2 net17 A1 net72 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MOAI22D2
* View Name:    schematic
************************************************************************

.SUBCKT MOAI22D2 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMU1 net25 net13 VDD VDD pch l=60n w=520.0n m=1
MMU4 net20 B1 net25 VDD pch l=60n w=520.0n m=1
MMU2 net25 B2 net20 VDD pch l=60n w=520.0n m=1
MMU11 net13 A2 net1 VDD pch l=60n w=520.0n m=1
MMU18_1-M_u3 ZN net20 VDD VDD pch l=60n w=520.0n m=1
MMU18_0-M_u3 ZN net20 VDD VDD pch l=60n w=520.0n m=1
MMU10 net1 A1 VDD VDD pch l=60n w=520.0n m=1
MMU5 net20 net13 VSS VSS nch l=60n w=390.0n m=1
MMU18_1-M_u2 ZN net20 VSS VSS nch l=60n w=390.0n m=1
MMU7 net36 B2 VSS VSS nch l=60n w=390.0n m=1
MMU18_0-M_u2 ZN net20 VSS VSS nch l=60n w=390.0n m=1
MMU8 net13 A1 VSS VSS nch l=60n w=390.0n m=1
MMU6 net20 B1 net36 VSS nch l=60n w=390.0n m=1
MMU9 net13 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI221D2
* View Name:    schematic
************************************************************************

.SUBCKT OAI221D2 A1 A2 B1 B2 C VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C:I ZN:O VDD:B VSS:B
MMI18 ZN A1 net20 VSS nch l=60n w=780.0n m=1
MMI20 net20 B1 net9 VSS nch l=60n w=780.0n m=1
MMI21 net9 C VSS VSS nch l=60n w=780.0n m=1
MMI14 ZN A2 net20 VSS nch l=60n w=780.0n m=1
MMI19 net20 B2 net9 VSS nch l=60n w=780.0n m=1
MMI15_1 ZN B2 net37 VDD pch l=60n w=520.0n m=1
MMI16_0 ZN A1 net29 VDD pch l=60n w=520.0n m=1
MMU24 ZN C VDD VDD pch l=60n w=1.04u m=1
MMI17_1 net24 A2 VDD VDD pch l=60n w=520.0n m=1
MMI9_1 net37 B1 VDD VDD pch l=60n w=520.0n m=1
MMI15_0 ZN B2 net25 VDD pch l=60n w=520.0n m=1
MMI17_0 net29 A2 VDD VDD pch l=60n w=520.0n m=1
MMI9_0 net25 B1 VDD VDD pch l=60n w=520.0n m=1
MMI16_1 ZN A1 net24 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI211D2
* View Name:    schematic
************************************************************************

.SUBCKT OAI211D2 A1 A2 B C VDD VSS ZN
*.PININFO A1:I A2:I B:I C:I ZN:O VDD:B VSS:B
MMI4 ZN C VDD VDD pch l=60n w=1.04u m=1
MMI5_1 net17 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u12 ZN B VDD VDD pch l=60n w=1.04u m=1
MMI5_0 net9 A1 VDD VDD pch l=60n w=520.0n m=1
MMI12_1 ZN A2 net17 VDD pch l=60n w=520.0n m=1
MMI12_0 ZN A2 net9 VDD pch l=60n w=520.0n m=1
MMI13 ZN A2 net25 VSS nch l=60n w=780.0n m=1
MMI11_0 net28 C VSS VSS nch l=60n w=390.0n m=1
MMI8_1 net25 B net29 VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net25 VSS nch l=60n w=780.0n m=1
MMI11_1 net29 C VSS VSS nch l=60n w=390.0n m=1
MMI8_0 net25 B net28 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI21D2
* View Name:    schematic
************************************************************************

.SUBCKT OAI21D2 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MM_u9_1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMI16_1-MI13 net17 A2 VDD VDD pch l=60n w=520.0n m=1
MMI16_0-MI13 net13 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u9_0 ZN B VDD VDD pch l=60n w=520.0n m=1
MMI16_1-MI12 ZN A1 net17 VDD pch l=60n w=520.0n m=1
MMI16_0-MI12 ZN A1 net13 VDD pch l=60n w=520.0n m=1
MMI1 net33 B VSS VSS nch l=60n w=780.0n m=1
MMI0 ZN A1 net33 VSS nch l=60n w=780.0n m=1
MM_u3 ZN A2 net33 VSS nch l=60n w=780.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR4D2
* View Name:    schematic
************************************************************************

.SUBCKT NR4D2 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMI5_1 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI43_1 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI43_0 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI45_0 ZN A4 VSS VSS nch l=60n w=390.0n m=1
MMI5_0 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI44_1 ZN A3 VSS VSS nch l=60n w=390.0n m=1
MMI45_1 ZN A4 VSS VSS nch l=60n w=390.0n m=1
MMI44_0 ZN A3 VSS VSS nch l=60n w=390.0n m=1
MMI54 ZN A1 net48 VDD pch l=60n w=2.01u m=1
MMI53 net48 A2 net44 VDD pch l=60n w=2.01u m=1
MMI52 net44 A3 net33 VDD pch l=60n w=2.01u m=1
MMI7 net33 A4 VDD VDD pch l=60n w=2.01u m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND4D2
* View Name:    schematic
************************************************************************

.SUBCKT IND4D2 A1 B1 B2 B3 VDD VSS ZN
*.PININFO A1:I B1:I B2:I B3:I ZN:O VDD:B VSS:B
MMI5-M_u2 net63 A1 VSS VSS nch l=60n w=390.0n m=1
MMI29_0 net25 B3 VSS VSS nch l=60n w=390.0n m=1
MMI29_1 net25 B3 VSS VSS nch l=60n w=390.0n m=1
MMU53_1 ZN net63 net9 VSS nch l=60n w=390.0n m=1
MMI27_1 net9 B1 net20 VSS nch l=60n w=390.0n m=1
MMI28_1 net20 B2 net25 VSS nch l=60n w=390.0n m=1
MMI27_0 net9 B1 net20 VSS nch l=60n w=390.0n m=1
MMI28_0 net20 B2 net25 VSS nch l=60n w=390.0n m=1
MMU53_0 ZN net63 net9 VSS nch l=60n w=390.0n m=1
MMI24_1 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI25_0 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI26_0 ZN net63 VDD VDD pch l=60n w=520.0n m=1
MMI17_1 ZN B3 VDD VDD pch l=60n w=520.0n m=1
MMI5-M_u3 net63 A1 VDD VDD pch l=60n w=520.0n m=1
MMI24_0 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI26_1 ZN net63 VDD VDD pch l=60n w=520.0n m=1
MMI17_0 ZN B3 VDD VDD pch l=60n w=520.0n m=1
MMI25_1 ZN B1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA221D1
* View Name:    schematic
************************************************************************

.SUBCKT OA221D1 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI15-M_u2 Z net13 VSS VSS nch l=60n w=390.0n m=1
MMI6 net17 C VSS VSS nch l=60n w=390.0n m=1
MMI14 net13 A2 net5 VSS nch l=60n w=390.0n m=1
MM_u4 net5 B1 net17 VSS nch l=60n w=390.0n m=1
MMI5 net5 B2 net17 VSS nch l=60n w=390.0n m=1
MMI7 net13 A1 net5 VSS nch l=60n w=390.0n m=1
MMI13 net13 A1 net29 VDD pch l=60n w=520.0n m=1
MMI15-M_u3 Z net13 VDD VDD pch l=60n w=520.0n m=1
MMU24 net13 C VDD VDD pch l=60n w=520.0n m=1
MMI11 net13 B2 net25 VDD pch l=60n w=520.0n m=1
MMI12 net29 A2 VDD VDD pch l=60n w=520.0n m=1
MMI9 net25 B1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO211D1
* View Name:    schematic
************************************************************************

.SUBCKT AO211D1 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MM_u12 net5 C VSS VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u10 net5 A1 net1 VSS nch l=60n w=390.0n m=1
MM_u13 net5 B VSS VSS nch l=60n w=390.0n m=1
MMI12-M_u11 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MMI16-MI12 net33 B net25 VDD pch l=60n w=520.0n m=1
MM_u3 net33 A1 net5 VDD pch l=60n w=520.0n m=1
MMI0 net33 A2 net5 VDD pch l=60n w=520.0n m=1
MMI16-MI13 net25 C VDD VDD pch l=60n w=520.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN2D2
* View Name:    schematic
************************************************************************

.SUBCKT AN2D2 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u3_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u2 net9 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net9 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u4 net29 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u3 net9 A1 net29 VSS nch l=60n w=390.0n m=1
MM_u3_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D1
* View Name:    schematic
************************************************************************

.SUBCKT ND2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A1 net1 VSS nch l=60n w=390.0n m=1
MMI1-M_u4 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_customDigitalLib
* Cell Name:    AO222D4GF
* View Name:    schematic
************************************************************************

.SUBCKT AO222D4GF A1 A2 B1 B2 C1 C2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I Z:O VDD:B VSS:B
MMI15_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI23 VDD C1 net20 VDD pch l=60n w=1.04u m=1
MMI26 net13 A2 net11 VDD pch l=60n w=1.04u m=1
MMI25 net20 B1 net13 VDD pch l=60n w=1.04u m=1
MMI24 net20 B2 net13 VDD pch l=60n w=1.04u m=1
MMU27 VDD C2 net20 VDD pch l=60n w=1.04u m=1
MMI27 net13 A1 net11 VDD pch l=60n w=1.04u m=1
MMI15_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI15_3-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI15_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI17_1-M_u10 net11 C1 net104 VSS nch l=60n w=390.0n m=1
MMI17_0-M_u11 net96 C2 VSS VSS nch l=60n w=390.0n m=1
MMI17_0-M_u10 net11 C1 net96 VSS nch l=60n w=390.0n m=1
MMI16_0-M_u11 net72 B2 VSS VSS nch l=60n w=390.0n m=1
MMI6_0-M_u10 net11 A1 net53 VSS nch l=60n w=390.0n m=1
MMI15_3-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI6_1-M_u11 net52 A2 VSS VSS nch l=60n w=390.0n m=1
MMI15_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI16_0-M_u10 net11 B1 net72 VSS nch l=60n w=390.0n m=1
MMI16_1-M_u10 net11 B1 net61 VSS nch l=60n w=390.0n m=1
MMI16_1-M_u11 net61 B2 VSS VSS nch l=60n w=390.0n m=1
MMI15_2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI6_0-M_u11 net53 A2 VSS VSS nch l=60n w=390.0n m=1
MMI6_1-M_u10 net11 A1 net52 VSS nch l=60n w=390.0n m=1
MMI15_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI17_1-M_u11 net104 C2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL4
* View Name:    schematic
************************************************************************

.SUBCKT DEL4 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI4-M_u3 net11 net13 VDD VDD pch l=1u w=300n m=1
MMI7-M_u3 net25 net9 VDD VDD pch l=1u w=300n m=1
MMI5-M_u3 net13 net47 VDD VDD pch l=1u w=300n m=1
MMI8-M_u3 net9 net11 VDD VDD pch l=1u w=300n m=1
MMI3-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
MMI6-M_u3 net47 I VDD VDD pch l=60n w=520.0n m=1
MMI5-M_u2 net13 net47 VSS VSS nch l=1u w=300n m=1
MMI8-M_u2 net9 net11 VSS VSS nch l=1u w=300n m=1
MMI3-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMI4-M_u2 net11 net13 VSS VSS nch l=1u w=300n m=1
MMI6-M_u2 net47 I VSS VSS nch l=60n w=390.0n m=1
MMI7-M_u2 net25 net9 VSS VSS nch l=1u w=300n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_powerOnReset
* Cell Name:    DCAP320
* View Name:    schematic
************************************************************************

.SUBCKT DCAP320 VDD VSS
*.PININFO VDD:B VSS:B
XDCAP<10> VDD VSS / DCAP32
XDCAP<9> VDD VSS / DCAP32
XDCAP<8> VDD VSS / DCAP32
XDCAP<7> VDD VSS / DCAP32
XDCAP<6> VDD VSS / DCAP32
XDCAP<5> VDD VSS / DCAP32
XDCAP<4> VDD VSS / DCAP32
XDCAP<3> VDD VSS / DCAP32
XDCAP<2> VDD VSS / DCAP32
XDCAP<1> VDD VSS / DCAP32
XDCAP<0> VDD VSS / DCAP32
.ENDS

************************************************************************
* Library Name: ETROC2_powerOnReset
* Cell Name:    currentGenerator2_higherIout
* View Name:    schematic
************************************************************************

.SUBCKT currentGenerator2_higherIout VDD VSS iout
*.PININFO iout:O VDD:B VSS:B
MM4 iout net017 VDD VDD pch l=2u w=1u m=1
MM5 net017 net017 VDD VDD pch l=2u w=1u m=3
MM9 net011 net09 VDD VDD pch l=1u w=1u m=1
MM10 net09 net09 VDD VDD pch l=1u w=1u m=6
MM8 net21 net21 net09 VDD pch l=600n w=800n m=1
MM6 net017 net011 VSS VSS nch l=1u w=1u m=1
MM1 net011 net011 VSS VSS nch l=1u w=1u m=3
XR1 net21 VSS rppolywo l=144.000000u w=500n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_powerOnReset
* Cell Name:    schmittINV
* View Name:    schematic
************************************************************************

.SUBCKT schmittINV I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM2 VSS ZN net12 VDD pch l=60n w=2u m=1
MM0 ZN I net12 VDD pch l=60n w=2u m=1
MM10 net12 I VDD VDD pch l=60n w=2u m=1
MM1 VDD ZN net10 VSS nch l=60n w=1u m=4
MM12 ZN I net10 VSS nch l=60n w=1u m=1
MM11 net10 I VSS VSS nch l=60n w=1u m=1
.ENDS

************************************************************************
* Library Name: ETROC2_powerOnReset
* Cell Name:    porCapNmos
* View Name:    schematic
************************************************************************

.SUBCKT porCapNmos HI VSS
*.PININFO HI:B VSS:B
XC0 HI VSS nmoscap_25 lr=2u wr=2u m=1
.ENDS

************************************************************************
* Library Name: ETROC2_powerOnReset
* Cell Name:    porCapNmosMatrixLong
* View Name:    schematic
************************************************************************

.SUBCKT porCapNmosMatrixLong HI VSS
*.PININFO HI:B VSS:B
Xcd1<1> HI VSS / porCapNmos
Xcd1<2> HI VSS / porCapNmos
Xcd1<3> HI VSS / porCapNmos
Xcd1<4> HI VSS / porCapNmos
Xcd1<5> HI VSS / porCapNmos
Xcd1<6> HI VSS / porCapNmos
Xcd1<7> HI VSS / porCapNmos
Xcd1<8> HI VSS / porCapNmos
Xcd1<9> HI VSS / porCapNmos
Xcd1<10> HI VSS / porCapNmos
Xcd1<11> HI VSS / porCapNmos
Xcd1<12> HI VSS / porCapNmos
Xcd1<13> HI VSS / porCapNmos
Xcd1<14> HI VSS / porCapNmos
Xcd1<15> HI VSS / porCapNmos
Xcd1<16> HI VSS / porCapNmos
Xcd1<17> HI VSS / porCapNmos
Xcd1<18> HI VSS / porCapNmos
Xcd1<19> HI VSS / porCapNmos
Xcd1<20> HI VSS / porCapNmos
Xcd1<21> HI VSS / porCapNmos
Xcd1<22> HI VSS / porCapNmos
Xcd1<23> HI VSS / porCapNmos
Xcd1<24> HI VSS / porCapNmos
Xcd1<25> HI VSS / porCapNmos
Xcd1<26> HI VSS / porCapNmos
Xcd1<27> HI VSS / porCapNmos
Xcd1<28> HI VSS / porCapNmos
Xcd1<29> HI VSS / porCapNmos
Xcd1<30> HI VSS / porCapNmos
Xcd1<31> HI VSS / porCapNmos
Xcd1<32> HI VSS / porCapNmos
Xcd1<33> HI VSS / porCapNmos
Xcd1<34> HI VSS / porCapNmos
Xcd1<35> HI VSS / porCapNmos
Xcd1<36> HI VSS / porCapNmos
Xcd1<37> HI VSS / porCapNmos
Xcd1<38> HI VSS / porCapNmos
Xcd1<39> HI VSS / porCapNmos
Xcd1<40> HI VSS / porCapNmos
Xcd1<41> HI VSS / porCapNmos
Xcd1<42> HI VSS / porCapNmos
Xcd1<43> HI VSS / porCapNmos
Xcd1<44> HI VSS / porCapNmos
Xcd1<45> HI VSS / porCapNmos
Xcd1<46> HI VSS / porCapNmos
Xcd1<47> HI VSS / porCapNmos
Xcd1<48> HI VSS / porCapNmos
Xcd1<49> HI VSS / porCapNmos
Xcd1<50> HI VSS / porCapNmos
Xcd1<51> HI VSS / porCapNmos
Xcd1<52> HI VSS / porCapNmos
Xcd1<53> HI VSS / porCapNmos
Xcd1<54> HI VSS / porCapNmos
Xcd1<55> HI VSS / porCapNmos
Xcd1<56> HI VSS / porCapNmos
Xcd1<57> HI VSS / porCapNmos
Xcd1<58> HI VSS / porCapNmos
Xcd1<59> HI VSS / porCapNmos
Xcd1<60> HI VSS / porCapNmos
Xcd1<61> HI VSS / porCapNmos
Xcd1<62> HI VSS / porCapNmos
Xcd1<63> HI VSS / porCapNmos
Xcd1<64> HI VSS / porCapNmos
Xcd1<65> HI VSS / porCapNmos
Xcd1<66> HI VSS / porCapNmos
Xcd1<67> HI VSS / porCapNmos
Xcd1<68> HI VSS / porCapNmos
Xcd1<69> HI VSS / porCapNmos
Xcd1<70> HI VSS / porCapNmos
Xcd1<71> HI VSS / porCapNmos
Xcd1<72> HI VSS / porCapNmos
Xcd1<73> HI VSS / porCapNmos
Xcd1<74> HI VSS / porCapNmos
Xcd1<75> HI VSS / porCapNmos
Xcd1<76> HI VSS / porCapNmos
Xcd1<77> HI VSS / porCapNmos
Xcd1<78> HI VSS / porCapNmos
Xcd1<79> HI VSS / porCapNmos
Xcd1<80> HI VSS / porCapNmos
Xcd1<81> HI VSS / porCapNmos
Xcd1<82> HI VSS / porCapNmos
Xcd1<83> HI VSS / porCapNmos
Xcd1<84> HI VSS / porCapNmos
Xcd1<85> HI VSS / porCapNmos
Xcd1<86> HI VSS / porCapNmos
Xcd1<87> HI VSS / porCapNmos
Xcd1<88> HI VSS / porCapNmos
Xcd1<89> HI VSS / porCapNmos
Xcd1<90> HI VSS / porCapNmos
Xcd1<91> HI VSS / porCapNmos
Xcd1<92> HI VSS / porCapNmos
Xcd1<93> HI VSS / porCapNmos
Xcd1<94> HI VSS / porCapNmos
Xcd1<95> HI VSS / porCapNmos
Xcd1<96> HI VSS / porCapNmos
Xcd1<97> HI VSS / porCapNmos
Xcd1<98> HI VSS / porCapNmos
Xcd1<99> HI VSS / porCapNmos
Xcd1<100> HI VSS / porCapNmos
Xcd1<101> HI VSS / porCapNmos
Xcd1<102> HI VSS / porCapNmos
Xcd1<103> HI VSS / porCapNmos
Xcd1<104> HI VSS / porCapNmos
Xcd1<105> HI VSS / porCapNmos
.ENDS

************************************************************************
* Library Name: ETROC2_powerOnReset
* Cell Name:    powerOnResetLong
* View Name:    schematic
************************************************************************

.SUBCKT powerOnResetLong POR VDD VSS
*.PININFO POR:O VDD:B VSS:B
XI7<1> VDD VSS / DCAP320
XI7<0> VDD VSS / DCAP320
XI3 VDD VSS VA / currentGenerator2_higherIout
XI2 VA VDD VSS POR / schmittINV
XI4 VA VSS / porCapNmosMatrixLong
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKLNQD6
* View Name:    schematic
************************************************************************

.SUBCKT CKLNQD6 CP E Q TE VDD VSS
*.PININFO CP:I E:I TE:I Q:O VDD:B VSS:B
MMU75_2-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMU16 net19 net67 net1 VDD pch l=60n w=480.0n m=1
MMU82-M_u3 net67 net63 VDD VDD pch l=60n w=260.0n m=1
MMU75_0-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMU75_5-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI86_0-M_u1 net123 net97 VDD VDD pch l=60n w=350.0n m=1
MMI86_1-M_u1 net123 net97 VDD VDD pch l=60n w=350.0n m=1
MMI86_0-M_u2 net123 CP VDD VDD pch l=60n w=350.0n m=1
MMU81-M_u3 net63 CP VDD VDD pch l=60n w=260.0n m=1
MMU75_4-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI86_1-M_u2 net123 CP VDD VDD pch l=60n w=350.0n m=1
MMI81 net25 TE VDD VDD pch l=60n w=480.0n m=1
MMU75_3-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI80-M_u3 net97 net19 VDD VDD pch l=60n w=285.00n m=1
MMI90 net13 net63 net19 VDD pch l=60n w=200n m=1
MMU75_1-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI88 VDD net97 net13 VDD pch l=60n w=200n m=1
MMU17 net1 E net25 VDD pch l=60n w=480.0n m=1
MMU75_5-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMU75_2-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMU75_4-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMI86_1-M_u3 net123 net97 net132 VSS nch l=60n w=215.00n m=1
MMI87 net125 E VSS VSS nch l=60n w=270.0n m=1
MMU75_1-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMI82 net19 net63 net125 VSS nch l=60n w=270.0n m=1
MMU75_0-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMI89 net125 TE VSS VSS nch l=60n w=270.0n m=1
MMU82-M_u2 net67 net63 VSS VSS nch l=60n w=195.00n m=1
MMU75_3-M_u2 Q net123 VSS VSS nch l=60n w=215.00n m=1
MMI80-M_u2 net97 net19 VSS VSS nch l=60n w=200n m=1
MMI86_0-M_u3 net123 net97 net96 VSS nch l=60n w=215.00n m=1
MMI91 net84 net67 net19 VSS nch l=60n w=200n m=1
MMU81-M_u2 net63 CP VSS VSS nch l=60n w=195.00n m=1
MMI92 VSS net97 net84 VSS nch l=60n w=200n m=1
MMI86_1-M_u4 net132 CP VSS VSS nch l=60n w=215.00n m=1
MMI86_0-M_u4 net96 CP VSS VSS nch l=60n w=215.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKLNQD2
* View Name:    schematic
************************************************************************

.SUBCKT CKLNQD2 CP E Q TE VDD VSS
*.PININFO CP:I E:I TE:I Q:O VDD:B VSS:B
MMI87 net17 TE VSS VSS nch l=60n w=270.0n m=1
MMU75_1-M_u2 Q net33 VSS VSS nch l=60n w=215.00n m=1
MMI85-M_u4 net37 net13 VSS VSS nch l=60n w=215.00n m=1
MMI85-M_u3 net33 CP net37 VSS nch l=60n w=215.00n m=1
MMI82 net67 net5 net17 VSS nch l=60n w=270.0n m=1
MMU75_0-M_u2 Q net33 VSS VSS nch l=60n w=215.00n m=1
MMU82-M_u2 net11 net5 VSS VSS nch l=60n w=195.00n m=1
MMI86 net17 E VSS VSS nch l=60n w=270.0n m=1
MMI80-M_u2 net13 net67 VSS VSS nch l=60n w=200n m=1
MMI91 net9 net11 net67 VSS nch l=60n w=200n m=1
MMU81-M_u2 net5 CP VSS VSS nch l=60n w=195.00n m=1
MMI92 VSS net13 net9 VSS nch l=60n w=200n m=1
MMU16 net67 net11 net96 VDD pch l=60n w=480.0n m=1
MMU82-M_u3 net11 net5 VDD VDD pch l=60n w=260.0n m=1
MMI85-M_u1 net33 CP VDD VDD pch l=60n w=350.0n m=1
MMU75_0-M_u3 Q net33 VDD VDD pch l=60n w=520.0n m=1
MMU81-M_u3 net5 CP VDD VDD pch l=60n w=260.0n m=1
MMI81 net52 TE VDD VDD pch l=60n w=480.0n m=1
MMI85-M_u2 net33 net13 VDD VDD pch l=60n w=350.0n m=1
MMI80-M_u3 net13 net67 VDD VDD pch l=60n w=285.00n m=1
MMI90 net61 net5 net67 VDD pch l=60n w=200n m=1
MMU75_1-M_u3 Q net33 VDD VDD pch l=60n w=520.0n m=1
MMI88 VDD net13 net61 VDD pch l=60n w=200n m=1
MMU17 net96 E net52 VDD pch l=60n w=480.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MUX2ND1
* View Name:    schematic
************************************************************************

.SUBCKT MUX2ND1 I0 I1 S VDD VSS ZN
*.PININFO I0:I I1:I S:I ZN:O VDD:B VSS:B
MMI15-M_u2 net25 S VSS VSS nch l=60n w=195.00n m=1
MMI18-M_u3 net13 net25 net24 VSS nch l=60n w=230.0n m=1
MMI16-M_u2 net17 net24 VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u2 net13 I0 VSS VSS nch l=60n w=230.0n m=1
MMI13-M_u3 net5 S net24 VSS nch l=60n w=240.0n m=1
MMI14-M_u2 net5 I1 VSS VSS nch l=60n w=390.0n m=1
MMU29-M_u2 ZN net17 VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u3 net13 I0 VDD VDD pch l=60n w=340.0n m=1
MMI14-M_u3 net5 I1 VDD VDD pch l=60n w=520.0n m=1
MMI16-M_u3 net17 net24 VDD VDD pch l=60n w=520.0n m=1
MMU29-M_u3 ZN net17 VDD VDD pch l=60n w=520.0n m=1
MMI15-M_u3 net25 S VDD VDD pch l=60n w=260.0n m=1
MMI13-M_u2 net5 net25 net24 VDD pch l=60n w=350.0n m=1
MMI18-M_u2 net13 S net24 VDD pch l=60n w=410.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA22D1
* View Name:    schematic
************************************************************************

.SUBCKT OA22D1 A1 A2 B1 B2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I Z:O VDD:B VSS:B
MMU1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU24 net13 B2 VDD VDD pch l=60n w=520.0n m=1
MMI11 net9 A2 VDD VDD pch l=60n w=520.0n m=1
MMI8 net5 B1 net13 VDD pch l=60n w=520.0n m=1
MMI9 net5 A1 net9 VDD pch l=60n w=520.0n m=1
MMI13 net5 A2 net29 VSS nch l=60n w=390.0n m=1
MMU1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI12 net29 B1 VSS VSS nch l=60n w=390.0n m=1
MMI14 net5 A1 net29 VSS nch l=60n w=390.0n m=1
MM_u4 net29 B2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    FCICIND1
* View Name:    schematic
************************************************************************

.SUBCKT FCICIND1 A B CIN CO VDD VSS
*.PININFO A:I B:I CIN:I CO:O VDD:B VSS:B
MMI1 net5 B net13 VSS nch l=60n w=260.0n m=1
MMI15-M_u2 CO net13 VSS VSS nch l=60n w=390.0n m=1
MMU7 net17 B VSS VSS nch l=60n w=200n m=1
MMU6 net13 A net17 VSS nch l=60n w=355.00n m=1
MMU9 net5 A net13 VSS nch l=60n w=355.00n m=1
MMU10 net5 net49 VSS VSS nch l=60n w=260.0n m=1
MMI22-M_u2 net49 CIN VSS VSS nch l=60n w=390.0n m=1
MMU5 net53 A net13 VDD pch l=60n w=470.0n m=1
MMI22-M_u3 net49 CIN VDD VDD pch l=60n w=520.0n m=1
MMU1 net53 net49 VDD VDD pch l=60n w=470.0n m=1
MMU4 net53 B net13 VDD pch l=60n w=470.0n m=1
MMI15-M_u3 CO net13 VDD VDD pch l=60n w=520.0n m=1
MMU2 net33 B VDD VDD pch l=60n w=470.0n m=1
MMU3 net13 A net33 VDD pch l=60n w=470.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH3_617
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH3_617 VDD VSS inA<2> inA<1> inA<0> inB<2> inB<1> 
+ inB<0> inC<2> inC<1> inC<0> out<2> out<1> out<0> p1 p2 p3 p4 p5 tmrErr
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<2>:I inB<1>:I inB<0>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I p5:I out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg612 n_9 VDD VSS out<2> / CKND1
Xg620 inC<2> VDD VSS n_3 / CKND1
Xg621 inC<0> VDD VSS n_2 / CKND1
Xg622 inC<1> VDD VSS n_1 / CKND1
Xg623 inA<2> VDD VSS n_0 / CKND1
Xg619 inB<1> n_1 inA<1> VDD VSS n_4 / MUX2ND1
Xg618 n_2 inB<0> inA<0> VDD VSS n_5 / CKMUX2D1
Xg617 n_1 inB<1> n_3 inB<2> VDD VSS n_6 / OA22D1
Xg615 p2 p3 n_1 out<1> VDD VSS / FCICIND1
Xg616 p5 inA<0> n_2 out<0> VDD VSS / FCICIND1
Xg614 inA<2> p4 p1 VDD VSS n_9 / MAOI222D1
Xg613 n_2 inB<0> n_3 inA<2> n_0 inB<2> VDD VSS n_10 / AOI222D1
Xg611 n_10 n_4 n_5 n_6 VDD VSS tmrErr / ND4D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH3_618
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH3_618 VDD VSS inA<2> inA<1> inA<0> inB<2> inB<1> 
+ inB<0> inC<2> inC<1> inC<0> out<2> out<1> out<0> p1 p2 p3 p4 p5 tmrErr
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<2>:I inB<1>:I inB<0>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I p5:I out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg612 n_9 VDD VSS out<2> / CKND1
Xg620 inC<2> VDD VSS n_3 / CKND1
Xg621 inC<0> VDD VSS n_2 / CKND1
Xg622 inC<1> VDD VSS n_1 / CKND1
Xg623 inA<2> VDD VSS n_0 / CKND1
Xg619 inB<1> n_1 inA<1> VDD VSS n_4 / MUX2ND1
Xg618 n_2 inB<0> inA<0> VDD VSS n_5 / CKMUX2D1
Xg617 n_1 inB<1> n_3 inB<2> VDD VSS n_6 / OA22D1
Xg615 p2 p3 n_1 out<1> VDD VSS / FCICIND1
Xg616 p5 inA<0> n_2 out<0> VDD VSS / FCICIND1
Xg614 inA<2> p4 p1 VDD VSS n_9 / MAOI222D1
Xg613 n_2 inB<0> n_3 inA<2> n_0 inB<2> VDD VSS n_10 / AOI222D1
Xg611 n_10 n_4 n_5 n_6 VDD VSS tmrErr / ND4D1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    FCICIND2
* View Name:    schematic
************************************************************************

.SUBCKT FCICIND2 A B CIN CO VDD VSS
*.PININFO A:I B:I CIN:I CO:O VDD:B VSS:B
MMI1 net9 B net33 VSS nch l=60n w=260.0n m=1
MMU7 net20 B VSS VSS nch l=60n w=200n m=1
MMI15_1-M_u2 CO net33 VSS VSS nch l=60n w=390.0n m=1
MMU6 net33 A net20 VSS nch l=60n w=355.00n m=1
MMU9 net9 A net33 VSS nch l=60n w=355.00n m=1
MMU10 net9 net5 VSS VSS nch l=60n w=260.0n m=1
MMI22-M_u2 net5 CIN VSS VSS nch l=60n w=390.0n m=1
MMI15_0-M_u2 CO net33 VSS VSS nch l=60n w=390.0n m=1
MMU5 net49 A net33 VDD pch l=60n w=470.0n m=1
MMI22-M_u3 net5 CIN VDD VDD pch l=60n w=520.0n m=1
MMU1 net49 net5 VDD VDD pch l=60n w=470.0n m=1
MMU4 net49 B net33 VDD pch l=60n w=470.0n m=1
MMI15_1-M_u3 CO net33 VDD VDD pch l=60n w=520.0n m=1
MMU2 net36 B VDD VDD pch l=60n w=470.0n m=1
MMI15_0-M_u3 CO net33 VDD VDD pch l=60n w=520.0n m=1
MMU3 net33 A net36 VDD pch l=60n w=470.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH3_619
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH3_619 VDD VSS inA<2> inA<1> inA<0> inB<2> inB<1> 
+ inB<0> inC<2> inC<1> inC<0> out<2> out<1> out<0> p1 p2 p3 p4 p5 tmrErr
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<2>:I inB<1>:I inB<0>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I p5:I out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg612 n_9 VDD VSS out<2> / CKND1
Xg620 inC<2> VDD VSS n_3 / CKND1
Xg621 inC<0> VDD VSS n_2 / CKND1
Xg622 inC<1> VDD VSS n_1 / CKND1
Xg623 inA<2> VDD VSS n_0 / CKND1
Xg619 inB<1> n_1 inA<1> VDD VSS n_4 / MUX2ND1
Xg618 n_2 inB<0> inA<0> VDD VSS n_5 / CKMUX2D1
Xg617 n_1 inB<1> n_3 inB<2> VDD VSS n_6 / OA22D1
Xg615 p2 p3 n_1 out<1> VDD VSS / FCICIND2
Xg616 p5 inA<0> n_2 out<0> VDD VSS / FCICIND2
Xg614 inA<2> p4 p1 VDD VSS n_9 / MAOI222D1
Xg613 n_2 inB<0> n_3 inA<2> n_0 inB<2> VDD VSS n_10 / AOI222D1
Xg611 n_10 n_4 n_5 n_6 VDD VSS tmrErr / ND4D1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IOA21D2
* View Name:    schematic
************************************************************************

.SUBCKT IOA21D2 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMU36_0-M_u4 net21 net11 VSS VSS nch l=60n w=390.0n m=1
MMU35-M_u4 net17 A2 VSS VSS nch l=60n w=390.0n m=1
MMU35-M_u3 net11 A1 net17 VSS nch l=60n w=390.0n m=1
MMU36_1-M_u4 net9 net11 VSS VSS nch l=60n w=390.0n m=1
MMU36_1-M_u3 ZN B net9 VSS nch l=60n w=390.0n m=1
MMU36_0-M_u3 ZN B net21 VSS nch l=60n w=390.0n m=1
MMU36_1-M_u2 ZN net11 VDD VDD pch l=60n w=520.0n m=1
MMU36_1-M_u1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMU36_0-M_u2 ZN net11 VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u2 net11 A2 VDD VDD pch l=60n w=520.0n m=1
MMU36_0-M_u1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u1 net11 A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH3
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH3 VDD VSS inA<2> inA<1> inA<0> inB<2> inB<1> inB<0> 
+ inC<2> inC<1> inC<0> out<2> out<1> out<0> tmrErr
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<2>:I inB<1>:I inB<0>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg149 inA<1> inB<1> inC<1> VDD VSS n_2 / OAI21D1
Xg150 inA<0> inB<0> inC<0> VDD VSS n_1 / OAI21D1
Xg151 inB<2> inA<2> inC<2> VDD VSS n_0 / OAI21D1
Xg146 inB<1> inA<1> n_2 VDD VSS out<1> / IOA21D2
Xg147 inB<0> inA<0> n_1 VDD VSS out<0> / IOA21D2
Xg148 inB<2> inA<2> n_0 VDD VSS out<2> / IOA21D2
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI222D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI222D1 A1 A2 B1 B2 C1 C2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I ZN:O VDD:B VSS:B
MMI3 ZN C2 net9 VDD pch l=60n w=520.0n m=1
MMI4 net17 B1 VDD VDD pch l=60n w=520.0n m=1
MMI6 ZN A1 net1 VDD pch l=60n w=520.0n m=1
MMI2 net9 C1 VDD VDD pch l=60n w=520.0n m=1
MMI5 ZN B2 net17 VDD pch l=60n w=520.0n m=1
MMI7 net1 A2 VDD VDD pch l=60n w=520.0n m=1
MMU25 net36 C1 VSS VSS nch l=60n w=390.0n m=1
MM_u3 ZN A2 net44 VSS nch l=60n w=390.0n m=1
MM_u5 net44 B2 net36 VSS nch l=60n w=390.0n m=1
MM_u4 net44 B1 net36 VSS nch l=60n w=390.0n m=1
MMU23 net36 C2 VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net44 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_578
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_578 VDD VSS inA<0> inB<0> inC<0> out<0> p1 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inC<0> VDD VSS n_2 / CKND1
Xg177 inB<0> VDD VSS n_1 / CKND1
Xg178 inA<0> VDD VSS n_0 / CKND1
Xg175 inB<0> p1 n_2 out<0> VDD VSS / FCICIND1
Xg174 n_2 inB<0> inC<0> n_0 inA<0> n_1 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_585
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_585 VDD VSS inA<0> inB<0> inC<0> out<0> p1 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inC<0> VDD VSS n_2 / CKND1
Xg177 inB<0> VDD VSS n_1 / CKND1
Xg178 inA<0> VDD VSS n_0 / CKND1
Xg175 inB<0> p1 n_2 out<0> VDD VSS / FCICIND1
Xg174 n_2 inB<0> inC<0> n_0 inA<0> n_1 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_592
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_592 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inC<0> VDD VSS n_2 / CKND1
Xg177 inB<0> VDD VSS n_1 / CKND1
Xg178 inA<0> VDD VSS n_0 / CKND1
Xg175 inB<0> inA<0> n_2 out<0> VDD VSS / FCICIND1
Xg174 n_2 inB<0> inC<0> n_0 inA<0> n_1 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_601
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_601 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg54 inB<0> inA<0> inC<0> VDD VSS n_0 / OAI21D1
Xg53 inB<0> inA<0> n_0 VDD VSS out<0> / IOA21D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH5_623
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH5_623 VDD VSS inA<4> inA<3> inA<2> inA<1> inA<0> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<4> inC<3> inC<2> inC<1> inC<0> out<4> 
+ out<3> out<2> out<1> out<0> p1 p2 p3 p4 p5 tmrErr
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<4>:I inB<3>:I 
*.PININFO inB<2>:I inB<1>:I inB<0>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I 
*.PININFO inC<0>:I p1:I p2:I p3:I p4:I p5:I out<4>:O out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg1024 n_2 VDD VSS n_3 / CKND1
Xg1029 inC<2> VDD VSS n_0 / CKND1
Xg1025 inC<1> inB<1> VDD VSS n_5 / NR2D1
Xg1026 inB<4> inA<4> VDD VSS n_4 / NR2D1
Xg1027 inC<0> inB<0> VDD VSS n_2 / NR2D1
Xg1028 inB<3> inA<3> VDD VSS n_1 / NR2D1
Xg1015 n_8 inC<4> VDD VSS n_14 / CKND2D1
Xg1020 inC<1> inB<1> VDD VSS n_9 / CKND2D1
Xg1021 inB<4> inA<4> VDD VSS n_8 / CKND2D1
Xg1022 inB<3> inA<3> VDD VSS n_7 / CKND2D1
Xg1023 inC<0> inB<0> VDD VSS n_6 / CKND2D1
Xg1017 n_4 p2 VDD VSS n_12 / IND2D1
Xg1018 n_5 p1 VDD VSS n_11 / IND2D1
Xg1019 n_1 inC<3> VDD VSS n_10 / IND2D1
Xg1016 n_0 inB<2> inA<2> VDD VSS n_13 / MUX2ND1
Xg1014 p5 p3 n_0 out<2> VDD VSS / FCICIND2
Xg1010 n_9 n_11 VDD VSS out<1> / CKND2D2
Xg1012 n_12 n_8 VDD VSS out<4> / CKND2D2
Xg1013 n_10 n_7 VDD VSS out<3> / CKND2D2
Xg1011 n_3 p4 n_6 VDD VSS out<0> / IOA21D1
Xg1009 n_7 inC<3> n_2 inA<0> VDD VSS n_20 / MAOI22D1
Xg1008 n_6 inA<0> n_0 inB<2> n_13 VDD VSS n_21 / AO221D1
Xg1007 n_5 inA<1> inC<4> n_4 n_20 VDD VSS n_22 / OAI221D1
Xg1006 n_9 inA<1> n_22 n_21 VDD VSS n_23 / AOI211D1
Xg1005 inC<3> n_1 n_23 n_14 VDD VSS tmrErr / OAI211D1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2D3
* View Name:    schematic
************************************************************************

.SUBCKT CKND2D3 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1_1-M_u3 ZN A1 net24 VSS nch l=60n w=390.0n m=1
MMI1_1-M_u4 net24 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u4 net13 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u3 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MMI1_0-M_u4 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u3 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI1_2-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI1_1-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI1_0-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI1_2-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI1_0-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI1_1-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH5_624
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH5_624 VDD VSS inA<4> inA<3> inA<2> inA<1> inA<0> 
+ inB<4> inB<3> inB<2> inB<1> inB<0> inC<4> inC<3> inC<2> inC<1> inC<0> out<4> 
+ out<3> out<2> out<1> out<0> p1 p2 p3 p4 p5 tmrErr
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<4>:I inB<3>:I 
*.PININFO inB<2>:I inB<1>:I inB<0>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I 
*.PININFO inC<0>:I p1:I p2:I p3:I p4:I p5:I out<4>:O out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg1029 n_2 VDD VSS n_3 / CKND1
Xg1034 inC<2> VDD VSS n_0 / CKND1
Xg1030 inC<1> inB<1> VDD VSS n_5 / NR2D1
Xg1031 inB<4> inA<4> VDD VSS n_4 / NR2D1
Xg1032 inC<0> inB<0> VDD VSS n_2 / NR2D1
Xg1033 inB<3> inA<3> VDD VSS n_1 / NR2D1
Xg1020 n_8 inC<4> VDD VSS n_14 / CKND2D1
Xg1025 inC<1> inB<1> VDD VSS n_9 / CKND2D1
Xg1026 inB<4> inA<4> VDD VSS n_8 / CKND2D1
Xg1027 inB<3> inA<3> VDD VSS n_7 / CKND2D1
Xg1028 inC<0> inB<0> VDD VSS n_6 / CKND2D1
Xg1022 n_4 p2 VDD VSS n_12 / IND2D1
Xg1023 n_5 p1 VDD VSS n_11 / IND2D1
Xg1024 n_1 inC<3> VDD VSS n_10 / IND2D1
Xg1021 n_0 inB<2> inA<2> VDD VSS n_13 / MUX2ND1
Xg1019 p5 p3 n_0 out<2> VDD VSS / FCICIND1
Xg1017 n_12 n_8 VDD VSS out<4> / CKND2D2
Xg1018 n_10 n_7 VDD VSS out<3> / CKND2D2
Xg1016 n_3 p4 n_6 VDD VSS out<0> / IOA21D2
Xg1015 n_9 n_11 VDD VSS out<1> / CKND2D3
Xg1014 n_7 inC<3> n_2 inA<0> VDD VSS n_20 / MAOI22D1
Xg1013 n_6 inA<0> n_0 inB<2> n_13 VDD VSS n_21 / AO221D1
Xg1012__2250 n_5 inA<1> inC<4> n_4 n_20 VDD VSS n_22 / OAI221D1
Xg1011__5266 n_9 inA<1> n_22 n_21 VDD VSS n_23 / AOI211D1
Xg1010__7114 inC<3> n_1 n_23 n_14 VDD VSS tmrErr / OAI211D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH5
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH5 VDD VSS inA<4> inA<3> inA<2> inA<1> inA<0> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<4> inC<3> inC<2> inC<1> inC<0> out<4> out<3> 
+ out<2> out<1> out<0> p1 p2 p3 p4 p5 tmrErr
*.PININFO inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<4>:I inB<3>:I 
*.PININFO inB<2>:I inB<1>:I inB<0>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I 
*.PININFO inC<0>:I p1:I p2:I p3:I p4:I p5:I out<4>:O out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg1026 n_2 VDD VSS n_3 / CKND1
Xg1031 inC<2> VDD VSS n_0 / CKND1
Xg1027__8757 inC<1> inB<1> VDD VSS n_5 / NR2D1
Xg1028__1786 inB<4> inA<4> VDD VSS n_4 / NR2D1
Xg1029__5953 inC<0> inB<0> VDD VSS n_2 / NR2D1
Xg1030__5703 inB<3> inA<3> VDD VSS n_1 / NR2D1
Xg1017__4547 n_8 inC<4> VDD VSS n_14 / CKND2D1
Xg1022__2900 inC<1> inB<1> VDD VSS n_9 / CKND2D1
Xg1023__2391 inB<4> inA<4> VDD VSS n_8 / CKND2D1
Xg1024__7675 inB<3> inA<3> VDD VSS n_7 / CKND2D1
Xg1025__7118 inC<0> inB<0> VDD VSS n_6 / CKND2D1
Xg1019__2683 n_4 p2 VDD VSS n_12 / IND2D1
Xg1020__1309 n_5 p1 VDD VSS n_11 / IND2D1
Xg1021__6877 n_1 inC<3> VDD VSS n_10 / IND2D1
Xg1018__9682 n_0 inB<2> inA<2> VDD VSS n_13 / MUX2ND1
Xg1016__1474 p5 p3 n_0 out<2> VDD VSS / FCICIND1
Xg1012__9906 n_9 n_11 VDD VSS out<1> / CKND2D2
Xg1014__4296 n_12 n_8 VDD VSS out<4> / CKND2D2
Xg1015__3772 n_10 n_7 VDD VSS out<3> / CKND2D2
Xg1013__8780 n_3 p4 n_6 VDD VSS out<0> / IOA21D1
Xg1011__1857 n_7 inC<3> n_2 inA<0> VDD VSS n_20 / MAOI22D1
Xg1010__5019 n_6 inA<0> n_0 inB<2> n_13 VDD VSS n_21 / AO221D1
Xg1009__1840 n_5 inA<1> inC<4> n_4 n_20 VDD VSS n_22 / OAI221D1
Xg1008__7344 n_9 inA<1> n_22 n_21 VDD VSS n_23 / AOI211D1
Xg1007__5795 inC<3> n_1 n_23 n_14 VDD VSS tmrErr / OAI211D1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    HA1D1
* View Name:    schematic
************************************************************************

.SUBCKT HA1D1 A B CO S VDD VSS
*.PININFO A:I B:I CO:O S:O VDD:B VSS:B
MMU1_0-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU7-M_u2 net13 net5 net67 VDD pch l=60n w=520.0n m=1
MMU9-M_u1 net61 A VDD VDD pch l=60n w=520.0n m=1
MMU5-M_u3 CO net61 VDD VDD pch l=60n w=520.0n m=1
MMU9-M_u2 net61 B VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU2-M_u3 net13 net9 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u2 net9 B net67 VDD pch l=60n w=310.0n m=1
MMU3-M_u3 net5 B VDD VDD pch l=60n w=285.00n m=1
MMU4-M_u3 S net67 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u3 net9 net5 net67 VSS nch l=60n w=205.00n m=1
MMU9-M_u4 net64 B VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMU4-M_u2 S net67 VSS VSS nch l=60n w=390.0n m=1
MMU9-M_u3 net61 A net64 VSS nch l=60n w=390.0n m=1
MMU7-M_u3 net13 B net67 VSS nch l=60n w=290.0n m=1
MMU3-M_u2 net5 B VSS VSS nch l=60n w=390.0n m=1
MMU2-M_u2 net13 net9 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMU5-M_u2 CO net61 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    SDFQD1
* View Name:    schematic
************************************************************************

.SUBCKT SDFQD1 CP D Q SE SI VDD VSS
*.PININFO CP:I D:I SE:I SI:I Q:O VDD:B VSS:B
MMU62 net97 net5 net9 VDD pch l=60n w=300n m=1
MMI38 net72 net5 net29 VDD pch l=60n w=150.0n m=1
MMU70 net53 SI VDD VDD pch l=60n w=200n m=1
MMI33-M_u3 Q net51 VDD VDD pch l=60n w=520.0n m=1
MMI11 net45 net81 VDD VDD pch l=60n w=150.0n m=1
MMI30-M_u3 net51 net72 VDD VDD pch l=60n w=520.0n m=1
MMI10 net97 net67 net45 VDD pch l=60n w=150.0n m=1
MMI43-M_u3 net67 CP VDD VDD pch l=60n w=260.0n m=1
MMI24 net29 net51 VDD VDD pch l=60n w=150.0n m=1
MMI41 net9 SE net13 VDD pch l=60n w=440.0n m=1
MMU72-M_u3 net81 net97 VDD VDD pch l=60n w=380.0n m=1
MMU71-M_u3 net11 SE VDD VDD pch l=60n w=260.0n m=1
MMU61 net13 D VDD VDD pch l=60n w=520.0n m=1
MMU69 net9 net11 net53 VDD pch l=60n w=200n m=1
MMI46-M_u3 net5 net67 VDD VDD pch l=60n w=260.0n m=1
MMI36 net81 net67 net72 VDD pch l=60n w=440.0n m=1
MMI13 net97 net5 net128 VSS nch l=60n w=150.0n m=1
MMU68 net100 SE net124 VSS nch l=60n w=150.0n m=1
MMI42 net100 net11 net13 VSS nch l=60n w=350.0n m=1
MMU71-M_u2 net11 SE VSS VSS nch l=60n w=195.00n m=1
MMU63 net13 D VSS VSS nch l=60n w=390.0n m=1
MMI39 net96 net51 VSS VSS nch l=60n w=150.0n m=1
MMI33-M_u2 Q net51 VSS VSS nch l=60n w=390.0n m=1
MMU65 net97 net67 net100 VSS nch l=60n w=180.0n m=1
MMI29 net72 net67 net96 VSS nch l=60n w=150.0n m=1
MMI14 net128 net81 VSS VSS nch l=60n w=150.0n m=1
MMI30-M_u2 net51 net72 VSS VSS nch l=60n w=390.0n m=1
MMU72-M_u2 net81 net97 VSS VSS nch l=60n w=350.0n m=1
MMU67 net124 SI VSS VSS nch l=60n w=150.0n m=1
MMI43-M_u2 net67 CP VSS VSS nch l=60n w=195.00n m=1
MMI25 net81 net5 net72 VSS nch l=60n w=220.0n m=1
MMI46-M_u2 net5 net67 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND16
* View Name:    schematic
************************************************************************

.SUBCKT CKND16 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_8 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_12 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_6 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_3 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_4 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_7 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_9 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_11 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_13 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_5 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_14 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_15 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_10 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u1_14 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_11 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_12 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_10 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_9 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_8 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_15 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_7 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_13 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_3 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_4 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_6 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_5 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKLNQD1
* View Name:    schematic
************************************************************************

.SUBCKT CKLNQD1 CP E Q TE VDD VSS
*.PININFO CP:I E:I TE:I Q:O VDD:B VSS:B
MMU19 net37 TE VSS VSS nch l=60n w=270.0n m=1
MMU20 net37 E VSS VSS nch l=60n w=270.0n m=1
MMI85-M_u4 net33 net63 VSS VSS nch l=60n w=215.00n m=1
MMI85-M_u3 net61 CP net33 VSS nch l=60n w=215.00n m=1
MMI82 net81 net9 net37 VSS nch l=60n w=270.0n m=1
MMU82-M_u2 net83 net9 VSS VSS nch l=60n w=195.00n m=1
MMI80-M_u2 net63 net81 VSS VSS nch l=60n w=215.00n m=1
MMI91 net13 net83 net81 VSS nch l=60n w=200n m=1
MMU81-M_u2 net9 CP VSS VSS nch l=60n w=195.00n m=1
MMI92 VSS net63 net13 VSS nch l=60n w=200n m=1
MMU75-M_u2 Q net61 VSS VSS nch l=60n w=215.00n m=1
MMU75-M_u3 Q net61 VDD VDD pch l=60n w=520.0n m=1
MMU16 net81 net83 net45 VDD pch l=60n w=480.0n m=1
MMU82-M_u3 net83 net9 VDD VDD pch l=60n w=260.0n m=1
MMI85-M_u1 net61 CP VDD VDD pch l=60n w=350.0n m=1
MMU81-M_u3 net9 CP VDD VDD pch l=60n w=260.0n m=1
MMI81 net48 TE VDD VDD pch l=60n w=480.0n m=1
MMI85-M_u2 net61 net63 VDD VDD pch l=60n w=350.0n m=1
MMI80-M_u3 net63 net81 VDD VDD pch l=60n w=285.00n m=1
MMI90 net53 net9 net81 VDD pch l=60n w=200n m=1
MMI88 VDD net63 net53 VDD pch l=60n w=200n m=1
MMU17 net45 E net48 VDD pch l=60n w=480.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    TIEL
* View Name:    schematic
************************************************************************

.SUBCKT TIEL VDD VSS ZN
*.PININFO ZN:O VDD:B VSS:B
MM_u2 ZN net5 VSS VSS nch l=60n w=410.0n m=1
MM_u1 net5 net5 VDD VDD pch l=60n w=540.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_23
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_23 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_22
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_22 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_21
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_21 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_20
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_20 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD6
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_19
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_19 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_18
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_18 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD6
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IOA22D2
* View Name:    schematic
************************************************************************

.SUBCKT IOA22D2 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMU51 net11 net5 VSS VSS nch l=60n w=390.0n m=1
MMI3 net11 A1 net24 VSS nch l=60n w=390.0n m=1
MMI4 net24 A2 VSS VSS nch l=60n w=390.0n m=1
MMU37_0-M_u2 ZN net11 VSS VSS nch l=60n w=390.0n m=1
MMU37_1-M_u2 ZN net11 VSS VSS nch l=60n w=390.0n m=1
MMU56-M_u4 net5 B1 VSS VSS nch l=60n w=195.00n m=1
MMU56-M_u3 net5 B2 VSS VSS nch l=60n w=195.00n m=1
MMU56-M_u1 net44 B2 VDD VDD pch l=60n w=520.0n m=1
MMI1 net49 A1 VDD VDD pch l=60n w=520.0n m=1
MMI2 net11 net5 net49 VDD pch l=60n w=520.0n m=1
MMU56-M_u2 net5 B1 net44 VDD pch l=60n w=520.0n m=1
MMU37_1-M_u3 ZN net11 VDD VDD pch l=60n w=520.0n m=1
MMU37_0-M_u3 ZN net11 VDD VDD pch l=60n w=520.0n m=1
MMU50 net49 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH16_615
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH16_615 VDD VSS inA<15> inA<14> inA<13> inA<12> 
+ inA<11> inA<10> inA<9> inA<8> inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> 
+ inA<1> inA<0> inB<15> inB<14> inB<13> inB<12> inB<11> inB<10> inB<9> inB<8> 
+ inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<15> inC<14> 
+ inC<13> inC<12> inC<11> inC<10> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> 
+ inC<3> inC<2> inC<1> inC<0> out<15> out<14> out<13> out<12> out<11> out<10> 
+ out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ p3 p4 p5 p6 p7 p8 p9 p10 p11 p12 p13 p14 p15 p16 p17 p18 p19 p20 p21 p22 p23 
+ p24 p25 p26 p27 p28 p29 p30 p31 p32 p33 p34 p35 p36 p37 p38 tmrErr
*.PININFO inA<15>:I inA<14>:I inA<13>:I inA<12>:I inA<11>:I inA<10>:I inA<9>:I 
*.PININFO inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I 
*.PININFO inA<1>:I inA<0>:I inB<15>:I inB<14>:I inB<13>:I inB<12>:I inB<11>:I 
*.PININFO inB<10>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<15>:I inC<14>:I inC<13>:I 
*.PININFO inC<12>:I inC<11>:I inC<10>:I inC<9>:I inC<8>:I inC<7>:I inC<6>:I 
*.PININFO inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I 
*.PININFO p4:I p5:I p6:I p7:I p8:I p9:I p10:I p11:I p12:I p13:I p14:I p15:I 
*.PININFO p16:I p17:I p18:I p19:I p20:I p21:I p22:I p23:I p24:I p25:I p26:I 
*.PININFO p27:I p28:I p29:I p30:I p31:I p32:I p33:I p34:I p35:I p36:I p37:I 
*.PININFO p38:I out<15>:O out<14>:O out<13>:O out<12>:O out<11>:O out<10>:O 
*.PININFO out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg4611 p17 VDD VSS n_16 / CKND1
Xg4613 inC<0> VDD VSS n_14 / CKND1
Xg4614 p33 VDD VSS n_13 / CKND1
Xg4615 p19 VDD VSS n_12 / CKND1
Xg4616 p18 VDD VSS n_11 / CKND1
Xg4617 p25 VDD VSS n_10 / CKND1
Xg4618 p38 VDD VSS n_9 / CKND1
Xg4620 p28 VDD VSS n_7 / CKND1
Xg4621 inC<1> VDD VSS n_6 / CKND1
Xg4622 p35 VDD VSS n_5 / CKND1
Xg4623 p34 VDD VSS n_4 / CKND1
Xg4624 p24 VDD VSS n_3 / CKND1
Xg4625 p9 VDD VSS n_2 / CKND1
Xg4626 p21 VDD VSS n_1 / CKND1
Xg4627 inA<13> VDD VSS n_0 / CKND1
Xg4609__8757 p26 p15 VDD VSS n_18 / NR2D1
Xg4610__1786 p11 p3 VDD VSS n_17 / NR2D1
Xg4608__7118 p13 inB<15> VDD VSS n_19 / CKND2D1
Xg4607__7675 p13 inB<15> p10 VDD VSS n_20 / OAI21D1
Xg4582__1786 inA<9> inC<9> VDD VSS n_45 / XNR2D1
Xg4583__5953 inA<8> inC<8> VDD VSS n_44 / XNR2D1
Xg4584__5703 inA<7> inC<7> VDD VSS n_43 / XNR2D1
Xg4585__7114 inA<6> inC<6> VDD VSS n_42 / XNR2D1
Xg4586__5266 inA<5> inC<5> VDD VSS n_41 / XNR2D1
Xg4587__2250 inA<4> inC<4> VDD VSS n_40 / XNR2D1
Xg4588__6083 n_6 inA<1> VDD VSS n_39 / XNR2D1
Xg4589__2703 n_14 inA<0> VDD VSS n_38 / XNR2D1
Xg4598__3772 inA<3> inC<3> VDD VSS n_29 / XNR2D1
Xg4599__1474 inA<2> inC<2> VDD VSS n_28 / XNR2D1
Xg4604__6877 n_0 inB<13> VDD VSS n_23 / XNR2D1
Xg4605__2900 inA<11> inC<11> VDD VSS n_22 / XNR2D1
Xg4606__2391 inA<10> inC<10> VDD VSS n_21 / XNR2D1
Xg4590__5795 inA<11> inB<11> VDD VSS n_37 / CKXOR2D1
Xg4591__7344 inA<10> inB<10> VDD VSS n_36 / CKXOR2D1
Xg4592__1840 inA<9> inB<9> VDD VSS n_35 / CKXOR2D1
Xg4593__5019 inA<8> inB<8> VDD VSS n_34 / CKXOR2D1
Xg4594__1857 inA<3> inB<3> VDD VSS n_33 / CKXOR2D1
Xg4595__9906 inA<1> inB<1> VDD VSS n_32 / CKXOR2D1
Xg4596__8780 inA<2> inB<2> VDD VSS n_31 / CKXOR2D1
Xg4597__4296 inA<0> inB<0> VDD VSS n_30 / CKXOR2D1
Xg4600__4547 inA<7> inB<7> VDD VSS n_27 / CKXOR2D1
Xg4601__9682 inA<6> inB<6> VDD VSS n_26 / CKXOR2D1
Xg4602__2683 inA<5> inB<5> VDD VSS n_25 / CKXOR2D1
Xg4603__1309 inA<4> inB<4> VDD VSS n_24 / CKXOR2D1
Xg4581__8757 n_19 n_20 VDD VSS out<15> / CKND2D2
Xg4580__7118 n_0 inC<13> inA<14> n_17 inA<13> n_9 VDD VSS n_47 / OAI222D1
Xg4579__7675 p2 inC<15> n_18 inA<12> VDD VSS n_48 / MAOI22D1
Xg4577__2900 p26 p15 n_18 n_1 VDD VSS out<12> / IOA22D2
Xg4578__2391 p11 p3 n_17 n_2 VDD VSS out<14> / IOA22D2
Xg4576__6877 inB<14> n_2 n_28 n_29 VDD VSS n_51 / OA211D1
Xg4574__2683 n_40 n_41 n_42 n_43 VDD VSS n_53 / ND4D1
Xg4575__1309 n_44 n_45 n_21 n_22 VDD VSS n_52 / ND4D1
Xg4551__7118 n_1 inB<12> inA<15> p1 n_75 VDD VSS tmrErr / OAI221D1
Xg4573__9682 n_1 inC<12> inC<14> n_2 n_48 VDD VSS n_54 / OAI221D1
Xg4555__5703 p8 inA<6> n_16 out<6> VDD VSS / FCICIND1
Xg4560__2703 p7 inA<5> n_10 out<5> VDD VSS / FCICIND1
Xg4561__5795 p4 inA<10> n_12 out<10> VDD VSS / FCICIND1
Xg4562__7344 p12 inA<4> n_7 out<4> VDD VSS / FCICIND1
Xg4564__1840 p6 inA<7> n_3 out<7> VDD VSS / FCICIND1
Xg4568__8780 p27 inA<8> n_4 out<8> VDD VSS / FCICIND1
Xg4571__1474 p5 inA<11> n_11 out<11> VDD VSS / FCICIND1
Xg4572__4547 p32 inA<9> n_5 out<9> VDD VSS / FCICIND1
Xg4565__5019 p23 p20 n_13 out<3> VDD VSS / FCICIND2
Xg4567__9906 p14 p29 n_6 out<1> VDD VSS / FCICIND2
Xg4569__4296 p16 p30 n_14 out<0> VDD VSS / FCICIND2
Xg4570__3772 p36 p37 n_9 out<13> VDD VSS / FCICIND2
Xg4566__1857 p31 inA<2> p22 VDD VSS n_61 / MAOI222D1
Xg4563 n_61 VDD VSS out<2> / CKND2
Xg4559__6083 n_19 inA<15> n_47 n_54 VDD VSS n_68 / AOI211D1
Xg4552__8757 n_74 n_53 n_52 n_23 VDD VSS n_75 / NR4D1
Xg4558__2250 n_24 n_25 n_26 n_27 VDD VSS n_69 / NR4D1
Xg4554__5953 n_38 n_39 n_71 n_70 VDD VSS n_73 / OR4D1
Xg4556__7114 n_34 n_35 n_36 n_37 VDD VSS n_71 / OR4D1
Xg4557__5266 n_30 n_31 n_32 n_33 VDD VSS n_70 / OR4D1
Xg4553__1786 n_73 n_68 n_69 n_51 VDD VSS n_74 / IND4D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH16_616
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH16_616 VDD VSS inA<15> inA<14> inA<13> inA<12> 
+ inA<11> inA<10> inA<9> inA<8> inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> 
+ inA<1> inA<0> inB<15> inB<14> inB<13> inB<12> inB<11> inB<10> inB<9> inB<8> 
+ inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<15> inC<14> 
+ inC<13> inC<12> inC<11> inC<10> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> 
+ inC<3> inC<2> inC<1> inC<0> out<15> out<14> out<13> out<12> out<11> out<10> 
+ out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 
+ p3 p4 p5 p6 p7 p8 p9 p10 p11 p12 p13 p14 p15 p16 p17 p18 p19 p20 p21 p22 p23 
+ p24 p25 p26 p27 p28 p29 p30 p31 p32 p33 p34 p35 p36 p37 p38 tmrErr
*.PININFO inA<15>:I inA<14>:I inA<13>:I inA<12>:I inA<11>:I inA<10>:I inA<9>:I 
*.PININFO inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I 
*.PININFO inA<1>:I inA<0>:I inB<15>:I inB<14>:I inB<13>:I inB<12>:I inB<11>:I 
*.PININFO inB<10>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<15>:I inC<14>:I inC<13>:I 
*.PININFO inC<12>:I inC<11>:I inC<10>:I inC<9>:I inC<8>:I inC<7>:I inC<6>:I 
*.PININFO inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I 
*.PININFO p4:I p5:I p6:I p7:I p8:I p9:I p10:I p11:I p12:I p13:I p14:I p15:I 
*.PININFO p16:I p17:I p18:I p19:I p20:I p21:I p22:I p23:I p24:I p25:I p26:I 
*.PININFO p27:I p28:I p29:I p30:I p31:I p32:I p33:I p34:I p35:I p36:I p37:I 
*.PININFO p38:I out<15>:O out<14>:O out<13>:O out<12>:O out<11>:O out<10>:O 
*.PININFO out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg4563 n_61 VDD VSS out<2> / CKND1
Xg4611 p17 VDD VSS n_16 / CKND1
Xg4613 inC<0> VDD VSS n_14 / CKND1
Xg4614 p33 VDD VSS n_13 / CKND1
Xg4615 p19 VDD VSS n_12 / CKND1
Xg4616 p18 VDD VSS n_11 / CKND1
Xg4617 p25 VDD VSS n_10 / CKND1
Xg4618 p38 VDD VSS n_9 / CKND1
Xg4620 p28 VDD VSS n_7 / CKND1
Xg4621 inC<1> VDD VSS n_6 / CKND1
Xg4622 p35 VDD VSS n_5 / CKND1
Xg4623 p34 VDD VSS n_4 / CKND1
Xg4624 p24 VDD VSS n_3 / CKND1
Xg4625 p9 VDD VSS n_2 / CKND1
Xg4626 p21 VDD VSS n_1 / CKND1
Xg4627 inA<13> VDD VSS n_0 / CKND1
Xg4609__2391 p26 p15 VDD VSS n_18 / NR2D1
Xg4610__7675 p11 p3 VDD VSS n_17 / NR2D1
Xg4581__2391 n_19 n_20 VDD VSS out<15> / CKND2D1
Xg4608__2900 p13 inB<15> VDD VSS n_19 / CKND2D1
Xg4607__6877 p13 inB<15> p10 VDD VSS n_20 / OAI21D1
Xg4582__7675 inA<9> inC<9> VDD VSS n_45 / XNR2D1
Xg4583__7118 inA<8> inC<8> VDD VSS n_44 / XNR2D1
Xg4584__8757 inA<7> inC<7> VDD VSS n_43 / XNR2D1
Xg4585__1786 inA<6> inC<6> VDD VSS n_42 / XNR2D1
Xg4586__5953 inA<5> inC<5> VDD VSS n_41 / XNR2D1
Xg4587__5703 inA<4> inC<4> VDD VSS n_40 / XNR2D1
Xg4588__7114 n_6 inA<1> VDD VSS n_39 / XNR2D1
Xg4589__5266 n_14 inA<0> VDD VSS n_38 / XNR2D1
Xg4598__9906 inA<3> inC<3> VDD VSS n_29 / XNR2D1
Xg4599__8780 inA<2> inC<2> VDD VSS n_28 / XNR2D1
Xg4604__9682 n_0 inB<13> VDD VSS n_23 / XNR2D1
Xg4605__2683 inA<11> inC<11> VDD VSS n_22 / XNR2D1
Xg4606__1309 inA<10> inC<10> VDD VSS n_21 / XNR2D1
Xg4590__2250 inA<11> inB<11> VDD VSS n_37 / CKXOR2D1
Xg4591__6083 inA<10> inB<10> VDD VSS n_36 / CKXOR2D1
Xg4592__2703 inA<9> inB<9> VDD VSS n_35 / CKXOR2D1
Xg4593__5795 inA<8> inB<8> VDD VSS n_34 / CKXOR2D1
Xg4594__7344 inA<3> inB<3> VDD VSS n_33 / CKXOR2D1
Xg4595__1840 inA<1> inB<1> VDD VSS n_32 / CKXOR2D1
Xg4596__5019 inA<2> inB<2> VDD VSS n_31 / CKXOR2D1
Xg4597__1857 inA<0> inB<0> VDD VSS n_30 / CKXOR2D1
Xg4600__4296 inA<7> inB<7> VDD VSS n_27 / CKXOR2D1
Xg4601__3772 inA<6> inB<6> VDD VSS n_26 / CKXOR2D1
Xg4602__1474 inA<5> inB<5> VDD VSS n_25 / CKXOR2D1
Xg4603__4547 inA<4> inB<4> VDD VSS n_24 / CKXOR2D1
Xg4580__2900 n_0 inC<13> inA<14> n_17 inA<13> n_9 VDD VSS n_47 / OAI222D1
Xg4579__6877 p2 inC<15> n_18 inA<12> VDD VSS n_48 / MAOI22D1
Xg4577__2683 p26 p15 n_18 n_1 VDD VSS out<12> / IOA22D2
Xg4578__1309 p11 p3 n_17 n_2 VDD VSS out<14> / IOA22D2
Xg4576__9682 inB<14> n_2 n_28 n_29 VDD VSS n_51 / OA211D1
Xg4574__1474 n_40 n_41 n_42 n_43 VDD VSS n_53 / ND4D1
Xg4575__4547 n_44 n_45 n_21 n_22 VDD VSS n_52 / ND4D1
Xg4551__2900 n_1 inB<12> inA<15> p1 n_75 VDD VSS tmrErr / OAI221D1
Xg4573__3772 n_1 inC<12> inC<14> n_2 n_48 VDD VSS n_54 / OAI221D1
Xg4555__8757 p8 inA<6> n_16 out<6> VDD VSS / FCICIND1
Xg4560__5266 p7 inA<5> n_10 out<5> VDD VSS / FCICIND1
Xg4561__2250 p4 inA<10> n_12 out<10> VDD VSS / FCICIND1
Xg4562__6083 p12 inA<4> n_7 out<4> VDD VSS / FCICIND1
Xg4564__2703 p6 inA<7> n_3 out<7> VDD VSS / FCICIND1
Xg4565__5795 p23 p20 n_13 out<3> VDD VSS / FCICIND1
Xg4567__1840 p14 p29 n_6 out<1> VDD VSS / FCICIND1
Xg4568__5019 p27 inA<8> n_4 out<8> VDD VSS / FCICIND1
Xg4569__1857 p16 p30 n_14 out<0> VDD VSS / FCICIND1
Xg4570__9906 p36 p37 n_9 out<13> VDD VSS / FCICIND1
Xg4571__8780 p5 inA<11> n_11 out<11> VDD VSS / FCICIND1
Xg4572__4296 p32 inA<9> n_5 out<9> VDD VSS / FCICIND1
Xg4566__7344 p31 inA<2> p22 VDD VSS n_61 / MAOI222D1
Xg4559__7114 n_19 inA<15> n_47 n_54 VDD VSS n_68 / AOI211D1
Xg4552__2391 n_74 n_53 n_52 n_23 VDD VSS n_75 / NR4D1
Xg4558__5703 n_24 n_25 n_26 n_27 VDD VSS n_69 / NR4D1
Xg4554__7118 n_38 n_39 n_71 n_70 VDD VSS n_73 / OR4D1
Xg4556__1786 n_34 n_35 n_36 n_37 VDD VSS n_71 / OR4D1
Xg4557__5953 n_30 n_31 n_32 n_33 VDD VSS n_70 / OR4D1
Xg4553__7675 n_73 n_68 n_69 n_51 VDD VSS n_74 / IND4D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH16
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH16 VDD VSS inA<15> inA<14> inA<13> inA<12> inA<11> 
+ inA<10> inA<9> inA<8> inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> 
+ inA<0> inB<15> inB<14> inB<13> inB<12> inB<11> inB<10> inB<9> inB<8> inB<7> 
+ inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<15> inC<14> inC<13> 
+ inC<12> inC<11> inC<10> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<15> out<14> out<13> out<12> out<11> out<10> out<9> 
+ out<8> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 
+ p5 p6 p7 p8 p9 p10 p11 p12 p13 p14 p15 p16 p17 p18 p19 p20 p21 p22 p23 p24 
+ p25 p26 p27 p28 p29 p30 p31 p32 p33 p34 p35 p36 p37 p38 tmrErr
*.PININFO inA<15>:I inA<14>:I inA<13>:I inA<12>:I inA<11>:I inA<10>:I inA<9>:I 
*.PININFO inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I 
*.PININFO inA<1>:I inA<0>:I inB<15>:I inB<14>:I inB<13>:I inB<12>:I inB<11>:I 
*.PININFO inB<10>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<15>:I inC<14>:I inC<13>:I 
*.PININFO inC<12>:I inC<11>:I inC<10>:I inC<9>:I inC<8>:I inC<7>:I inC<6>:I 
*.PININFO inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I 
*.PININFO p4:I p5:I p6:I p7:I p8:I p9:I p10:I p11:I p12:I p13:I p14:I p15:I 
*.PININFO p16:I p17:I p18:I p19:I p20:I p21:I p22:I p23:I p24:I p25:I p26:I 
*.PININFO p27:I p28:I p29:I p30:I p31:I p32:I p33:I p34:I p35:I p36:I p37:I 
*.PININFO p38:I out<15>:O out<14>:O out<13>:O out<12>:O out<11>:O out<10>:O 
*.PININFO out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg4563 n_61 VDD VSS out<2> / CKND1
Xg4611 p17 VDD VSS n_16 / CKND1
Xg4613 inC<0> VDD VSS n_14 / CKND1
Xg4614 p33 VDD VSS n_13 / CKND1
Xg4615 p19 VDD VSS n_12 / CKND1
Xg4616 p18 VDD VSS n_11 / CKND1
Xg4617 p25 VDD VSS n_10 / CKND1
Xg4618 p38 VDD VSS n_9 / CKND1
Xg4620 p28 VDD VSS n_7 / CKND1
Xg4621 inC<1> VDD VSS n_6 / CKND1
Xg4622 p35 VDD VSS n_5 / CKND1
Xg4623 p34 VDD VSS n_4 / CKND1
Xg4624 p24 VDD VSS n_3 / CKND1
Xg4625 p9 VDD VSS n_2 / CKND1
Xg4626 p21 VDD VSS n_1 / CKND1
Xg4627 inA<13> VDD VSS n_0 / CKND1
Xg4609__1309 p26 p15 VDD VSS n_18 / NR2D1
Xg4610__6877 p11 p3 VDD VSS n_17 / NR2D1
Xg4581__1309 n_19 n_20 VDD VSS out<15> / CKND2D1
Xg4608__2683 p13 inB<15> VDD VSS n_19 / CKND2D1
Xg4607__9682 p13 inB<15> p10 VDD VSS n_20 / OAI21D1
Xg4582__6877 inA<9> inC<9> VDD VSS n_45 / XNR2D1
Xg4583__2900 inA<8> inC<8> VDD VSS n_44 / XNR2D1
Xg4584__2391 inA<7> inC<7> VDD VSS n_43 / XNR2D1
Xg4585__7675 inA<6> inC<6> VDD VSS n_42 / XNR2D1
Xg4586__7118 inA<5> inC<5> VDD VSS n_41 / XNR2D1
Xg4587__8757 inA<4> inC<4> VDD VSS n_40 / XNR2D1
Xg4588__1786 n_6 inA<1> VDD VSS n_39 / XNR2D1
Xg4589__5953 n_14 inA<0> VDD VSS n_38 / XNR2D1
Xg4598__1840 inA<3> inC<3> VDD VSS n_29 / XNR2D1
Xg4599__5019 inA<2> inC<2> VDD VSS n_28 / XNR2D1
Xg4604__3772 n_0 inB<13> VDD VSS n_23 / XNR2D1
Xg4605__1474 inA<11> inC<11> VDD VSS n_22 / XNR2D1
Xg4606__4547 inA<10> inC<10> VDD VSS n_21 / XNR2D1
Xg4590__5703 inA<11> inB<11> VDD VSS n_37 / CKXOR2D1
Xg4591__7114 inA<10> inB<10> VDD VSS n_36 / CKXOR2D1
Xg4592__5266 inA<9> inB<9> VDD VSS n_35 / CKXOR2D1
Xg4593__2250 inA<8> inB<8> VDD VSS n_34 / CKXOR2D1
Xg4594__6083 inA<3> inB<3> VDD VSS n_33 / CKXOR2D1
Xg4595__2703 inA<1> inB<1> VDD VSS n_32 / CKXOR2D1
Xg4596__5795 inA<2> inB<2> VDD VSS n_31 / CKXOR2D1
Xg4597__7344 inA<0> inB<0> VDD VSS n_30 / CKXOR2D1
Xg4600__1857 inA<7> inB<7> VDD VSS n_27 / CKXOR2D1
Xg4601__9906 inA<6> inB<6> VDD VSS n_26 / CKXOR2D1
Xg4602__8780 inA<5> inB<5> VDD VSS n_25 / CKXOR2D1
Xg4603__4296 inA<4> inB<4> VDD VSS n_24 / CKXOR2D1
Xg4580__2683 n_0 inC<13> inA<14> n_17 inA<13> n_9 VDD VSS n_47 / OAI222D1
Xg4579__9682 p2 inC<15> n_18 inA<12> VDD VSS n_48 / MAOI22D1
Xg4577__1474 p26 p15 n_18 n_1 VDD VSS out<12> / IOA22D2
Xg4578__4547 p11 p3 n_17 n_2 VDD VSS out<14> / IOA22D2
Xg4576__3772 inB<14> n_2 n_28 n_29 VDD VSS n_51 / OA211D1
Xg4574__8780 n_40 n_41 n_42 n_43 VDD VSS n_53 / ND4D1
Xg4575__4296 n_44 n_45 n_21 n_22 VDD VSS n_52 / ND4D1
Xg4551__2683 n_1 inB<12> inA<15> p1 n_75 VDD VSS tmrErr / OAI221D1
Xg4573__9906 n_1 inC<12> inC<14> n_2 n_48 VDD VSS n_54 / OAI221D1
Xg4555__2391 p8 inA<6> n_16 out<6> VDD VSS / FCICIND1
Xg4560__5953 p7 inA<5> n_10 out<5> VDD VSS / FCICIND1
Xg4562__7114 p12 inA<4> n_7 out<4> VDD VSS / FCICIND1
Xg4564__5266 p6 inA<7> n_3 out<7> VDD VSS / FCICIND1
Xg4565__2250 p23 p20 n_13 out<3> VDD VSS / FCICIND1
Xg4567__2703 p14 p29 n_6 out<1> VDD VSS / FCICIND1
Xg4568__5795 p27 inA<8> n_4 out<8> VDD VSS / FCICIND1
Xg4569__7344 p16 p30 n_14 out<0> VDD VSS / FCICIND1
Xg4570__1840 p36 p37 n_9 out<13> VDD VSS / FCICIND1
Xg4572__1857 p32 inA<9> n_5 out<9> VDD VSS / FCICIND1
Xg4561__5703 p4 inA<10> n_12 out<10> VDD VSS / FCICIND2
Xg4571__5019 p5 inA<11> n_11 out<11> VDD VSS / FCICIND2
Xg4566__6083 p31 inA<2> p22 VDD VSS n_61 / MAOI222D1
Xg4559__1786 n_19 inA<15> n_47 n_54 VDD VSS n_68 / AOI211D1
Xg4552__1309 n_74 n_53 n_52 n_23 VDD VSS n_75 / NR4D1
Xg4558__8757 n_24 n_25 n_26 n_27 VDD VSS n_69 / NR4D1
Xg4554__2900 n_38 n_39 n_71 n_70 VDD VSS n_73 / OR4D1
Xg4556__7675 n_34 n_35 n_36 n_37 VDD VSS n_71 / OR4D1
Xg4557__7118 n_30 n_31 n_32 n_33 VDD VSS n_70 / OR4D1
Xg4553__6877 n_73 n_68 n_69 n_51 VDD VSS n_74 / IND4D1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD1
* View Name:    schematic
************************************************************************

.SUBCKT CKBD1 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u15 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD2
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD2 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD3
* View Name:    schematic
************************************************************************

.SUBCKT CKBD3 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU23_1 Z net9 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net9 I VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net9 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net9 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net9 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD4
* View Name:    schematic
************************************************************************

.SUBCKT CKBD4 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u15_1 net11 I VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net11 VSS VSS nch l=60n w=310.0n m=1
MM_u15_0 net11 I VSS VSS nch l=60n w=310.0n m=1
MMU21_0 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net11 I VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net11 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net11 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL1
* View Name:    schematic
************************************************************************

.SUBCKT DEL1 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU7-M_u2 net11 net25 VSS VSS nch l=980.0n w=390.0n m=1
MMI2-M_u2 Z net11 VSS VSS nch l=60n w=300n m=1
MMI1-M_u2 net5 I VSS VSS nch l=60n w=390.0n m=1
MMU5-M_u2 net25 net5 VSS VSS nch l=980.0n w=390.0n m=1
MMI2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMU5-M_u3 net25 net5 VDD VDD pch l=980.0n w=520.0n m=1
MMI1-M_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU7-M_u3 net11 net25 VDD VDD pch l=980.0n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL0
* View Name:    schematic
************************************************************************

.SUBCKT DEL0 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU7-M_u2 net11 net25 VSS VSS nch l=600n w=390.0n m=1
MMI2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u2 net5 I VSS VSS nch l=60n w=390.0n m=1
MMU5-M_u2 net25 net5 VSS VSS nch l=600n w=390.0n m=1
MMI2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMU5-M_u3 net25 net5 VDD VDD pch l=600n w=520.0n m=1
MMI1-M_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU7-M_u3 net11 net25 VDD VDD pch l=600n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD2
* View Name:    schematic
************************************************************************

.SUBCKT CKBD2 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL01
* View Name:    schematic
************************************************************************

.SUBCKT DEL01 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI2-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI3 net17 net13 VDD VDD pch l=60n w=520.0n m=1
MMI6 net13 net9 net1 VDD pch l=60n w=520.0n m=1
MMI1-M_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MMI10 net5 net13 net17 VDD pch l=60n w=520.0n m=1
MMI7 net1 net9 VDD VDD pch l=60n w=520.0n m=1
MMI13 net17 net13 VSS VSS nch l=60n w=390.0n m=1
MMI4 net1 net9 VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI12 net5 net13 net17 VSS nch l=60n w=390.0n m=1
MMI5 net13 net9 net1 VSS nch l=60n w=390.0n m=1
MMI1-M_u2 net9 I VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL015
* View Name:    schematic
************************************************************************

.SUBCKT DEL015 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI2-M_u2 Z net13 VSS VSS nch l=60n w=390.0n m=1
MMI29 net25 net9 net28 VSS nch l=60n w=390.0n m=1
MMI30 net28 net9 VSS VSS nch l=60n w=390.0n m=1
MMI37 net17 net5 VSS VSS nch l=60n w=390.0n m=1
MMI28 net13 net9 net25 VSS nch l=60n w=390.0n m=1
MMI35 net9 net5 net44 VSS nch l=60n w=390.0n m=1
MMI1-M_u2 net5 I VSS VSS nch l=60n w=390.0n m=1
MMI36 net44 net5 net17 VSS nch l=60n w=390.0n m=1
MMI2-M_u3 Z net13 VDD VDD pch l=60n w=520.0n m=1
MMI20 net57 net9 VDD VDD pch l=60n w=520.0n m=1
MMI23 net13 net9 net25 VDD pch l=60n w=520.0n m=1
MMI1-M_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMI21 net25 net9 net57 VDD pch l=60n w=520.0n m=1
MMI32 net9 net5 net44 VDD pch l=60n w=520.0n m=1
MMI31 net44 net5 net33 VDD pch l=60n w=520.0n m=1
MMI7 net33 net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL02
* View Name:    schematic
************************************************************************

.SUBCKT DEL02 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI4 net29 net7 VSS VSS nch l=60n w=300n m=1
MMI27 net25 net5 net9 VSS nch l=60n w=300n m=1
MMI2-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMI29 net17 net5 VSS VSS nch l=60n w=300n m=1
MMI16 net13 net7 net29 VSS nch l=60n w=300n m=1
MMI28 net9 net5 net17 VSS nch l=60n w=300n m=1
MMI5 net5 net7 net13 VSS nch l=60n w=300n m=1
MMI1-M_u2 net7 I VSS VSS nch l=60n w=390.0n m=1
MMI33 net9 net5 net37 VDD pch l=60n w=300n m=1
MMI2-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u3 net7 I VDD VDD pch l=60n w=520.0n m=1
MMI34 net25 net5 net9 VDD pch l=60n w=300n m=1
MMI30 net13 net7 net48 VDD pch l=60n w=300n m=1
MMI24 net48 net7 VDD VDD pch l=60n w=300n m=1
MMI32 net37 net5 VDD VDD pch l=60n w=300n m=1
MMI31 net5 net7 net13 VDD pch l=60n w=300n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL005
* View Name:    schematic
************************************************************************

.SUBCKT DEL005 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMI10 net11 I net5 VDD pch l=60n w=520.0n m=1
MMI13 net5 I VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI12 net11 I net5 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD1
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD1 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI2-M_u2 net5 I VSS VSS nch l=60n w=195.00n m=1
MMI1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u3 net5 I VDD VDD pch l=60n w=260.0n m=1
MMI1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    bl_scanTMR
* View Name:    schematic
************************************************************************

.SUBCKT bl_scanTMR AccA<15> AccA<14> AccA<13> AccA<12> AccA<11> AccA<10> 
+ AccA<9> AccA<8> AccA<7> AccA<6> AccA<5> AccA<4> AccA<3> AccA<2> AccA<1> 
+ AccA<0> AccB<15> AccB<14> AccB<13> AccB<12> AccB<11> AccB<10> AccB<9> 
+ AccB<8> AccB<7> AccB<6> AccB<5> AccB<4> AccB<3> AccB<2> AccB<1> AccB<0> 
+ AccC<15> AccC<14> AccC<13> AccC<12> AccC<11> AccC<10> AccC<9> AccC<8> 
+ AccC<7> AccC<6> AccC<5> AccC<4> AccC<3> AccC<2> AccC<1> AccC<0> CLKA CLKB 
+ CLKC CMDA CMDB CMDC DiscriPulA DiscriPulB DiscriPulC FE_OFN0_FE_DBTN5_porB 
+ NoiseFlagA NoiseFlagB NoiseFlagC RSTnA RSTnB RSTnC ScanBusyA ScanBusyB 
+ ScanBusyC VDD VSS p1 porA porB porC tmrErrorA tmrErrorB tmrErrorC
*.PININFO CLKA:I CLKB:I CLKC:I CMDA:I CMDB:I CMDC:I DiscriPulA:I DiscriPulB:I 
*.PININFO DiscriPulC:I FE_OFN0_FE_DBTN5_porB:I RSTnA:I RSTnB:I RSTnC:I porA:I 
*.PININFO porB:I porC:I AccA<15>:O AccA<14>:O AccA<13>:O AccA<12>:O AccA<11>:O 
*.PININFO AccA<10>:O AccA<9>:O AccA<8>:O AccA<7>:O AccA<6>:O AccA<5>:O 
*.PININFO AccA<4>:O AccA<3>:O AccA<2>:O AccA<1>:O AccA<0>:O AccB<15>:O 
*.PININFO AccB<14>:O AccB<13>:O AccB<12>:O AccB<11>:O AccB<10>:O AccB<9>:O 
*.PININFO AccB<8>:O AccB<7>:O AccB<6>:O AccB<5>:O AccB<4>:O AccB<3>:O 
*.PININFO AccB<2>:O AccB<1>:O AccB<0>:O AccC<15>:O AccC<14>:O AccC<13>:O 
*.PININFO AccC<12>:O AccC<11>:O AccC<10>:O AccC<9>:O AccC<8>:O AccC<7>:O 
*.PININFO AccC<6>:O AccC<5>:O AccC<4>:O AccC<3>:O AccC<2>:O AccC<1>:O 
*.PININFO AccC<0>:O NoiseFlagA:O NoiseFlagB:O NoiseFlagC:O ScanBusyA:O 
*.PININFO ScanBusyB:O ScanBusyC:O p1:O tmrErrorA:O tmrErrorB:O tmrErrorC:O 
*.PININFO VDD:B VSS:B
XFE_DBTC21_AccRegA_15 FE_PHN193_AccRegA_15 VDD VSS FE_DBTN21_AccRegA_15 / CKND1
XFE_DBTC20_AccRegB_15 FE_PHN238_AccRegB_15 VDD VSS FE_DBTN20_AccRegB_15 / CKND1
Xg2012 FE_PHN147_Counter_RstA_1 VDD VSS n_151 / CKND1
Xg2014 FE_PHN162_Counter_RstA_0 VDD VSS n_150 / CKND1
Xg2016 CMDA VDD VSS n_149 / CKND1
Xg2093 FE_PHN151_Counter_RstB_1 VDD VSS n_78 / CKND1
Xg2094 FE_PHN160_Counter_RstB_0 VDD VSS n_77 / CKND1
Xg2095 CMDB VDD VSS n_76 / CKND1
Xg2164 FE_PHN169_Counter_RstC_1 VDD VSS n_5 / CKND1
Xg2165 FE_PHN175_Counter_RstC_0 VDD VSS n_4 / CKND1
Xg2166 CMDC VDD VSS n_3 / CKND1
Xlt_443_48_g226 FE_PHN204_AccRegC_15 VDD VSS n_383 / CKND1
Xgt_415_37_g320__1309 gt_415_37_n_1 gt_415_37_n_2 gt_415_37_n_0 gt_415_37_n_3 
+ VDD VSS n_388 / OR4D1
Xgt_415_37_g321__6877 FE_PHN224_AccRegA_12 FE_PHN461_AccRegA_13 
+ FE_PHN183_AccRegA_14 FE_PHN193_AccRegA_15 VDD VSS gt_415_37_n_3 / OR4D1
Xgt_415_37_g322__2900 FE_OFN93_AccRegA_4 FE_OFN92_AccRegA_5 FE_OFN91_AccRegA_6 
+ FE_OFN90_AccRegA_7 VDD VSS gt_415_37_n_2 / OR4D1
Xgt_415_37_g323__2391 FE_OFN89_AccRegA_8 FE_OFN88_AccRegA_9 
+ FE_OFN87_AccRegA_10 FE_OFN86_AccRegA_11 VDD VSS gt_415_37_n_1 / OR4D1
Xgt_415_37_g324__7675 FE_PHN271_AccRegA_0 FE_PHN264_AccRegA_1 
+ FE_OFN95_AccRegA_2 FE_PHN223_AccRegA_3 VDD VSS gt_415_37_n_0 / OR4D1
Xgt_429_37_g320__7118 gt_429_37_n_1 gt_429_37_n_2 gt_429_37_n_0 gt_429_37_n_3 
+ VDD VSS n_386 / OR4D1
Xgt_429_37_g321__8757 FE_PHN208_AccRegB_12 FE_PHN453_AccRegB_13 
+ FE_PHN164_AccRegB_14 FE_PHN238_AccRegB_15 VDD VSS gt_429_37_n_3 / OR4D1
Xgt_429_37_g322__1786 FE_PHN198_AccRegB_4 FE_PHN180_AccRegB_5 
+ FE_PHN181_AccRegB_6 FE_PHN177_AccRegB_7 VDD VSS gt_429_37_n_2 / OR4D1
Xgt_429_37_g323__5953 FE_PHN257_AccRegB_8 FE_PHN291_AccRegB_9 
+ FE_PHN167_AccRegB_10 FE_PHN170_AccRegB_11 VDD VSS gt_429_37_n_1 / OR4D1
Xgt_429_37_g324__5703 FE_PHN209_AccRegB_0 FE_PHN207_AccRegB_1 
+ FE_PHN225_AccRegB_2 FE_PHN226_AccRegB_3 VDD VSS gt_429_37_n_0 / OR4D1
Xgt_443_37_g320__7114 gt_443_37_n_1 gt_443_37_n_2 gt_443_37_n_0 gt_443_37_n_3 
+ VDD VSS n_384 / OR4D1
Xgt_443_37_g321__5266 FE_PHN236_AccRegC_12 FE_PHN469_AccRegC_13 
+ FE_PHN196_AccRegC_14 FE_PHN204_AccRegC_15 VDD VSS gt_443_37_n_3 / OR4D1
Xgt_443_37_g322__2250 FE_PHN260_AccRegC_4 FE_PHN234_AccRegC_5 
+ FE_PHN212_AccRegC_6 FE_PHN229_AccRegC_7 VDD VSS gt_443_37_n_2 / OR4D1
Xgt_443_37_g323__6083 FE_PHN413_AccRegC_8 FE_PHN426_AccRegC_9 
+ FE_PHN217_AccRegC_10 FE_PHN215_AccRegC_11 VDD VSS gt_443_37_n_1 / OR4D1
Xgt_443_37_g324__2703 FE_PHN277_AccRegC_0 FE_PHN279_AccRegC_1 
+ FE_PHN790_AccRegC_2 FE_PHN300_AccRegC_3 VDD VSS gt_443_37_n_0 / OR4D1
Xg1916__9682 FE_PHN695_n_212 FE_PHN741_Counter_ScanWindowA_13 VDD VSS n_214 / 
+ CKAN2D1
Xg1919__1309 n_210 FE_PHN744_Counter_ScanWindowA_12 VDD VSS n_212 / CKAN2D1
Xg1922__2900 n_208 FE_PHN681_Counter_ScanWindowA_11 VDD VSS n_210 / CKAN2D1
Xg1925__7675 n_206 FE_PHN680_Counter_ScanWindowA_10 VDD VSS n_208 / CKAN2D1
Xg1928__8757 FE_PHN562_n_204 FE_PHN673_Counter_ScanWindowA_9 VDD VSS n_206 / 
+ CKAN2D1
Xg1931__5953 FE_PHN482_n_202 Counter_ScanWindowA<8> VDD VSS n_204 / CKAN2D1
Xg1934__7114 n_200 Counter_ScanWindowA<7> VDD VSS n_202 / CKAN2D1
Xg1937__2250 n_198 FE_PHN142_Counter_ScanWindowA_6 VDD VSS n_200 / CKAN2D1
Xg1940__2703 n_196 FE_PHN141_Counter_ScanWindowA_5 VDD VSS n_198 / CKAN2D1
Xg1943__7344 n_194 FE_PHN140_Counter_ScanWindowA_4 VDD VSS n_196 / CKAN2D1
Xg1946__5019 n_192 FE_PHN139_Counter_ScanWindowA_3 VDD VSS n_194 / CKAN2D1
Xg1959__9906 n_154 FE_PHN138_Counter_ScanWindowA_2 VDD VSS n_192 / CKAN2D1
Xg2008__6877 n_388 FE_DBTN21_AccRegA_15 VDD VSS n_155 / CKAN2D1
Xg2009__2900 n_147 ScanBusy_regA VDD VSS n_153 / CKAN2D1
Xg2010__2391 FE_PHN136_Counter_ScanWindowA_1 FE_PHN137_n_148 VDD VSS n_154 / 
+ CKAN2D1
Xg2030__1786 FE_PHN696_n_139 Counter_ScanWindowB<13> VDD VSS n_141 / CKAN2D1
Xg2032__5703 n_137 FE_PHN739_Counter_ScanWindowB_12 VDD VSS n_139 / CKAN2D1
Xg2034__5266 FE_PHN728_n_135 FE_PHN682_Counter_ScanWindowB_11 VDD VSS n_137 / 
+ CKAN2D1
Xg2036__6083 n_133 FE_PHN677_Counter_ScanWindowB_10 VDD VSS n_135 / CKAN2D1
Xg2038__5795 n_131 FE_PHN678_Counter_ScanWindowB_9 VDD VSS n_133 / CKAN2D1
Xg2040__1840 FE_PHN484_n_129 FE_PHN676_Counter_ScanWindowB_8 VDD VSS n_131 / 
+ CKAN2D1
Xg2042__1857 n_127 Counter_ScanWindowB<7> VDD VSS n_129 / CKAN2D1
Xg2044__8780 n_125 FE_PHN168_Counter_ScanWindowB_6 VDD VSS n_127 / CKAN2D1
Xg2046__3772 n_123 FE_PHN161_Counter_ScanWindowB_5 VDD VSS n_125 / CKAN2D1
Xg2048__4547 n_121 FE_PHN152_Counter_ScanWindowB_4 VDD VSS n_123 / CKAN2D1
Xg2050__2683 n_119 FE_PHN148_Counter_ScanWindowB_3 VDD VSS n_121 / CKAN2D1
Xg2052__6877 n_81 FE_PHN145_Counter_ScanWindowB_2 VDD VSS n_119 / CKAN2D1
Xg2089__7114 n_386 FE_DBTN20_AccRegB_15 VDD VSS n_82 / CKAN2D1
Xg2090__5266 n_74 FE_PHN716_ScanBusy_regB VDD VSS n_80 / CKAN2D1
Xg2091__2250 FE_PHN143_Counter_ScanWindowB_1 FE_PHN146_n_75 VDD VSS n_81 / 
+ CKAN2D1
Xg2101__7344 FE_PHN703_n_66 FE_PHN724_Counter_ScanWindowC_13 VDD VSS n_68 / 
+ CKAN2D1
Xg2103__5019 FE_PHN700_n_64 FE_PHN725_Counter_ScanWindowC_12 VDD VSS n_66 / 
+ CKAN2D1
Xg2105__9906 FE_PHN694_n_62 FE_PHN683_Counter_ScanWindowC_11 VDD VSS n_64 / 
+ CKAN2D1
Xg2107__4296 n_60 FE_PHN679_Counter_ScanWindowC_10 VDD VSS n_62 / CKAN2D1
Xg2109__1474 n_58 FE_PHN675_Counter_ScanWindowC_9 VDD VSS n_60 / CKAN2D1
Xg2111__9682 FE_PHN483_n_56 FE_PHN674_Counter_ScanWindowC_8 VDD VSS n_58 / 
+ CKAN2D1
Xg2113__1309 n_54 Counter_ScanWindowC<7> VDD VSS n_56 / CKAN2D1
Xg2115__2900 n_52 FE_PHN159_Counter_ScanWindowC_6 VDD VSS n_54 / CKAN2D1
Xg2117__7675 n_50 FE_PHN157_Counter_ScanWindowC_5 VDD VSS n_52 / CKAN2D1
Xg2119__8757 n_48 FE_PHN156_Counter_ScanWindowC_4 VDD VSS n_50 / CKAN2D1
Xg2121__5953 n_46 FE_PHN149_Counter_ScanWindowC_3 VDD VSS n_48 / CKAN2D1
Xg2123__7114 n_8 FE_PHN155_Counter_ScanWindowC_2 VDD VSS n_46 / CKAN2D1
Xg2160__1857 n_384 n_383 VDD VSS n_9 / CKAN2D1
Xg2161__9906 n_1 ScanBusy_regC VDD VSS n_7 / CKAN2D1
Xg2162__8780 FE_PHN153_Counter_ScanWindowC_1 FE_PHN158_n_2 VDD VSS n_8 / 
+ CKAN2D1
Xadd_334_54_g182__9682 add_334_54_n_24 AccA<13> VDD VSS add_334_54_n_26 / 
+ CKAN2D1
Xadd_334_54_g184__1309 add_334_54_n_22 AccA<12> VDD VSS add_334_54_n_24 / 
+ CKAN2D1
Xadd_334_54_g186__2900 add_334_54_n_20 AccA<11> VDD VSS add_334_54_n_22 / 
+ CKAN2D1
Xadd_334_54_g188__7675 add_334_54_n_18 AccA<10> VDD VSS add_334_54_n_20 / 
+ CKAN2D1
Xadd_334_54_g190__8757 add_334_54_n_16 p1 VDD VSS add_334_54_n_18 / CKAN2D1
Xadd_334_54_g192__5953 add_334_54_n_14 AccA<8> VDD VSS add_334_54_n_16 / 
+ CKAN2D1
Xadd_334_54_g194__7114 add_334_54_n_12 AccA<7> VDD VSS add_334_54_n_14 / 
+ CKAN2D1
Xadd_334_54_g196__2250 add_334_54_n_10 AccA<6> VDD VSS add_334_54_n_12 / 
+ CKAN2D1
Xadd_334_54_g198__2703 add_334_54_n_8 AccA<5> VDD VSS add_334_54_n_10 / CKAN2D1
Xadd_334_54_g200__7344 add_334_54_n_6 AccA<4> VDD VSS add_334_54_n_8 / CKAN2D1
Xadd_334_54_g202__5019 add_334_54_n_5 AccA<3> VDD VSS add_334_54_n_6 / CKAN2D1
Xadd_334_54_g205__8780 add_334_54_n_0 AccA<1> VDD VSS add_334_54_n_2 / CKAN2D1
Xadd_334_54_g207__3772 AccA<0> FE_PHN166_DiscriPul_int2A VDD VSS 
+ add_334_54_n_0 / CKAN2D1
Xadd_350_54_g182__1309 add_350_54_n_24 AccB<13> VDD VSS add_350_54_n_26 / 
+ CKAN2D1
Xadd_350_54_g184__2900 add_350_54_n_22 AccB<12> VDD VSS add_350_54_n_24 / 
+ CKAN2D1
Xadd_350_54_g186__7675 add_350_54_n_20 AccB<11> VDD VSS add_350_54_n_22 / 
+ CKAN2D1
Xadd_350_54_g188__8757 add_350_54_n_18 AccB<10> VDD VSS add_350_54_n_20 / 
+ CKAN2D1
Xadd_350_54_g190__5953 add_350_54_n_16 AccB<9> VDD VSS add_350_54_n_18 / 
+ CKAN2D1
Xadd_350_54_g192__7114 add_350_54_n_14 AccB<8> VDD VSS add_350_54_n_16 / 
+ CKAN2D1
Xadd_350_54_g194__2250 add_350_54_n_12 AccB<7> VDD VSS add_350_54_n_14 / 
+ CKAN2D1
Xadd_350_54_g196__2703 add_350_54_n_10 AccB<6> VDD VSS add_350_54_n_12 / 
+ CKAN2D1
Xadd_350_54_g198__7344 add_350_54_n_8 AccB<5> VDD VSS add_350_54_n_10 / CKAN2D1
Xadd_350_54_g200__5019 add_350_54_n_6 AccB<4> VDD VSS add_350_54_n_8 / CKAN2D1
Xadd_350_54_g202__9906 add_350_54_n_5 AccB<3> VDD VSS add_350_54_n_6 / CKAN2D1
Xadd_350_54_g205__3772 add_350_54_n_0 AccB<1> VDD VSS add_350_54_n_2 / CKAN2D1
Xadd_350_54_g207__4547 AccB<0> FE_PHN182_DiscriPul_int2B VDD VSS 
+ add_350_54_n_0 / CKAN2D1
Xadd_366_54_g182__2900 add_366_54_n_24 AccC<13> VDD VSS add_366_54_n_26 / 
+ CKAN2D1
Xadd_366_54_g184__7675 add_366_54_n_22 AccC<12> VDD VSS add_366_54_n_24 / 
+ CKAN2D1
Xadd_366_54_g186__8757 add_366_54_n_20 AccC<11> VDD VSS add_366_54_n_22 / 
+ CKAN2D1
Xadd_366_54_g188__5953 add_366_54_n_18 AccC<10> VDD VSS add_366_54_n_20 / 
+ CKAN2D1
Xadd_366_54_g190__7114 add_366_54_n_16 AccC<9> VDD VSS add_366_54_n_18 / 
+ CKAN2D1
Xadd_366_54_g192__2250 add_366_54_n_14 AccC<8> VDD VSS add_366_54_n_16 / 
+ CKAN2D1
Xadd_366_54_g194__2703 add_366_54_n_12 AccC<7> VDD VSS add_366_54_n_14 / 
+ CKAN2D1
Xadd_366_54_g196__7344 add_366_54_n_10 AccC<6> VDD VSS add_366_54_n_12 / 
+ CKAN2D1
Xadd_366_54_g198__5019 add_366_54_n_8 AccC<5> VDD VSS add_366_54_n_10 / CKAN2D1
Xadd_366_54_g200__9906 add_366_54_n_6 AccC<4> VDD VSS add_366_54_n_8 / CKAN2D1
Xadd_366_54_g202__4296 add_366_54_n_5 AccC<3> VDD VSS add_366_54_n_6 / CKAN2D1
Xadd_366_54_g205__4547 add_366_54_n_0 AccC<1> VDD VSS add_366_54_n_2 / CKAN2D1
Xadd_366_54_g207__2683 AccC<0> FE_PHN176_DiscriPul_int2C VDD VSS 
+ add_366_54_n_0 / CKAN2D1
Xg1914__4547 FE_PHN695_n_212 FE_PHN751_Counter_ScanWindowA_13 FE_PHN701_n_214 
+ VDD VSS n_215 / IAO21D1
Xg1917__2683 n_210 FE_PHN756_Counter_ScanWindowA_12 FE_PHN695_n_212 VDD VSS 
+ n_213 / IAO21D1
Xg1920__6877 n_208 FE_PHN681_Counter_ScanWindowA_11 n_210 VDD VSS n_211 / 
+ IAO21D1
Xg1923__2391 n_206 FE_PHN680_Counter_ScanWindowA_10 n_208 VDD VSS n_209 / 
+ IAO21D1
Xg1926__7118 FE_PHN562_n_204 FE_PHN673_Counter_ScanWindowA_9 n_206 VDD VSS 
+ n_207 / IAO21D1
Xg1929__1786 FE_PHN482_n_202 FE_PHN685_Counter_ScanWindowA_8 FE_PHN562_n_204 
+ VDD VSS n_205 / IAO21D1
Xg1932__5703 n_200 FE_PHN686_Counter_ScanWindowA_7 FE_PHN482_n_202 VDD VSS 
+ n_203 / IAO21D1
Xg1935__5266 n_198 FE_PHN142_Counter_ScanWindowA_6 n_200 VDD VSS n_201 / 
+ IAO21D1
Xg1938__6083 n_196 FE_PHN141_Counter_ScanWindowA_5 n_198 VDD VSS n_199 / 
+ IAO21D1
Xg1941__5795 n_194 FE_PHN140_Counter_ScanWindowA_4 n_196 VDD VSS n_197 / 
+ IAO21D1
Xg1944__1840 n_192 FE_PHN139_Counter_ScanWindowA_3 n_194 VDD VSS n_195 / 
+ IAO21D1
Xg1947__1857 n_154 FE_PHN138_Counter_ScanWindowA_2 n_192 VDD VSS n_193 / 
+ IAO21D1
Xg2004__2683 FE_PHN137_n_148 FE_PHN136_Counter_ScanWindowA_1 n_154 VDD VSS 
+ n_157 / IAO21D1
Xg2029__8757 FE_PHN696_n_139 FE_PHN750_Counter_ScanWindowB_13 FE_PHN702_n_141 
+ VDD VSS n_142 / IAO21D1
Xg2031__5953 n_137 FE_PHN748_Counter_ScanWindowB_12 FE_PHN696_n_139 VDD VSS 
+ n_140 / IAO21D1
Xg2033__7114 FE_PHN728_n_135 FE_PHN682_Counter_ScanWindowB_11 n_137 VDD VSS 
+ n_138 / IAO21D1
Xg2035__2250 n_133 FE_PHN677_Counter_ScanWindowB_10 FE_PHN728_n_135 VDD VSS 
+ n_136 / IAO21D1
Xg2037__2703 n_131 FE_PHN678_Counter_ScanWindowB_9 n_133 VDD VSS n_134 / 
+ IAO21D1
Xg2039__7344 FE_PHN484_n_129 FE_PHN676_Counter_ScanWindowB_8 n_131 VDD VSS 
+ n_132 / IAO21D1
Xg2041__5019 n_127 FE_PHN689_Counter_ScanWindowB_7 FE_PHN484_n_129 VDD VSS 
+ n_130 / IAO21D1
Xg2043__9906 n_125 FE_PHN168_Counter_ScanWindowB_6 n_127 VDD VSS n_128 / 
+ IAO21D1
Xg2045__4296 n_123 FE_PHN161_Counter_ScanWindowB_5 n_125 VDD VSS n_126 / 
+ IAO21D1
Xg2047__1474 n_121 FE_PHN152_Counter_ScanWindowB_4 n_123 VDD VSS n_124 / 
+ IAO21D1
Xg2049__9682 n_119 FE_PHN148_Counter_ScanWindowB_3 n_121 VDD VSS n_122 / 
+ IAO21D1
Xg2051__1309 n_81 FE_PHN145_Counter_ScanWindowB_2 n_119 VDD VSS n_120 / IAO21D1
Xg2087__5953 FE_PHN146_n_75 FE_PHN143_Counter_ScanWindowB_1 n_81 VDD VSS n_84 
+ / IAO21D1
Xg2100__5795 FE_PHN703_n_66 FE_PHN724_Counter_ScanWindowC_13 FE_PHN705_n_68 
+ VDD VSS n_69 / IAO21D1
Xg2102__1840 FE_PHN700_n_64 FE_PHN734_Counter_ScanWindowC_12 FE_PHN703_n_66 
+ VDD VSS n_67 / IAO21D1
Xg2104__1857 FE_PHN694_n_62 FE_PHN717_Counter_ScanWindowC_11 FE_PHN700_n_64 
+ VDD VSS n_65 / IAO21D1
Xg2106__8780 n_60 FE_PHN679_Counter_ScanWindowC_10 FE_PHN694_n_62 VDD VSS n_63 
+ / IAO21D1
Xg2108__3772 n_58 FE_PHN675_Counter_ScanWindowC_9 n_60 VDD VSS n_61 / IAO21D1
Xg2110__4547 FE_PHN483_n_56 FE_PHN674_Counter_ScanWindowC_8 n_58 VDD VSS n_59 
+ / IAO21D1
Xg2112__2683 n_54 FE_PHN688_Counter_ScanWindowC_7 FE_PHN483_n_56 VDD VSS n_57 
+ / IAO21D1
Xg2114__6877 n_52 FE_PHN159_Counter_ScanWindowC_6 n_54 VDD VSS n_55 / IAO21D1
Xg2116__2391 n_50 FE_PHN157_Counter_ScanWindowC_5 n_52 VDD VSS n_53 / IAO21D1
Xg2118__7118 n_48 FE_PHN156_Counter_ScanWindowC_4 n_50 VDD VSS n_51 / IAO21D1
Xg2120__1786 n_46 FE_PHN149_Counter_ScanWindowC_3 n_48 VDD VSS n_49 / IAO21D1
Xg2122__5703 n_8 FE_PHN155_Counter_ScanWindowC_2 n_46 VDD VSS n_47 / IAO21D1
Xg2158__1840 FE_PHN158_n_2 FE_PHN153_Counter_ScanWindowC_1 n_8 VDD VSS n_11 / 
+ IAO21D1
Xadd_334_54_g181__4547 add_334_54_n_24 AccA<13> add_334_54_n_26 VDD VSS n_348 
+ / IAO21D1
Xadd_334_54_g183__2683 add_334_54_n_22 AccA<12> add_334_54_n_24 VDD VSS n_347 
+ / IAO21D1
Xadd_334_54_g185__6877 add_334_54_n_20 AccA<11> add_334_54_n_22 VDD VSS n_346 
+ / IAO21D1
Xadd_334_54_g187__2391 add_334_54_n_18 AccA<10> add_334_54_n_20 VDD VSS n_345 
+ / IAO21D1
Xadd_334_54_g189__7118 add_334_54_n_16 p1 add_334_54_n_18 VDD VSS n_344 / 
+ IAO21D1
Xadd_334_54_g191__1786 add_334_54_n_14 AccA<8> add_334_54_n_16 VDD VSS n_343 / 
+ IAO21D1
Xadd_334_54_g193__5703 add_334_54_n_12 AccA<7> add_334_54_n_14 VDD VSS n_342 / 
+ IAO21D1
Xadd_334_54_g195__5266 add_334_54_n_10 AccA<6> add_334_54_n_12 VDD VSS n_341 / 
+ IAO21D1
Xadd_334_54_g197__6083 add_334_54_n_8 AccA<5> add_334_54_n_10 VDD VSS n_340 / 
+ IAO21D1
Xadd_334_54_g199__5795 add_334_54_n_6 AccA<4> add_334_54_n_8 VDD VSS n_339 / 
+ IAO21D1
Xadd_334_54_g201__1840 add_334_54_n_5 AccA<3> add_334_54_n_6 VDD VSS n_338 / 
+ IAO21D1
Xadd_334_54_g204__9906 add_334_54_n_0 AccA<1> add_334_54_n_2 VDD VSS n_336 / 
+ IAO21D1
Xadd_334_54_g206__4296 AccA<0> FE_PHN166_DiscriPul_int2A add_334_54_n_0 VDD 
+ VSS n_335 / IAO21D1
Xadd_350_54_g181__2683 add_350_54_n_24 AccB<13> add_350_54_n_26 VDD VSS n_364 
+ / IAO21D1
Xadd_350_54_g183__6877 add_350_54_n_22 AccB<12> add_350_54_n_24 VDD VSS n_363 
+ / IAO21D1
Xadd_350_54_g185__2391 add_350_54_n_20 AccB<11> add_350_54_n_22 VDD VSS n_362 
+ / IAO21D1
Xadd_350_54_g187__7118 add_350_54_n_18 AccB<10> add_350_54_n_20 VDD VSS n_361 
+ / IAO21D1
Xadd_350_54_g189__1786 add_350_54_n_16 AccB<9> add_350_54_n_18 VDD VSS n_360 / 
+ IAO21D1
Xadd_350_54_g191__5703 add_350_54_n_14 AccB<8> add_350_54_n_16 VDD VSS n_359 / 
+ IAO21D1
Xadd_350_54_g193__5266 add_350_54_n_12 AccB<7> add_350_54_n_14 VDD VSS n_358 / 
+ IAO21D1
Xadd_350_54_g195__6083 add_350_54_n_10 AccB<6> add_350_54_n_12 VDD VSS n_357 / 
+ IAO21D1
Xadd_350_54_g197__5795 add_350_54_n_8 AccB<5> add_350_54_n_10 VDD VSS n_356 / 
+ IAO21D1
Xadd_350_54_g199__1840 add_350_54_n_6 AccB<4> add_350_54_n_8 VDD VSS n_355 / 
+ IAO21D1
Xadd_350_54_g201__1857 add_350_54_n_5 AccB<3> add_350_54_n_6 VDD VSS n_354 / 
+ IAO21D1
Xadd_350_54_g204__4296 add_350_54_n_0 AccB<1> add_350_54_n_2 VDD VSS n_352 / 
+ IAO21D1
Xadd_350_54_g206__1474 AccB<0> FE_PHN182_DiscriPul_int2B add_350_54_n_0 VDD 
+ VSS n_351 / IAO21D1
Xadd_366_54_g181__6877 add_366_54_n_24 AccC<13> add_366_54_n_26 VDD VSS n_380 
+ / IAO21D1
Xadd_366_54_g183__2391 add_366_54_n_22 AccC<12> add_366_54_n_24 VDD VSS n_379 
+ / IAO21D1
Xadd_366_54_g185__7118 add_366_54_n_20 AccC<11> add_366_54_n_22 VDD VSS n_378 
+ / IAO21D1
Xadd_366_54_g187__1786 add_366_54_n_18 AccC<10> add_366_54_n_20 VDD VSS n_377 
+ / IAO21D1
Xadd_366_54_g189__5703 add_366_54_n_16 AccC<9> add_366_54_n_18 VDD VSS n_376 / 
+ IAO21D1
Xadd_366_54_g191__5266 add_366_54_n_14 AccC<8> add_366_54_n_16 VDD VSS n_375 / 
+ IAO21D1
Xadd_366_54_g193__6083 add_366_54_n_12 AccC<7> add_366_54_n_14 VDD VSS n_374 / 
+ IAO21D1
Xadd_366_54_g195__5795 add_366_54_n_10 AccC<6> add_366_54_n_12 VDD VSS n_373 / 
+ IAO21D1
Xadd_366_54_g197__1840 add_366_54_n_8 AccC<5> add_366_54_n_10 VDD VSS n_372 / 
+ IAO21D1
Xadd_366_54_g199__1857 add_366_54_n_6 AccC<4> add_366_54_n_8 VDD VSS n_371 / 
+ IAO21D1
Xadd_366_54_g201__8780 add_366_54_n_5 AccC<3> add_366_54_n_6 VDD VSS n_370 / 
+ IAO21D1
Xadd_366_54_g204__1474 add_366_54_n_0 AccC<1> add_366_54_n_2 VDD VSS n_368 / 
+ IAO21D1
Xadd_366_54_g206__9682 AccC<0> FE_PHN176_DiscriPul_int2C add_366_54_n_0 VDD 
+ VSS n_367 / IAO21D1
Xg1912__1474 FE_PHN721_Counter_ScanWindowA_14 FE_PHN701_n_214 n_216 n_217 VDD 
+ VSS / HA1D1
Xg2028__7118 FE_PHN720_Counter_ScanWindowB_14 FE_PHN702_n_141 n_143 n_144 VDD 
+ VSS / HA1D1
Xg2099__2703 FE_PHN719_Counter_ScanWindowC_14 FE_PHN705_n_68 n_70 n_71 VDD VSS 
+ / HA1D1
Xadd_334_54_g203__1857 AccA<2> add_334_54_n_2 add_334_54_n_5 n_337 VDD VSS / 
+ HA1D1
Xadd_350_54_g203__8780 AccB<2> add_350_54_n_2 add_350_54_n_5 n_353 VDD VSS / 
+ HA1D1
Xadd_366_54_g203__3772 AccC<2> add_366_54_n_2 add_366_54_n_5 n_369 VDD VSS / 
+ HA1D1
Xg1384__2250 FE_PHN147_Counter_RstA_1 FE_PHN162_Counter_RstA_0 VDD VSS n_330 / 
+ CKND2D1
Xg1390__1840 FE_PHN151_Counter_RstB_1 FE_PHN160_Counter_RstB_0 VDD VSS n_334 / 
+ CKND2D1
Xg1396__4296 FE_PHN169_Counter_RstC_1 FE_PHN175_Counter_RstC_0 VDD VSS n_332 / 
+ CKND2D1
Xadd_334_54_g180__1474 add_334_54_n_26 AccA<14> VDD VSS add_334_54_n_28 / 
+ CKND2D1
Xadd_350_54_g180__9682 add_350_54_n_26 AccB<14> VDD VSS add_350_54_n_28 / 
+ CKND2D1
Xadd_366_54_g180__1309 add_366_54_n_26 AccC<14> VDD VSS add_366_54_n_28 / 
+ CKND2D1
Xadd_334_54_g179__3772 add_334_54_n_26 AccA<14> add_334_54_n_28 VDD VSS n_349 
+ / OA21D1
Xadd_350_54_g179__4547 add_350_54_n_26 AccB<14> add_350_54_n_28 VDD VSS n_365 
+ / OA21D1
Xadd_366_54_g179__2683 add_366_54_n_26 AccC<14> add_366_54_n_28 VDD VSS n_381 
+ / OA21D1
Xg1997__9906 n_329 FE_PHN144_Counter_RstA_3 VDD VSS n_164 / XNR2D1
Xg2003__9682 n_330 FE_PHN154_Counter_RstA_2 VDD VSS n_158 / XNR2D1
Xg2080__6877 n_333 FE_PHN171_Counter_RstB_3 VDD VSS n_91 / XNR2D1
Xg2086__1786 n_334 FE_PHN150_Counter_RstB_2 VDD VSS n_85 / XNR2D1
Xg2151__7114 n_331 FE_PHN187_Counter_RstC_3 VDD VSS n_18 / XNR2D1
Xg2157__7344 n_332 FE_PHN178_Counter_RstC_2 VDD VSS n_12 / XNR2D1
Xadd_334_54_g178__4296 add_334_54_n_28 AccA<15> VDD VSS n_350 / XNR2D1
Xadd_350_54_g178__1474 add_350_54_n_28 AccB<15> VDD VSS n_366 / XNR2D1
Xadd_366_54_g178__9682 add_366_54_n_28 AccC<15> VDD VSS n_382 / XNR2D1
Xg2011 n_401 VDD VSS n_152 / CKND2
Xg2020 ScanBusyA VDD VSS n_147 / CKND2
Xg2092 FE_OFN96_n_398 VDD VSS n_79 / CKND2
Xg2163 FE_OFN97_n_405 VDD VSS n_6 / CKND2
Xg2167 ScanBusyC VDD VSS n_1 / CKND2
Xg2005__1309 FE_PHN241_CMD_regA ScanInitA RSTnA VDD VSS n_156 / IOA21D1
Xg2088__5703 FE_PHN263_CMD_regB ScanInitB RSTnB VDD VSS n_83 / IOA21D1
Xg2159__5019 FE_PHN254_CMD_regC ScanInitC RSTnC VDD VSS n_10 / IOA21D1
Xg1986__5703 AccA<10> n_147 n_345 ScanBusyA VDD VSS n_175 / AOI22D1
Xg1987__7114 AccA<14> n_147 n_349 ScanBusyA VDD VSS n_174 / AOI22D1
Xg1988__5266 AccA<13> n_147 n_348 ScanBusyA VDD VSS n_173 / AOI22D1
Xg1989__2250 AccA<12> n_147 n_347 ScanBusyA VDD VSS n_172 / AOI22D1
Xg1990__6083 AccA<11> n_147 n_346 ScanBusyA VDD VSS n_171 / AOI22D1
Xg1991__2703 AccA<15> n_147 n_350 ScanBusyA VDD VSS n_170 / AOI22D1
Xg1992__5795 p1 n_147 n_344 ScanBusyA VDD VSS n_169 / AOI22D1
Xg1993__7344 AccA<8> n_147 n_343 ScanBusyA VDD VSS n_168 / AOI22D1
Xg1994__1840 AccA<7> n_147 n_342 ScanBusyA VDD VSS n_167 / AOI22D1
Xg1995__5019 AccA<6> n_147 n_341 ScanBusyA VDD VSS n_166 / AOI22D1
Xg1996__1857 AccA<5> n_147 n_340 ScanBusyA VDD VSS n_165 / AOI22D1
Xg1998__8780 AccA<3> n_147 n_338 ScanBusyA VDD VSS n_163 / AOI22D1
Xg1999__4296 AccA<2> n_147 n_337 ScanBusyA VDD VSS n_162 / AOI22D1
Xg2000__3772 AccA<1> n_147 n_336 ScanBusyA VDD VSS n_161 / AOI22D1
Xg2001__1474 AccA<0> n_147 n_335 ScanBusyA VDD VSS n_160 / AOI22D1
Xg2002__4547 AccA<4> n_147 n_339 ScanBusyA VDD VSS n_159 / AOI22D1
Xg2069__5019 AccB<10> n_74 n_361 ScanBusyB VDD VSS n_102 / AOI22D1
Xg2070__1857 AccB<14> n_74 n_365 ScanBusyB VDD VSS n_101 / AOI22D1
Xg2071__9906 AccB<13> n_74 n_364 ScanBusyB VDD VSS n_100 / AOI22D1
Xg2072__8780 AccB<12> n_74 n_363 ScanBusyB VDD VSS n_99 / AOI22D1
Xg2073__4296 AccB<11> n_74 n_362 ScanBusyB VDD VSS n_98 / AOI22D1
Xg2074__3772 AccB<15> n_74 n_366 ScanBusyB VDD VSS n_97 / AOI22D1
Xg2075__1474 AccB<9> n_74 n_360 ScanBusyB VDD VSS n_96 / AOI22D1
Xg2076__4547 AccB<8> n_74 n_359 ScanBusyB VDD VSS n_95 / AOI22D1
Xg2077__9682 AccB<7> n_74 n_358 ScanBusyB VDD VSS n_94 / AOI22D1
Xg2078__2683 AccB<6> n_74 n_357 ScanBusyB VDD VSS n_93 / AOI22D1
Xg2079__1309 AccB<5> n_74 n_356 ScanBusyB VDD VSS n_92 / AOI22D1
Xg2081__2900 AccB<3> n_74 n_354 ScanBusyB VDD VSS n_90 / AOI22D1
Xg2082__2391 AccB<2> n_74 n_353 ScanBusyB VDD VSS n_89 / AOI22D1
Xg2083__7675 AccB<1> n_74 n_352 ScanBusyB VDD VSS n_88 / AOI22D1
Xg2084__7118 AccB<0> n_74 n_351 ScanBusyB VDD VSS n_87 / AOI22D1
Xg2085__8757 AccB<4> n_74 n_355 ScanBusyB VDD VSS n_86 / AOI22D1
Xg2140__2683 AccC<10> n_1 n_377 ScanBusyC VDD VSS n_29 / AOI22D1
Xg2141__1309 AccC<14> n_1 n_381 ScanBusyC VDD VSS n_28 / AOI22D1
Xg2142__6877 AccC<13> n_1 n_380 ScanBusyC VDD VSS n_27 / AOI22D1
Xg2143__2900 AccC<12> n_1 n_379 ScanBusyC VDD VSS n_26 / AOI22D1
Xg2144__2391 AccC<11> n_1 n_378 ScanBusyC VDD VSS n_25 / AOI22D1
Xg2145__7675 AccC<15> n_1 n_382 ScanBusyC VDD VSS n_24 / AOI22D1
Xg2146__7118 AccC<9> n_1 n_376 ScanBusyC VDD VSS n_23 / AOI22D1
Xg2147__8757 AccC<8> n_1 n_375 ScanBusyC VDD VSS n_22 / AOI22D1
Xg2148__1786 AccC<7> n_1 n_374 ScanBusyC VDD VSS n_21 / AOI22D1
Xg2149__5953 AccC<6> n_1 n_373 ScanBusyC VDD VSS n_20 / AOI22D1
Xg2150__5703 AccC<5> n_1 n_372 ScanBusyC VDD VSS n_19 / AOI22D1
Xg2152__5266 AccC<3> n_1 n_370 ScanBusyC VDD VSS n_17 / AOI22D1
Xg2153__2250 AccC<2> n_1 n_369 ScanBusyC VDD VSS n_16 / AOI22D1
Xg2154__6083 AccC<1> n_1 n_368 ScanBusyC VDD VSS n_15 / AOI22D1
Xg2155__2703 AccC<0> n_1 n_367 ScanBusyC VDD VSS n_14 / AOI22D1
Xg2156__5795 AccC<4> n_1 n_371 ScanBusyC VDD VSS n_13 / AOI22D1
Xg1911__3772 n_216 n_147 VDD VSS n_218 / NR2D1
Xg1970__8780 n_171 n_401 VDD VSS n_191 / NR2D1
Xg1971__4296 n_174 n_401 VDD VSS n_190 / NR2D1
Xg1972__3772 n_173 n_401 VDD VSS n_189 / NR2D1
Xg1973__1474 n_172 n_401 VDD VSS n_188 / NR2D1
Xg1974__4547 n_170 n_401 VDD VSS n_187 / NR2D1
Xg1975__9682 n_175 n_401 VDD VSS n_186 / NR2D1
Xg1976__2683 n_169 n_401 VDD VSS n_185 / NR2D1
Xg1977__1309 n_168 n_401 VDD VSS n_184 / NR2D1
Xg1978__6877 n_163 n_401 VDD VSS n_183 / NR2D1
Xg1979__2900 n_166 n_401 VDD VSS n_182 / NR2D1
Xg1980__2391 n_165 n_401 VDD VSS n_181 / NR2D1
Xg1981__7675 n_159 n_401 VDD VSS n_180 / NR2D1
Xg1982__7118 n_167 n_401 VDD VSS n_179 / NR2D1
Xg1983__8757 n_162 n_401 VDD VSS n_178 / NR2D1
Xg1984__1786 n_161 n_401 VDD VSS n_177 / NR2D1
Xg1985__5953 n_160 n_401 VDD VSS n_176 / NR2D1
Xg2027__7675 n_143 n_74 VDD VSS n_145 / NR2D1
Xg2053__2900 n_98 FE_OFN96_n_398 VDD VSS n_118 / NR2D1
Xg2054__2391 n_101 FE_OFN96_n_398 VDD VSS n_117 / NR2D1
Xg2055__7675 n_100 FE_OFN96_n_398 VDD VSS n_116 / NR2D1
Xg2056__7118 n_99 FE_OFN96_n_398 VDD VSS n_115 / NR2D1
Xg2057__8757 n_97 FE_OFN96_n_398 VDD VSS n_114 / NR2D1
Xg2058__1786 n_102 FE_OFN96_n_398 VDD VSS n_113 / NR2D1
Xg2059__5953 n_96 FE_OFN96_n_398 VDD VSS n_112 / NR2D1
Xg2060__5703 n_95 FE_OFN96_n_398 VDD VSS n_111 / NR2D1
Xg2061__7114 n_90 FE_OFN96_n_398 VDD VSS n_110 / NR2D1
Xg2062__5266 n_93 FE_OFN96_n_398 VDD VSS n_109 / NR2D1
Xg2063__2250 n_92 FE_OFN96_n_398 VDD VSS n_108 / NR2D1
Xg2064__6083 n_86 FE_OFN96_n_398 VDD VSS n_107 / NR2D1
Xg2065__2703 n_94 FE_OFN96_n_398 VDD VSS n_106 / NR2D1
Xg2066__5795 n_89 FE_OFN96_n_398 VDD VSS n_105 / NR2D1
Xg2067__7344 n_88 FE_OFN96_n_398 VDD VSS n_104 / NR2D1
Xg2068__1840 n_87 FE_OFN96_n_398 VDD VSS n_103 / NR2D1
Xg2098__6083 n_70 n_1 VDD VSS n_72 / NR2D1
Xg2124__5266 n_25 FE_OFN97_n_405 VDD VSS n_45 / NR2D1
Xg2125__2250 n_28 FE_OFN97_n_405 VDD VSS n_44 / NR2D1
Xg2126__6083 n_27 FE_OFN97_n_405 VDD VSS n_43 / NR2D1
Xg2127__2703 n_26 FE_OFN97_n_405 VDD VSS n_42 / NR2D1
Xg2128__5795 n_24 FE_OFN97_n_405 VDD VSS n_41 / NR2D1
Xg2129__7344 n_29 FE_OFN97_n_405 VDD VSS n_40 / NR2D1
Xg2130__1840 n_23 FE_OFN97_n_405 VDD VSS n_39 / NR2D1
Xg2131__5019 n_22 FE_OFN97_n_405 VDD VSS n_38 / NR2D1
Xg2132__1857 n_17 FE_OFN97_n_405 VDD VSS n_37 / NR2D1
Xg2133__9906 n_20 FE_OFN97_n_405 VDD VSS n_36 / NR2D1
Xg2134__8780 n_19 FE_OFN97_n_405 VDD VSS n_35 / NR2D1
Xg2135__4296 n_13 FE_OFN97_n_405 VDD VSS n_34 / NR2D1
Xg2136__3772 n_21 FE_OFN97_n_405 VDD VSS n_33 / NR2D1
Xg2137__1474 n_16 FE_OFN97_n_405 VDD VSS n_32 / NR2D1
Xg2138__4547 n_15 FE_OFN97_n_405 VDD VSS n_31 / NR2D1
Xg2139__9682 n_14 FE_OFN97_n_405 VDD VSS n_30 / NR2D1
XScanBusyA_reg CTS_12 n_218 FE_OFN68_BLScan_BusyA FE_PHN514_n_156 RSTnA VDD 
+ VSS / SDFQD1
XScanBusyB_reg CTS_11 n_145 FE_OFN69_BLScan_BusyB FE_PDN763_FE_PHN544_n_83 
+ RSTnB VDD VSS / SDFQD1
XScanBusyC_reg CTS_10 n_72 FE_OFN70_BLScan_BusyC n_10 RSTnC VDD VSS / SDFQD1
XCounter_RstA_reg[1] n_149 rc_gclk_1359 n_151 FE_PHN162_Counter_RstA_0 
+ Counter_RstA<1> VDD VSS / EDFKCNQD1
XNoiseFlagA_reg n_152 CTS_12 n_155 FE_PDN768_FE_PHN531_n_153 NoiseFlagA VDD 
+ VSS / EDFKCNQD1
XCounter_RstB_reg[1] n_76 rc_gclk_1365 n_78 FE_PHN160_Counter_RstB_0 
+ Counter_RstB<1> VDD VSS / EDFKCNQD1
XNoiseFlagB_reg n_79 CTS_11 n_82 n_80 NoiseFlagB VDD VSS / EDFKCNQD1
XCounter_RstC_reg[1] n_3 rc_gclk_1371 n_5 FE_PHN175_Counter_RstC_0 
+ Counter_RstC<1> VDD VSS / EDFKCNQD1
XNoiseFlagC_reg n_6 CTS_10 n_9 FE_PDN772_FE_PHN543_n_7 NoiseFlagC VDD VSS / 
+ EDFKCNQD1
XScanBusy_regA_reg ScanBusyA CTS_12 n_152 ScanBusy_regA VDD VSS / DFKCNQD1
XDiscriPul_int2A_reg RSTnA CTS_12 FE_PHN401_DiscriPul_int1A DiscriPul_int2A 
+ VDD VSS / DFKCNQD1
XScanInitA_reg RSTnA CTS_12 FE_PHN241_CMD_regA ScanInitA VDD VSS / DFKCNQD1
XDiscriPul_int1A_reg FE_RN_1 CTS_12 RSTnA DiscriPul_int1A VDD VSS / DFKCNQD1
XCMD_regA_reg RSTnA CTS_12 CMDA CMD_regA VDD VSS / DFKCNQD1
XScanBusy_regB_reg ScanBusyB CTS_11 n_79 ScanBusy_regB VDD VSS / DFKCNQD1
XDiscriPul_int2B_reg RSTnB CTS_11 FE_PHN410_DiscriPul_int1B DiscriPul_int2B 
+ VDD VSS / DFKCNQD1
XScanInitB_reg RSTnB CTS_11 FE_PHN263_CMD_regB ScanInitB VDD VSS / DFKCNQD1
XDiscriPul_int1B_reg FE_RN_1 CTS_11 RSTnB DiscriPul_int1B VDD VSS / DFKCNQD1
XCMD_regB_reg RSTnB CTS_11 CMDB CMD_regB VDD VSS / DFKCNQD1
XScanBusy_regC_reg ScanBusyC CTS_10 n_6 ScanBusy_regC VDD VSS / DFKCNQD1
XDiscriPul_int2C_reg RSTnC CTS_10 FE_PHN406_DiscriPul_int1C DiscriPul_int2C 
+ VDD VSS / DFKCNQD1
XScanInitC_reg RSTnC CTS_10 FE_PHN254_CMD_regC FE_PHN723_ScanInitC VDD VSS / 
+ DFKCNQD1
XDiscriPul_int1C_reg FE_RN_1 CTS_10 RSTnC DiscriPul_int1C VDD VSS / DFKCNQD1
XCMD_regC_reg RSTnC CTS_10 CMDC CMD_regC VDD VSS / DFKCNQD1
XCounter_RstA_reg[0] n_149 rc_gclk_1359 n_150 Counter_RstA<0> VDD VSS / 
+ DFKCNQD1
XCounter_RstA_reg[2] n_149 rc_gclk_1359 n_158 Counter_RstA<2> VDD VSS / 
+ DFKCNQD1
XCounter_RstA_reg[3] n_149 rc_gclk_1359 n_164 Counter_RstA<3> VDD VSS / 
+ DFKCNQD1
XCounter_ScanWindowA_reg[1] n_157 rc_gclk n_152 Counter_ScanWindowA<1> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[2] n_193 rc_gclk n_152 Counter_ScanWindowA<2> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[3] n_152 rc_gclk n_195 Counter_ScanWindowA<3> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[4] n_152 rc_gclk n_197 Counter_ScanWindowA<4> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[5] n_152 rc_gclk n_199 Counter_ScanWindowA<5> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[6] n_152 rc_gclk n_201 Counter_ScanWindowA<6> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[7] n_152 rc_gclk n_203 Counter_ScanWindowA<7> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[8] n_152 rc_gclk n_205 Counter_ScanWindowA<8> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[9] n_152 rc_gclk n_207 Counter_ScanWindowA<9> VDD VSS 
+ / DFKCNQD1
XCounter_ScanWindowA_reg[10] n_152 rc_gclk n_209 Counter_ScanWindowA<10> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowA_reg[11] n_152 rc_gclk n_211 Counter_ScanWindowA<11> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowA_reg[12] n_152 rc_gclk n_213 Counter_ScanWindowA<12> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowA_reg[13] n_152 rc_gclk FE_PHN740_n_215 
+ Counter_ScanWindowA<13> VDD VSS / DFKCNQD1
XCounter_ScanWindowA_reg[14] n_152 rc_gclk FE_PHN704_n_217 
+ Counter_ScanWindowA<14> VDD VSS / DFKCNQD1
XCounter_RstB_reg[0] n_76 rc_gclk_1365 n_77 Counter_RstB<0> VDD VSS / DFKCNQD1
XCounter_RstB_reg[2] n_76 rc_gclk_1365 n_85 Counter_RstB<2> VDD VSS / DFKCNQD1
XCounter_RstB_reg[3] n_76 rc_gclk_1365 n_91 Counter_RstB<3> VDD VSS / DFKCNQD1
XCounter_ScanWindowB_reg[1] n_84 rc_gclk_1362 n_79 Counter_ScanWindowB<1> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[2] n_120 rc_gclk_1362 n_79 Counter_ScanWindowB<2> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[3] n_79 rc_gclk_1362 n_122 Counter_ScanWindowB<3> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[4] n_79 rc_gclk_1362 n_124 Counter_ScanWindowB<4> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[5] n_79 rc_gclk_1362 n_126 Counter_ScanWindowB<5> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[6] n_79 rc_gclk_1362 n_128 Counter_ScanWindowB<6> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[7] n_79 rc_gclk_1362 n_130 Counter_ScanWindowB<7> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[8] n_79 rc_gclk_1362 n_132 Counter_ScanWindowB<8> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[9] n_79 rc_gclk_1362 n_134 Counter_ScanWindowB<9> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowB_reg[10] n_79 rc_gclk_1362 FE_PHN729_n_136 
+ Counter_ScanWindowB<10> VDD VSS / DFKCNQD1
XCounter_ScanWindowB_reg[11] n_79 rc_gclk_1362 FE_PHN730_n_138 
+ Counter_ScanWindowB<11> VDD VSS / DFKCNQD1
XCounter_ScanWindowB_reg[12] n_79 rc_gclk_1362 FE_PHN743_n_140 
+ Counter_ScanWindowB<12> VDD VSS / DFKCNQD1
XCounter_ScanWindowB_reg[13] n_79 rc_gclk_1362 n_142 Counter_ScanWindowB<13> 
+ VDD VSS / DFKCNQD1
XCounter_ScanWindowB_reg[14] n_79 rc_gclk_1362 n_144 Counter_ScanWindowB<14> 
+ VDD VSS / DFKCNQD1
XCounter_RstC_reg[0] n_3 rc_gclk_1371 n_4 Counter_RstC<0> VDD VSS / DFKCNQD1
XCounter_RstC_reg[2] n_3 rc_gclk_1371 n_12 Counter_RstC<2> VDD VSS / DFKCNQD1
XCounter_RstC_reg[3] n_3 rc_gclk_1371 n_18 Counter_RstC<3> VDD VSS / DFKCNQD1
XCounter_ScanWindowC_reg[1] n_11 rc_gclk_1368 n_6 Counter_ScanWindowC<1> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[2] n_47 rc_gclk_1368 n_6 Counter_ScanWindowC<2> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[3] n_6 rc_gclk_1368 n_49 Counter_ScanWindowC<3> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[4] n_6 rc_gclk_1368 n_51 Counter_ScanWindowC<4> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[5] n_6 rc_gclk_1368 n_53 Counter_ScanWindowC<5> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[6] n_6 rc_gclk_1368 n_55 Counter_ScanWindowC<6> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[7] n_6 rc_gclk_1368 n_57 Counter_ScanWindowC<7> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[8] n_6 rc_gclk_1368 n_59 Counter_ScanWindowC<8> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[9] n_6 rc_gclk_1368 FE_PHN726_n_61 
+ Counter_ScanWindowC<9> VDD VSS / DFKCNQD1
XCounter_ScanWindowC_reg[10] n_6 rc_gclk_1368 FE_PHN727_n_63 
+ Counter_ScanWindowC<10> VDD VSS / DFKCNQD1
XCounter_ScanWindowC_reg[11] n_6 rc_gclk_1368 n_65 Counter_ScanWindowC<11> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[12] n_6 rc_gclk_1368 n_67 Counter_ScanWindowC<12> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[13] n_6 rc_gclk_1368 n_69 Counter_ScanWindowC<13> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowC_reg[14] n_6 rc_gclk_1368 n_71 Counter_ScanWindowC<14> VDD 
+ VSS / DFKCNQD1
XCounter_ScanWindowA_reg[0] FE_PHN398_Counter_ScanWindowA_0 rc_gclk n_152 
+ n_148 Counter_ScanWindowA<0> VDD VSS / DFKCND1
XCounter_ScanWindowB_reg[0] FE_PHN404_Counter_ScanWindowB_0 rc_gclk_1362 n_79 
+ n_75 Counter_ScanWindowB<0> VDD VSS / DFKCND1
XCounter_ScanWindowC_reg[0] FE_PHN415_Counter_ScanWindowC_0 rc_gclk_1368 n_6 
+ n_2 Counter_ScanWindowC<0> VDD VSS / DFKCND1
XAccRegA_reg[0] porA CTS_12 n_176 AccRegA<0> VDD VSS / DFCNQD1
XAccRegA_reg[1] porA CTS_12 n_177 AccRegA<1> VDD VSS / DFCNQD1
XAccRegA_reg[2] porA CTS_12 n_178 AccRegA<2> VDD VSS / DFCNQD1
XAccRegA_reg[4] porA CTS_12 n_180 AccRegA<4> VDD VSS / DFCNQD1
XAccRegA_reg[5] porA CTS_12 n_181 AccRegA<5> VDD VSS / DFCNQD1
XAccRegA_reg[6] porA CTS_12 n_182 AccRegA<6> VDD VSS / DFCNQD1
XAccRegA_reg[7] porA CTS_12 n_179 AccRegA<7> VDD VSS / DFCNQD1
XAccRegA_reg[8] porA CTS_12 n_184 AccRegA<8> VDD VSS / DFCNQD1
XAccRegA_reg[9] porA CTS_12 n_185 AccRegA<9> VDD VSS / DFCNQD1
XAccRegA_reg[10] porA CTS_12 n_186 AccRegA<10> VDD VSS / DFCNQD1
XAccRegA_reg[11] porA CTS_12 n_191 AccRegA<11> VDD VSS / DFCNQD1
XAccRegA_reg[12] porA CTS_12 n_188 AccRegA<12> VDD VSS / DFCNQD1
XAccRegA_reg[13] porA CTS_12 n_189 AccRegA<13> VDD VSS / DFCNQD1
XAccRegA_reg[14] porA CTS_12 n_190 AccRegA<14> VDD VSS / DFCNQD1
XAccRegA_reg[15] porA CTS_12 n_187 AccRegA<15> VDD VSS / DFCNQD1
XAccRegB_reg[0] porB CTS_11 n_103 AccRegB<0> VDD VSS / DFCNQD1
XAccRegB_reg[1] porB CTS_11 n_104 AccRegB<1> VDD VSS / DFCNQD1
XAccRegB_reg[2] porB CTS_11 n_105 AccRegB<2> VDD VSS / DFCNQD1
XAccRegB_reg[3] porB CTS_11 n_110 AccRegB<3> VDD VSS / DFCNQD1
XAccRegB_reg[4] porB CTS_11 n_107 AccRegB<4> VDD VSS / DFCNQD1
XAccRegB_reg[5] porB CTS_11 n_108 AccRegB<5> VDD VSS / DFCNQD1
XAccRegB_reg[6] FE_OFN0_FE_DBTN5_porB CTS_11 n_109 AccRegB<6> VDD VSS / DFCNQD1
XAccRegB_reg[7] FE_OFN0_FE_DBTN5_porB CTS_11 n_106 AccRegB<7> VDD VSS / DFCNQD1
XAccRegB_reg[8] FE_OFN0_FE_DBTN5_porB CTS_11 n_111 AccRegB<8> VDD VSS / DFCNQD1
XAccRegB_reg[9] FE_OFN0_FE_DBTN5_porB CTS_11 n_112 AccRegB<9> VDD VSS / DFCNQD1
XAccRegB_reg[10] FE_OFN0_FE_DBTN5_porB CTS_11 n_113 AccRegB<10> VDD VSS / 
+ DFCNQD1
XAccRegB_reg[11] FE_OFN0_FE_DBTN5_porB CTS_11 n_118 AccRegB<11> VDD VSS / 
+ DFCNQD1
XAccRegB_reg[12] porB CTS_11 n_115 AccRegB<12> VDD VSS / DFCNQD1
XAccRegB_reg[13] porB CTS_11 n_116 AccRegB<13> VDD VSS / DFCNQD1
XAccRegB_reg[14] porB CTS_11 n_117 AccRegB<14> VDD VSS / DFCNQD1
XAccRegB_reg[15] porB CTS_11 n_114 AccRegB<15> VDD VSS / DFCNQD1
XAccRegC_reg[0] porC CTS_10 n_30 AccRegC<0> VDD VSS / DFCNQD1
XAccRegC_reg[1] porC CTS_10 n_31 AccRegC<1> VDD VSS / DFCNQD1
XAccRegC_reg[2] porC CTS_10 n_32 AccRegC<2> VDD VSS / DFCNQD1
XAccRegC_reg[3] porC CTS_10 n_37 AccRegC<3> VDD VSS / DFCNQD1
XAccRegC_reg[4] porC CTS_10 n_34 AccRegC<4> VDD VSS / DFCNQD1
XAccRegC_reg[5] porC CTS_10 n_35 AccRegC<5> VDD VSS / DFCNQD1
XAccRegC_reg[6] porC CTS_10 n_36 AccRegC<6> VDD VSS / DFCNQD1
XAccRegC_reg[7] porC CTS_10 n_33 AccRegC<7> VDD VSS / DFCNQD1
XAccRegC_reg[8] porC CTS_10 n_38 AccRegC<8> VDD VSS / DFCNQD1
XAccRegC_reg[9] porC CTS_10 n_39 AccRegC<9> VDD VSS / DFCNQD1
XAccRegC_reg[10] porC CTS_10 n_40 AccRegC<10> VDD VSS / DFCNQD1
XAccRegC_reg[11] porC CTS_10 n_45 AccRegC<11> VDD VSS / DFCNQD1
XAccRegC_reg[12] porC CTS_10 n_42 AccRegC<12> VDD VSS / DFCNQD1
XAccRegC_reg[13] porC CTS_10 n_43 AccRegC<13> VDD VSS / DFCNQD1
XAccRegC_reg[14] porC CTS_10 n_44 AccRegC<14> VDD VSS / DFCNQD1
XAccRegC_reg[15] porC CTS_10 n_41 AccRegC<15> VDD VSS / DFCNQD1
Xg2096 ScanBusyB VDD VSS n_74 / CKND16
XAccRegA_reg[3] porA CTS_12 n_183 AccRegA<3> VDD VSS / DFCNQD2
Xg1375__5953 CMDA n_152 VDD VSS n_327 / IND2D1
Xg1376__5703 ScanBusyA n_152 VDD VSS n_328 / IND2D1
Xg1381__5266 n_330 FE_PHN154_Counter_RstA_2 VDD VSS n_329 / IND2D1
Xg1385__6083 CMDB n_79 VDD VSS n_325 / IND2D1
Xg1386__2703 ScanBusyB n_79 VDD VSS n_326 / IND2D1
Xg1388__5795 n_333 FE_PHN171_Counter_RstB_3 VDD VSS n_398 / IND2D1
Xg1389__7344 n_334 FE_PHN150_Counter_RstB_2 VDD VSS n_333 / IND2D1
Xg1391__5019 CMDC n_6 VDD VSS n_323 / IND2D1
Xg1392__1857 ScanBusyC n_6 VDD VSS n_324 / IND2D1
Xg1394__9906 n_331 FE_PHN187_Counter_RstC_3 VDD VSS n_405 / IND2D1
Xg1395__8780 n_332 FE_PHN178_Counter_RstC_2 VDD VSS n_331 / IND2D1
Xg1380__7114 n_329 FE_PHN144_Counter_RstA_3 VDD VSS n_401 / IND2D2
XRC_CG_HIER_INST23 VDD VSS CLKC rc_gclk_1371 n_323 NeTt_761 / RC_CG_MOD_23
XRC_CG_HIER_INST22 VDD VSS CLKC rc_gclk_1368 n_324 NeTt_762 / RC_CG_MOD_22
XRC_CG_HIER_INST21 VDD VSS CLKB rc_gclk_1365 n_325 NeTt_763 / RC_CG_MOD_21
XRC_CG_HIER_INST20 VDD VSS CLKB rc_gclk_1362 n_326 NeTt_764 / RC_CG_MOD_20
XRC_CG_HIER_INST19 VDD VSS CLKA rc_gclk_1359 n_327 NeTt_765 / RC_CG_MOD_19
XRC_CG_HIER_INST18 VDD VSS CLKA rc_gclk n_328 NeTt_766 / RC_CG_MOD_18
XAccRegVoterC VDD VSS AccRegA<15> AccRegA<14> AccRegA<13> AccRegA<12> 
+ FE_OFN86_AccRegA_11 FE_OFN87_AccRegA_10 FE_OFN88_AccRegA_9 
+ FE_OFN89_AccRegA_8 FE_OFN90_AccRegA_7 FE_OFN91_AccRegA_6 FE_OFN92_AccRegA_5 
+ FE_OFN93_AccRegA_4 AccRegA<3> FE_OFN95_AccRegA_2 AccRegA<1> AccRegA<0> 
+ FE_PHN238_AccRegB_15 AccRegB<14> AccRegB<13> AccRegB<12> AccRegB<11> 
+ AccRegB<10> AccRegB<9> AccRegB<8> AccRegB<7> AccRegB<6> AccRegB<5> 
+ AccRegB<4> AccRegB<3> AccRegB<2> AccRegB<1> AccRegB<0> AccRegC<15> 
+ AccRegC<14> AccRegC<13> AccRegC<12> AccRegC<11> AccRegC<10> AccRegC<9> 
+ AccRegC<8> AccRegC<7> AccRegC<6> AccRegC<5> AccRegC<4> AccRegC<3> AccRegC<2> 
+ FE_PHN279_AccRegC_1 FE_PHN277_AccRegC_0 AccC<15> AccC<14> AccC<13> AccC<12> 
+ AccC<11> AccC<10> AccC<9> AccC<8> AccC<7> AccC<6> AccC<5> AccC<4> AccC<3> 
+ AccC<2> AccC<1> AccC<0> FE_DBTN20_AccRegB_15 FE_DBTN21_AccRegA_15 
+ FE_PHN164_AccRegB_14 FE_PHN167_AccRegB_10 FE_PHN170_AccRegB_11 
+ FE_PHN177_AccRegB_7 FE_PHN180_AccRegB_5 FE_PHN181_AccRegB_6 
+ FE_PHN183_AccRegA_14 FE_PHN193_AccRegA_15 FE_PHN196_AccRegC_14 
+ FE_PHN198_AccRegB_4 FE_PHN204_AccRegC_15 FE_PHN207_AccRegB_1 
+ FE_PHN208_AccRegB_12 FE_PHN209_AccRegB_0 FE_PHN212_AccRegC_6 
+ FE_PHN215_AccRegC_11 FE_PHN217_AccRegC_10 FE_PHN223_AccRegA_3 
+ FE_PHN224_AccRegA_12 FE_PHN225_AccRegB_2 FE_PHN226_AccRegB_3 
+ FE_PHN229_AccRegC_7 FE_PHN234_AccRegC_5 FE_PHN236_AccRegC_12 
+ FE_PHN257_AccRegB_8 FE_PHN260_AccRegC_4 FE_PHN264_AccRegA_1 
+ FE_PHN271_AccRegA_0 FE_PHN791_AccRegC_2 FE_PHN291_AccRegB_9 
+ FE_PHN300_AccRegC_3 FE_PHN413_AccRegC_8 FE_PHN426_AccRegC_9 
+ FE_PHN453_AccRegB_13 FE_PHN461_AccRegA_13 FE_PHN469_AccRegC_13 tmrErrorC / 
+ majorityVoter_WIDTH16_615
XAccRegVoterB VDD VSS AccRegA<15> AccRegA<14> AccRegA<13> AccRegA<12> 
+ FE_OFN86_AccRegA_11 FE_OFN87_AccRegA_10 FE_OFN88_AccRegA_9 
+ FE_OFN89_AccRegA_8 FE_OFN90_AccRegA_7 FE_OFN91_AccRegA_6 FE_OFN92_AccRegA_5 
+ FE_OFN93_AccRegA_4 AccRegA<3> FE_OFN95_AccRegA_2 AccRegA<1> AccRegA<0> 
+ FE_PHN238_AccRegB_15 AccRegB<14> AccRegB<13> AccRegB<12> AccRegB<11> 
+ AccRegB<10> AccRegB<9> AccRegB<8> AccRegB<7> AccRegB<6> AccRegB<5> 
+ AccRegB<4> AccRegB<3> AccRegB<2> AccRegB<1> AccRegB<0> AccRegC<15> 
+ AccRegC<14> AccRegC<13> AccRegC<12> AccRegC<11> AccRegC<10> AccRegC<9> 
+ AccRegC<8> AccRegC<7> AccRegC<6> AccRegC<5> AccRegC<4> AccRegC<3> AccRegC<2> 
+ FE_PHN279_AccRegC_1 FE_PHN277_AccRegC_0 AccB<15> AccB<14> AccB<13> AccB<12> 
+ AccB<11> AccB<10> AccB<9> AccB<8> AccB<7> AccB<6> AccB<5> AccB<4> AccB<3> 
+ AccB<2> AccB<1> AccB<0> FE_DBTN20_AccRegB_15 FE_DBTN21_AccRegA_15 
+ FE_PHN164_AccRegB_14 FE_PHN167_AccRegB_10 FE_PHN170_AccRegB_11 
+ FE_PHN177_AccRegB_7 FE_PHN180_AccRegB_5 FE_PHN181_AccRegB_6 
+ FE_PHN183_AccRegA_14 FE_PHN193_AccRegA_15 FE_PHN196_AccRegC_14 
+ FE_PHN198_AccRegB_4 FE_PHN204_AccRegC_15 FE_PHN207_AccRegB_1 
+ FE_PHN208_AccRegB_12 FE_PHN209_AccRegB_0 FE_PHN212_AccRegC_6 
+ FE_PHN215_AccRegC_11 FE_PHN217_AccRegC_10 FE_PHN223_AccRegA_3 
+ FE_PHN224_AccRegA_12 FE_PHN225_AccRegB_2 FE_PHN226_AccRegB_3 
+ FE_PHN229_AccRegC_7 FE_PHN234_AccRegC_5 FE_PHN236_AccRegC_12 
+ FE_PHN257_AccRegB_8 FE_PHN260_AccRegC_4 FE_PHN264_AccRegA_1 
+ FE_PHN271_AccRegA_0 FE_PHN791_AccRegC_2 FE_PHN291_AccRegB_9 
+ FE_PHN300_AccRegC_3 FE_PHN413_AccRegC_8 FE_PHN426_AccRegC_9 
+ FE_PHN453_AccRegB_13 FE_PHN461_AccRegA_13 FE_PHN469_AccRegC_13 tmrErrorB / 
+ majorityVoter_WIDTH16_616
XAccRegVoterA VDD VSS AccRegA<15> AccRegA<14> AccRegA<13> AccRegA<12> 
+ FE_OFN86_AccRegA_11 FE_OFN87_AccRegA_10 FE_OFN88_AccRegA_9 
+ FE_OFN89_AccRegA_8 FE_OFN90_AccRegA_7 FE_OFN91_AccRegA_6 FE_OFN92_AccRegA_5 
+ FE_OFN93_AccRegA_4 AccRegA<3> FE_OFN95_AccRegA_2 AccRegA<1> AccRegA<0> 
+ FE_PHN238_AccRegB_15 AccRegB<14> AccRegB<13> AccRegB<12> AccRegB<11> 
+ AccRegB<10> AccRegB<9> AccRegB<8> AccRegB<7> AccRegB<6> AccRegB<5> 
+ AccRegB<4> AccRegB<3> AccRegB<2> AccRegB<1> AccRegB<0> AccRegC<15> 
+ AccRegC<14> AccRegC<13> AccRegC<12> AccRegC<11> AccRegC<10> AccRegC<9> 
+ AccRegC<8> AccRegC<7> AccRegC<6> AccRegC<5> AccRegC<4> AccRegC<3> AccRegC<2> 
+ FE_PHN279_AccRegC_1 FE_PHN277_AccRegC_0 AccA<15> AccA<14> AccA<13> AccA<12> 
+ AccA<11> AccA<10> AccA<9> AccA<8> AccA<7> AccA<6> AccA<5> AccA<4> AccA<3> 
+ AccA<2> AccA<1> AccA<0> FE_DBTN20_AccRegB_15 FE_DBTN21_AccRegA_15 
+ FE_PHN164_AccRegB_14 FE_PHN167_AccRegB_10 FE_PHN170_AccRegB_11 
+ FE_PHN177_AccRegB_7 FE_PHN180_AccRegB_5 FE_PHN181_AccRegB_6 
+ FE_PHN183_AccRegA_14 FE_PHN193_AccRegA_15 FE_PHN196_AccRegC_14 
+ FE_PHN198_AccRegB_4 FE_PHN204_AccRegC_15 FE_PHN207_AccRegB_1 
+ FE_PHN208_AccRegB_12 FE_PHN209_AccRegB_0 FE_PHN212_AccRegC_6 
+ FE_PHN215_AccRegC_11 FE_PHN217_AccRegC_10 FE_PHN223_AccRegA_3 
+ FE_PHN224_AccRegA_12 FE_PHN225_AccRegB_2 FE_PHN226_AccRegB_3 
+ FE_PHN229_AccRegC_7 FE_PHN234_AccRegC_5 FE_PHN236_AccRegC_12 
+ FE_PHN257_AccRegB_8 FE_PHN260_AccRegC_4 FE_PHN264_AccRegA_1 
+ FE_PHN271_AccRegA_0 FE_PHN791_AccRegC_2 FE_PHN291_AccRegB_9 
+ FE_PHN300_AccRegC_3 FE_PHN413_AccRegC_8 FE_PHN426_AccRegC_9 
+ FE_PHN453_AccRegB_13 FE_PHN461_AccRegA_13 FE_PHN469_AccRegC_13 tmrErrorA / 
+ majorityVoter_WIDTH16
XFE_PHC790_AccRegC_2 FE_PHN278_AccRegC_2 VDD VSS FE_PHN790_AccRegC_2 / CKBD1
XFE_PDC768_FE_PHN531_n_153 FE_PHN531_n_153 VDD VSS FE_PDN768_FE_PHN531_n_153 / 
+ CKBD1
XFE_PDC765_BLAccA_9 AccA<9> VDD VSS p1 / CKBD1
XFE_PDC763_FE_PHN544_n_83 FE_PHN544_n_83 VDD VSS FE_PDN763_FE_PHN544_n_83 / 
+ CKBD1
XFE_PDC761_n_138 n_138 VDD VSS FE_PDN761_n_138 / CKBD1
XFE_PDC760_n_136 n_136 VDD VSS FE_PDN760_n_136 / CKBD1
XFE_OFC6_DiscriPul DiscriPulB VDD VSS FE_RN_1 / CKBD1
XFE_OFC101_n_405 n_405 VDD VSS FE_OFN97_n_405 / BUFFD2
XFE_OFC99_AccRegA_2 FE_PHN247_AccRegA_2 VDD VSS FE_OFN95_AccRegA_2 / BUFFD2
XFE_OFC97_AccRegA_4 FE_PHN233_AccRegA_4 VDD VSS FE_OFN93_AccRegA_4 / BUFFD2
XFE_OFC96_AccRegA_5 FE_PHN219_AccRegA_5 VDD VSS FE_OFN92_AccRegA_5 / BUFFD2
XFE_OFC95_AccRegA_6 FE_PHN210_AccRegA_6 VDD VSS FE_OFN91_AccRegA_6 / BUFFD2
XFE_OFC94_AccRegA_7 FE_PHN206_AccRegA_7 VDD VSS FE_OFN90_AccRegA_7 / BUFFD2
XFE_OFC93_AccRegA_8 FE_PHN328_AccRegA_8 VDD VSS FE_OFN89_AccRegA_8 / BUFFD2
XFE_OFC92_AccRegA_9 FE_PHN420_AccRegA_9 VDD VSS FE_OFN88_AccRegA_9 / BUFFD2
XFE_OFC91_AccRegA_10 FE_PHN201_AccRegA_10 VDD VSS FE_OFN87_AccRegA_10 / BUFFD2
XFE_OFC90_AccRegA_11 FE_PHN203_AccRegA_11 VDD VSS FE_OFN86_AccRegA_11 / BUFFD2
XFE_OFC72_BLScan_BusyA FE_PHN163_FE_OFN68_BLScan_BusyA VDD VSS ScanBusyA / 
+ BUFFD2
XCTS_ccd_BUF_clkA_G2_L4_5 CLKA VDD VSS CTS_12 / CKBD3
XCTS_ccd_BUF_clkA_G2_L4_1 CLKC VDD VSS CTS_10 / CKBD3
XFE_OFC100_n_398 n_398 VDD VSS FE_OFN96_n_398 / CKBD3
XFE_OFC74_BLScan_BusyC FE_PHN165_FE_OFN70_BLScan_BusyC VDD VSS ScanBusyC / 
+ CKBD3
XFE_OFC73_BLScan_BusyB FE_PHN174_FE_OFN69_BLScan_BusyB VDD VSS ScanBusyB / 
+ CKBD3
XCTS_ccd_BUF_clkA_G2_L4_3 CLKB VDD VSS CTS_11 / CKBD4
XFE_PHC562_n_204 n_204 VDD VSS FE_PHN562_n_204 / DEL1
XFE_PHC544_n_83 n_83 VDD VSS FE_PHN544_n_83 / DEL1
XFE_PHC543_n_7 n_7 VDD VSS FE_PHN543_n_7 / DEL1
XFE_PHC531_n_153 n_153 VDD VSS FE_PHN531_n_153 / DEL1
XFE_PHC514_n_156 n_156 VDD VSS FE_PHN514_n_156 / DEL1
XFE_PHC484_n_129 n_129 VDD VSS FE_PHN484_n_129 / DEL1
XFE_PHC483_n_56 n_56 VDD VSS FE_PHN483_n_56 / DEL1
XFE_PHC482_n_202 n_202 VDD VSS FE_PHN482_n_202 / DEL1
XFE_PHC415_Counter_ScanWindowC_0 Counter_ScanWindowC<0> VDD VSS 
+ FE_PHN415_Counter_ScanWindowC_0 / DEL1
XFE_PHC410_DiscriPul_int1B DiscriPul_int1B VDD VSS FE_PHN410_DiscriPul_int1B / 
+ DEL1
XFE_PHC406_DiscriPul_int1C DiscriPul_int1C VDD VSS FE_PHN406_DiscriPul_int1C / 
+ DEL1
XFE_PHC404_Counter_ScanWindowB_0 Counter_ScanWindowB<0> VDD VSS 
+ FE_PHN404_Counter_ScanWindowB_0 / DEL1
XFE_PHC401_DiscriPul_int1A DiscriPul_int1A VDD VSS FE_PHN401_DiscriPul_int1A / 
+ DEL1
XFE_PHC398_Counter_ScanWindowA_0 Counter_ScanWindowA<0> VDD VSS 
+ FE_PHN398_Counter_ScanWindowA_0 / DEL1
XFE_PHC263_CMD_regB CMD_regB VDD VSS FE_PHN263_CMD_regB / DEL1
XFE_PHC254_CMD_regC CMD_regC VDD VSS FE_PHN254_CMD_regC / DEL1
XFE_PHC241_CMD_regA CMD_regA VDD VSS FE_PHN241_CMD_regA / DEL1
XFE_PHC238_AccRegB_15 AccRegB<15> VDD VSS FE_PHN238_AccRegB_15 / DEL1
XFE_PHC187_Counter_RstC_3 Counter_RstC<3> VDD VSS FE_PHN187_Counter_RstC_3 / 
+ DEL1
XFE_PHC182_DiscriPul_int2B DiscriPul_int2B VDD VSS FE_PHN182_DiscriPul_int2B / 
+ DEL1
XFE_PHC178_Counter_RstC_2 Counter_RstC<2> VDD VSS FE_PHN178_Counter_RstC_2 / 
+ DEL1
XFE_PHC176_DiscriPul_int2C DiscriPul_int2C VDD VSS FE_PHN176_DiscriPul_int2C / 
+ DEL1
XFE_PHC175_Counter_RstC_0 Counter_RstC<0> VDD VSS FE_PHN175_Counter_RstC_0 / 
+ DEL1
XFE_PHC174_FE_OFN69_BLScan_BusyB FE_OFN69_BLScan_BusyB VDD VSS 
+ FE_PHN174_FE_OFN69_BLScan_BusyB / DEL1
XFE_PHC171_Counter_RstB_3 Counter_RstB<3> VDD VSS FE_PHN171_Counter_RstB_3 / 
+ DEL1
XFE_PHC169_Counter_RstC_1 Counter_RstC<1> VDD VSS FE_PHN169_Counter_RstC_1 / 
+ DEL1
XFE_PHC168_Counter_ScanWindowB_6 Counter_ScanWindowB<6> VDD VSS 
+ FE_PHN168_Counter_ScanWindowB_6 / DEL1
XFE_PHC166_DiscriPul_int2A DiscriPul_int2A VDD VSS FE_PHN166_DiscriPul_int2A / 
+ DEL1
XFE_PHC165_FE_OFN70_BLScan_BusyC FE_OFN70_BLScan_BusyC VDD VSS 
+ FE_PHN165_FE_OFN70_BLScan_BusyC / DEL1
XFE_PHC163_FE_OFN68_BLScan_BusyA FE_OFN68_BLScan_BusyA VDD VSS 
+ FE_PHN163_FE_OFN68_BLScan_BusyA / DEL1
XFE_PHC162_Counter_RstA_0 Counter_RstA<0> VDD VSS FE_PHN162_Counter_RstA_0 / 
+ DEL1
XFE_PHC161_Counter_ScanWindowB_5 Counter_ScanWindowB<5> VDD VSS 
+ FE_PHN161_Counter_ScanWindowB_5 / DEL1
XFE_PHC160_Counter_RstB_0 Counter_RstB<0> VDD VSS FE_PHN160_Counter_RstB_0 / 
+ DEL1
XFE_PHC159_Counter_ScanWindowC_6 Counter_ScanWindowC<6> VDD VSS 
+ FE_PHN159_Counter_ScanWindowC_6 / DEL1
XFE_PHC158_n_2 n_2 VDD VSS FE_PHN158_n_2 / DEL1
XFE_PHC157_Counter_ScanWindowC_5 Counter_ScanWindowC<5> VDD VSS 
+ FE_PHN157_Counter_ScanWindowC_5 / DEL1
XFE_PHC156_Counter_ScanWindowC_4 Counter_ScanWindowC<4> VDD VSS 
+ FE_PHN156_Counter_ScanWindowC_4 / DEL1
XFE_PHC155_Counter_ScanWindowC_2 Counter_ScanWindowC<2> VDD VSS 
+ FE_PHN155_Counter_ScanWindowC_2 / DEL1
XFE_PHC154_Counter_RstA_2 Counter_RstA<2> VDD VSS FE_PHN154_Counter_RstA_2 / 
+ DEL1
XFE_PHC153_Counter_ScanWindowC_1 Counter_ScanWindowC<1> VDD VSS 
+ FE_PHN153_Counter_ScanWindowC_1 / DEL1
XFE_PHC152_Counter_ScanWindowB_4 Counter_ScanWindowB<4> VDD VSS 
+ FE_PHN152_Counter_ScanWindowB_4 / DEL1
XFE_PHC151_Counter_RstB_1 Counter_RstB<1> VDD VSS FE_PHN151_Counter_RstB_1 / 
+ DEL1
XFE_PHC150_Counter_RstB_2 Counter_RstB<2> VDD VSS FE_PHN150_Counter_RstB_2 / 
+ DEL1
XFE_PHC149_Counter_ScanWindowC_3 Counter_ScanWindowC<3> VDD VSS 
+ FE_PHN149_Counter_ScanWindowC_3 / DEL1
XFE_PHC148_Counter_ScanWindowB_3 Counter_ScanWindowB<3> VDD VSS 
+ FE_PHN148_Counter_ScanWindowB_3 / DEL1
XFE_PHC147_Counter_RstA_1 Counter_RstA<1> VDD VSS FE_PHN147_Counter_RstA_1 / 
+ DEL1
XFE_PHC146_n_75 n_75 VDD VSS FE_PHN146_n_75 / DEL1
XFE_PHC145_Counter_ScanWindowB_2 Counter_ScanWindowB<2> VDD VSS 
+ FE_PHN145_Counter_ScanWindowB_2 / DEL1
XFE_PHC144_Counter_RstA_3 Counter_RstA<3> VDD VSS FE_PHN144_Counter_RstA_3 / 
+ DEL1
XFE_PHC143_Counter_ScanWindowB_1 Counter_ScanWindowB<1> VDD VSS 
+ FE_PHN143_Counter_ScanWindowB_1 / DEL1
XFE_PHC142_Counter_ScanWindowA_6 Counter_ScanWindowA<6> VDD VSS 
+ FE_PHN142_Counter_ScanWindowA_6 / DEL1
XFE_PHC141_Counter_ScanWindowA_5 Counter_ScanWindowA<5> VDD VSS 
+ FE_PHN141_Counter_ScanWindowA_5 / DEL1
XFE_PHC140_Counter_ScanWindowA_4 Counter_ScanWindowA<4> VDD VSS 
+ FE_PHN140_Counter_ScanWindowA_4 / DEL1
XFE_PHC139_Counter_ScanWindowA_3 Counter_ScanWindowA<3> VDD VSS 
+ FE_PHN139_Counter_ScanWindowA_3 / DEL1
XFE_PHC138_Counter_ScanWindowA_2 Counter_ScanWindowA<2> VDD VSS 
+ FE_PHN138_Counter_ScanWindowA_2 / DEL1
XFE_PHC137_n_148 n_148 VDD VSS FE_PHN137_n_148 / DEL1
XFE_PHC136_Counter_ScanWindowA_1 Counter_ScanWindowA<1> VDD VSS 
+ FE_PHN136_Counter_ScanWindowA_1 / DEL1
XFE_PHC705_n_68 n_68 VDD VSS FE_PHN705_n_68 / DEL0
XFE_PHC704_n_217 n_217 VDD VSS FE_PHN704_n_217 / DEL0
XFE_PHC703_n_66 n_66 VDD VSS FE_PHN703_n_66 / DEL0
XFE_PHC702_n_141 n_141 VDD VSS FE_PHN702_n_141 / DEL0
XFE_PHC701_n_214 n_214 VDD VSS FE_PHN701_n_214 / DEL0
XFE_PHC700_n_64 n_64 VDD VSS FE_PHN700_n_64 / DEL0
XFE_PHC696_n_139 n_139 VDD VSS FE_PHN696_n_139 / DEL0
XFE_PHC695_n_212 n_212 VDD VSS FE_PHN695_n_212 / DEL0
XFE_PHC694_n_62 n_62 VDD VSS FE_PHN694_n_62 / DEL0
XFE_PHC689_Counter_ScanWindowB_7 FE_PHN714_Counter_ScanWindowB_7 VDD VSS 
+ FE_PHN689_Counter_ScanWindowB_7 / DEL0
XFE_PHC688_Counter_ScanWindowC_7 FE_PHN712_Counter_ScanWindowC_7 VDD VSS 
+ FE_PHN688_Counter_ScanWindowC_7 / DEL0
XFE_PHC686_Counter_ScanWindowA_7 FE_PHN711_Counter_ScanWindowA_7 VDD VSS 
+ FE_PHN686_Counter_ScanWindowA_7 / DEL0
XFE_PHC685_Counter_ScanWindowA_8 FE_PHN715_Counter_ScanWindowA_8 VDD VSS 
+ FE_PHN685_Counter_ScanWindowA_8 / DEL0
XFE_PHC684_ScanBusy_regB ScanBusy_regB VDD VSS FE_PHN684_ScanBusy_regB / DEL0
XFE_PHC683_Counter_ScanWindowC_11 Counter_ScanWindowC<11> VDD VSS 
+ FE_PHN683_Counter_ScanWindowC_11 / DEL0
XFE_PHC682_Counter_ScanWindowB_11 Counter_ScanWindowB<11> VDD VSS 
+ FE_PHN682_Counter_ScanWindowB_11 / DEL0
XFE_PHC681_Counter_ScanWindowA_11 FE_PHN736_Counter_ScanWindowA_11 VDD VSS 
+ FE_PHN681_Counter_ScanWindowA_11 / DEL0
XFE_PHC680_Counter_ScanWindowA_10 FE_PHN710_Counter_ScanWindowA_10 VDD VSS 
+ FE_PHN680_Counter_ScanWindowA_10 / DEL0
XFE_PHC679_Counter_ScanWindowC_10 Counter_ScanWindowC<10> VDD VSS 
+ FE_PHN679_Counter_ScanWindowC_10 / DEL0
XFE_PHC678_Counter_ScanWindowB_9 FE_PHN713_Counter_ScanWindowB_9 VDD VSS 
+ FE_PHN678_Counter_ScanWindowB_9 / DEL0
XFE_PHC677_Counter_ScanWindowB_10 Counter_ScanWindowB<10> VDD VSS 
+ FE_PHN677_Counter_ScanWindowB_10 / DEL0
XFE_PHC676_Counter_ScanWindowB_8 FE_PHN707_Counter_ScanWindowB_8 VDD VSS 
+ FE_PHN676_Counter_ScanWindowB_8 / DEL0
XFE_PHC675_Counter_ScanWindowC_9 Counter_ScanWindowC<9> VDD VSS 
+ FE_PHN675_Counter_ScanWindowC_9 / DEL0
XFE_PHC674_Counter_ScanWindowC_8 FE_PHN718_Counter_ScanWindowC_8 VDD VSS 
+ FE_PHN674_Counter_ScanWindowC_8 / DEL0
XFE_PHC673_Counter_ScanWindowA_9 FE_PHN708_Counter_ScanWindowA_9 VDD VSS 
+ FE_PHN673_Counter_ScanWindowA_9 / DEL0
XFE_PHC469_AccRegC_13 AccRegC<13> VDD VSS FE_PHN469_AccRegC_13 / DEL0
XFE_PHC461_AccRegA_13 AccRegA<13> VDD VSS FE_PHN461_AccRegA_13 / DEL0
XFE_PHC453_AccRegB_13 AccRegB<13> VDD VSS FE_PHN453_AccRegB_13 / DEL0
XFE_PHC426_AccRegC_9 AccRegC<9> VDD VSS FE_PHN426_AccRegC_9 / DEL0
XFE_PHC420_AccRegA_9 AccRegA<9> VDD VSS FE_PHN420_AccRegA_9 / DEL0
XFE_PHC413_AccRegC_8 AccRegC<8> VDD VSS FE_PHN413_AccRegC_8 / DEL0
XFE_PHC328_AccRegA_8 AccRegA<8> VDD VSS FE_PHN328_AccRegA_8 / DEL0
XFE_PHC300_AccRegC_3 AccRegC<3> VDD VSS FE_PHN300_AccRegC_3 / DEL0
XFE_PHC291_AccRegB_9 AccRegB<9> VDD VSS FE_PHN291_AccRegB_9 / DEL0
XFE_PHC279_AccRegC_1 AccRegC<1> VDD VSS FE_PHN279_AccRegC_1 / DEL0
XFE_PHC277_AccRegC_0 AccRegC<0> VDD VSS FE_PHN277_AccRegC_0 / DEL0
XFE_PHC271_AccRegA_0 AccRegA<0> VDD VSS FE_PHN271_AccRegA_0 / DEL0
XFE_PHC264_AccRegA_1 AccRegA<1> VDD VSS FE_PHN264_AccRegA_1 / DEL0
XFE_PHC260_AccRegC_4 AccRegC<4> VDD VSS FE_PHN260_AccRegC_4 / DEL0
XFE_PHC257_AccRegB_8 AccRegB<8> VDD VSS FE_PHN257_AccRegB_8 / DEL0
XFE_PHC247_AccRegA_2 AccRegA<2> VDD VSS FE_PHN247_AccRegA_2 / DEL0
XFE_PHC236_AccRegC_12 AccRegC<12> VDD VSS FE_PHN236_AccRegC_12 / DEL0
XFE_PHC234_AccRegC_5 AccRegC<5> VDD VSS FE_PHN234_AccRegC_5 / DEL0
XFE_PHC233_AccRegA_4 AccRegA<4> VDD VSS FE_PHN233_AccRegA_4 / DEL0
XFE_PHC229_AccRegC_7 AccRegC<7> VDD VSS FE_PHN229_AccRegC_7 / DEL0
XFE_PHC226_AccRegB_3 AccRegB<3> VDD VSS FE_PHN226_AccRegB_3 / DEL0
XFE_PHC225_AccRegB_2 AccRegB<2> VDD VSS FE_PHN225_AccRegB_2 / DEL0
XFE_PHC224_AccRegA_12 AccRegA<12> VDD VSS FE_PHN224_AccRegA_12 / DEL0
XFE_PHC223_AccRegA_3 AccRegA<3> VDD VSS FE_PHN223_AccRegA_3 / DEL0
XFE_PHC219_AccRegA_5 AccRegA<5> VDD VSS FE_PHN219_AccRegA_5 / DEL0
XFE_PHC217_AccRegC_10 AccRegC<10> VDD VSS FE_PHN217_AccRegC_10 / DEL0
XFE_PHC215_AccRegC_11 AccRegC<11> VDD VSS FE_PHN215_AccRegC_11 / DEL0
XFE_PHC212_AccRegC_6 AccRegC<6> VDD VSS FE_PHN212_AccRegC_6 / DEL0
XFE_PHC210_AccRegA_6 AccRegA<6> VDD VSS FE_PHN210_AccRegA_6 / DEL0
XFE_PHC209_AccRegB_0 AccRegB<0> VDD VSS FE_PHN209_AccRegB_0 / DEL0
XFE_PHC208_AccRegB_12 AccRegB<12> VDD VSS FE_PHN208_AccRegB_12 / DEL0
XFE_PHC207_AccRegB_1 AccRegB<1> VDD VSS FE_PHN207_AccRegB_1 / DEL0
XFE_PHC206_AccRegA_7 AccRegA<7> VDD VSS FE_PHN206_AccRegA_7 / DEL0
XFE_PHC204_AccRegC_15 AccRegC<15> VDD VSS FE_PHN204_AccRegC_15 / DEL0
XFE_PHC203_AccRegA_11 AccRegA<11> VDD VSS FE_PHN203_AccRegA_11 / DEL0
XFE_PHC201_AccRegA_10 AccRegA<10> VDD VSS FE_PHN201_AccRegA_10 / DEL0
XFE_PHC198_AccRegB_4 AccRegB<4> VDD VSS FE_PHN198_AccRegB_4 / DEL0
XFE_PHC196_AccRegC_14 AccRegC<14> VDD VSS FE_PHN196_AccRegC_14 / DEL0
XFE_PHC193_AccRegA_15 AccRegA<15> VDD VSS FE_PHN193_AccRegA_15 / DEL0
XFE_PHC183_AccRegA_14 AccRegA<14> VDD VSS FE_PHN183_AccRegA_14 / DEL0
XFE_PHC181_AccRegB_6 AccRegB<6> VDD VSS FE_PHN181_AccRegB_6 / DEL0
XFE_PHC180_AccRegB_5 AccRegB<5> VDD VSS FE_PHN180_AccRegB_5 / DEL0
XFE_PHC177_AccRegB_7 AccRegB<7> VDD VSS FE_PHN177_AccRegB_7 / DEL0
XFE_PHC170_AccRegB_11 AccRegB<11> VDD VSS FE_PHN170_AccRegB_11 / DEL0
XFE_PHC167_AccRegB_10 AccRegB<10> VDD VSS FE_PHN167_AccRegB_10 / DEL0
XFE_PHC164_AccRegB_14 AccRegB<14> VDD VSS FE_PHN164_AccRegB_14 / DEL0
XFE_PHC278_AccRegC_2 AccRegC<2> VDD VSS FE_PHN278_AccRegC_2 / CKBD2
XFE_PHC750_Counter_ScanWindowB_13 FE_PHN749_Counter_ScanWindowB_13 VDD VSS 
+ FE_PHN750_Counter_ScanWindowB_13 / DEL01
XFE_PHC749_Counter_ScanWindowB_13 FE_PHN742_Counter_ScanWindowB_13 VDD VSS 
+ FE_PHN749_Counter_ScanWindowB_13 / DEL01
XFE_PHC748_Counter_ScanWindowB_12 FE_PHN739_Counter_ScanWindowB_12 VDD VSS 
+ FE_PHN748_Counter_ScanWindowB_12 / DEL01
XFE_PHC747_Counter_ScanWindowA_13 FE_PHN741_Counter_ScanWindowA_13 VDD VSS 
+ FE_PHN747_Counter_ScanWindowA_13 / DEL01
XFE_PHC744_Counter_ScanWindowA_12 Counter_ScanWindowA<12> VDD VSS 
+ FE_PHN744_Counter_ScanWindowA_12 / DEL01
XFE_PHC742_Counter_ScanWindowB_13 Counter_ScanWindowB<13> VDD VSS 
+ FE_PHN742_Counter_ScanWindowB_13 / DEL01
XFE_PHC741_Counter_ScanWindowA_13 Counter_ScanWindowA<13> VDD VSS 
+ FE_PHN741_Counter_ScanWindowA_13 / DEL01
XFE_PHC736_Counter_ScanWindowA_11 Counter_ScanWindowA<11> VDD VSS 
+ FE_PHN736_Counter_ScanWindowA_11 / DEL01
XFE_PHC730_n_138 FE_PDN761_n_138 VDD VSS FE_PHN730_n_138 / DEL01
XFE_PHC729_n_136 FE_PDN760_n_136 VDD VSS FE_PHN729_n_136 / DEL01
XFE_PHC728_n_135 n_135 VDD VSS FE_PHN728_n_135 / DEL01
XFE_PHC727_n_63 FE_PDN777_n_63 VDD VSS FE_PHN727_n_63 / DEL01
XFE_PHC726_n_61 n_61 VDD VSS FE_PHN726_n_61 / DEL01
XFE_PHC718_Counter_ScanWindowC_8 Counter_ScanWindowC<8> VDD VSS 
+ FE_PHN718_Counter_ScanWindowC_8 / DEL01
XFE_PHC717_Counter_ScanWindowC_11 FE_PHN683_Counter_ScanWindowC_11 VDD VSS 
+ FE_PHN717_Counter_ScanWindowC_11 / DEL01
XFE_PHC716_ScanBusy_regB FE_PHN684_ScanBusy_regB VDD VSS 
+ FE_PHN716_ScanBusy_regB / DEL01
XFE_PHC714_Counter_ScanWindowB_7 Counter_ScanWindowB<7> VDD VSS 
+ FE_PHN714_Counter_ScanWindowB_7 / DEL01
XFE_PHC713_Counter_ScanWindowB_9 Counter_ScanWindowB<9> VDD VSS 
+ FE_PHN713_Counter_ScanWindowB_9 / DEL01
XFE_PHC712_Counter_ScanWindowC_7 Counter_ScanWindowC<7> VDD VSS 
+ FE_PHN712_Counter_ScanWindowC_7 / DEL01
XFE_PHC707_Counter_ScanWindowB_8 Counter_ScanWindowB<8> VDD VSS 
+ FE_PHN707_Counter_ScanWindowB_8 / DEL01
XFE_PHC739_Counter_ScanWindowB_12 Counter_ScanWindowB<12> VDD VSS 
+ FE_PHN739_Counter_ScanWindowB_12 / DEL015
XFE_PHC735_Counter_ScanWindowA_14 Counter_ScanWindowA<14> VDD VSS 
+ FE_PHN735_Counter_ScanWindowA_14 / DEL015
XFE_PHC734_Counter_ScanWindowC_12 FE_PHN725_Counter_ScanWindowC_12 VDD VSS 
+ FE_PHN734_Counter_ScanWindowC_12 / DEL015
XFE_PHC732_Counter_ScanWindowC_14 FE_PHN745_Counter_ScanWindowC_14 VDD VSS 
+ FE_PHN732_Counter_ScanWindowC_14 / DEL015
XFE_PHC731_Counter_ScanWindowB_14 Counter_ScanWindowB<14> VDD VSS 
+ FE_PHN731_Counter_ScanWindowB_14 / DEL015
XFE_PHC725_Counter_ScanWindowC_12 Counter_ScanWindowC<12> VDD VSS 
+ FE_PHN725_Counter_ScanWindowC_12 / DEL015
XFE_PHC724_Counter_ScanWindowC_13 FE_PHN738_Counter_ScanWindowC_13 VDD VSS 
+ FE_PHN724_Counter_ScanWindowC_13 / DEL015
XFE_PHC723_ScanInitC FE_PHN733_ScanInitC VDD VSS ScanInitC / DEL015
XFE_PHC721_Counter_ScanWindowA_14 FE_PHN735_Counter_ScanWindowA_14 VDD VSS 
+ FE_PHN721_Counter_ScanWindowA_14 / DEL015
XFE_PHC720_Counter_ScanWindowB_14 FE_PHN746_Counter_ScanWindowB_14 VDD VSS 
+ FE_PHN720_Counter_ScanWindowB_14 / DEL015
XFE_PHC719_Counter_ScanWindowC_14 FE_PHN732_Counter_ScanWindowC_14 VDD VSS 
+ FE_PHN719_Counter_ScanWindowC_14 / DEL015
XFE_PHC715_Counter_ScanWindowA_8 Counter_ScanWindowA<8> VDD VSS 
+ FE_PHN715_Counter_ScanWindowA_8 / DEL015
XFE_PHC711_Counter_ScanWindowA_7 Counter_ScanWindowA<7> VDD VSS 
+ FE_PHN711_Counter_ScanWindowA_7 / DEL015
XFE_PHC710_Counter_ScanWindowA_10 Counter_ScanWindowA<10> VDD VSS 
+ FE_PHN710_Counter_ScanWindowA_10 / DEL015
XFE_PHC708_Counter_ScanWindowA_9 Counter_ScanWindowA<9> VDD VSS 
+ FE_PHN708_Counter_ScanWindowA_9 / DEL015
XFE_PHC738_Counter_ScanWindowC_13 Counter_ScanWindowC<13> VDD VSS 
+ FE_PHN738_Counter_ScanWindowC_13 / DEL02
XFE_PHC733_ScanInitC FE_PHN723_ScanInitC VDD VSS FE_PHN733_ScanInitC / DEL02
XFE_PHC791_AccRegC_2 FE_PHN790_AccRegC_2 VDD VSS FE_PHN791_AccRegC_2 / DEL005
XFE_PHC755_Counter_ScanWindowA_12 FE_PHN754_Counter_ScanWindowA_12 VDD VSS 
+ FE_PHN755_Counter_ScanWindowA_12 / DEL005
XFE_PHC754_Counter_ScanWindowA_12 FE_PHN753_Counter_ScanWindowA_12 VDD VSS 
+ FE_PHN754_Counter_ScanWindowA_12 / DEL005
XFE_PHC753_Counter_ScanWindowA_12 FE_PHN752_Counter_ScanWindowA_12 VDD VSS 
+ FE_PHN753_Counter_ScanWindowA_12 / DEL005
XFE_PHC752_Counter_ScanWindowA_12 FE_PHN744_Counter_ScanWindowA_12 VDD VSS 
+ FE_PHN752_Counter_ScanWindowA_12 / DEL005
XFE_PHC743_n_140 n_140 VDD VSS FE_PHN743_n_140 / DEL005
XFE_PHC740_n_215 n_215 VDD VSS FE_PHN740_n_215 / DEL005
XFE_PDC777_n_63 n_63 VDD VSS FE_PDN777_n_63 / BUFFD1
XFE_PDC772_FE_PHN543_n_7 FE_PHN543_n_7 VDD VSS FE_PDN772_FE_PHN543_n_7 / BUFFD1
XFE_PHC756_Counter_ScanWindowA_12 FE_PHN755_Counter_ScanWindowA_12 VDD VSS 
+ FE_PHN756_Counter_ScanWindowA_12 / BUFFD1
XFE_PHC751_Counter_ScanWindowA_13 FE_PHN747_Counter_ScanWindowA_13 VDD VSS 
+ FE_PHN751_Counter_ScanWindowA_13 / BUFFD1
XFE_PHC746_Counter_ScanWindowB_14 FE_PHN731_Counter_ScanWindowB_14 VDD VSS 
+ FE_PHN746_Counter_ScanWindowB_14 / BUFFD1
XFE_PHC745_Counter_ScanWindowC_14 Counter_ScanWindowC<14> VDD VSS 
+ FE_PHN745_Counter_ScanWindowC_14 / BUFFD1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_605
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_605 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> p1 p2 p3 p4 p5 p6 p7 p8 p9 p10 p11 p12 p13 p14 p15 p16 p17 
+ tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I p3:I p4:I p5:I p6:I p7:I p8:I p9:I p10:I 
*.PININFO p11:I p12:I p13:I p14:I p15:I p16:I p17:I out<9>:O out<8>:O out<7>:O 
*.PININFO out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O 
*.PININFO tmrErr:O VDD:B VSS:B
Xg2682 p5 VDD VSS n_10 / CKND1
Xg2683 p1 VDD VSS n_9 / CKND1
Xg2684 p11 VDD VSS n_8 / CKND1
Xg2685 inC<9> VDD VSS n_7 / CKND1
Xg2686 p3 VDD VSS n_6 / CKND1
Xg2687 inA<5> VDD VSS n_5 / CKND1
Xg2688 p4 VDD VSS n_4 / CKND1
Xg2689 inC<7> VDD VSS n_3 / CKND1
Xg2690 p13 VDD VSS n_2 / CKND1
Xg2691 p6 VDD VSS n_1 / CKND1
Xg2692 p9 VDD VSS n_0 / CKND1
Xg2681__9682 inA<8> inC<8> VDD VSS n_11 / IND2D1
Xg2680__4547 inA<9> inB<9> VDD VSS n_12 / INR2D1
Xg2679__1474 inA<8> n_2 inB<8> VDD VSS n_13 / MUX2ND1
Xg2664__5703 inA<2> inB<2> VDD VSS n_28 / CKXOR2D1
Xg2667__2250 inA<3> inB<3> VDD VSS n_25 / CKXOR2D1
Xg2669__2703 inA<1> inB<1> VDD VSS n_23 / CKXOR2D1
Xg2670__5795 inA<0> inB<0> VDD VSS n_22 / CKXOR2D1
Xg2675__9906 inA<6> inB<6> VDD VSS n_17 / CKXOR2D1
Xg2677__4296 inA<7> inB<7> VDD VSS n_15 / CKXOR2D1
Xg2678__3772 inA<4> inB<4> VDD VSS n_14 / CKXOR2D1
Xg2665__7114 inA<6> inC<6> VDD VSS n_27 / XNR2D1
Xg2666__5266 inA<4> inC<4> VDD VSS n_26 / XNR2D1
Xg2668__6083 n_3 inA<7> VDD VSS n_24 / XNR2D1
Xg2671__7344 inA<3> inC<3> VDD VSS n_21 / XNR2D1
Xg2672__1840 n_5 inB<5> VDD VSS n_20 / XNR2D1
Xg2673__5019 inA<1> inC<1> VDD VSS n_19 / XNR2D1
Xg2674__1857 inA<0> inC<0> VDD VSS n_18 / XNR2D1
Xg2676__8780 inA<2> inC<2> VDD VSS n_16 / XNR2D1
Xg2650__3772 inB<7> inA<7> n_3 out<7> VDD VSS / FCICIND2
Xg2653__9682 p2 p15 n_6 out<4> VDD VSS / FCICIND2
Xg2654__2683 inB<0> inA<0> n_8 out<0> VDD VSS / FCICIND2
Xg2655__1309 inB<5> p14 n_9 out<5> VDD VSS / FCICIND2
Xg2656__6877 p10 inA<3> n_4 out<3> VDD VSS / FCICIND2
Xg2657__2900 inB<6> inA<6> n_1 out<6> VDD VSS / FCICIND2
Xg2658__2391 p8 p12 n_10 out<2> VDD VSS / FCICIND2
Xg2659__7675 p7 p17 n_0 out<1> VDD VSS / FCICIND2
Xg2662__1786 inB<8> inA<8> n_2 out<8> VDD VSS / FCICIND2
Xg2663__5953 p16 inA<9> n_7 out<9> VDD VSS / FCICIND2
Xg2661__8757 n_9 inA<5> n_5 inC<5> n_24 VDD VSS n_31 / AOI221D1
Xg2652__4547 n_31 n_26 n_27 n_11 VDD VSS n_40 / ND4D1
Xg2660__7118 n_18 n_19 n_16 n_21 VDD VSS n_32 / ND4D1
Xg2646__1857 n_12 n_28 n_25 n_45 VDD VSS tmrErr / OR4D1
Xg2647__9906 n_22 n_23 n_32 n_44 VDD VSS n_45 / OR4D1
Xg2651__1474 n_14 n_15 n_20 n_17 VDD VSS n_41 / OR4D1
Xg2649__4296 n_7 inB<9> n_40 n_41 VDD VSS n_43 / AOI211D1
Xg2648__8780 inA<9> n_7 n_43 n_13 VDD VSS n_44 / OAI211D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_608
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_608 FE_OFN1_TH_regA_6 FE_OFN3_TH_regA_5 VDD VSS 
+ inA<9> inA<8> inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> 
+ inB<8> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<9> out<8> out<7> 
+ out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 p5 p6 p7 p8 p9 
+ p10 p11 p12 p13 p14 p15 p16 p17 tmrErr
*.PININFO FE_OFN1_TH_regA_6:I FE_OFN3_TH_regA_5:I inA<9>:I inA<8>:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<9>:I inB<8>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I 
*.PININFO inB<2>:I inB<1>:I inB<0>:I inC<9>:I inC<8>:I inC<7>:I inC<6>:I 
*.PININFO inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I 
*.PININFO p4:I p5:I p6:I p7:I p8:I p9:I p10:I p11:I p12:I p13:I p14:I p15:I 
*.PININFO p16:I p17:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O out<4>:O 
*.PININFO out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2682 p5 VDD VSS n_10 / CKND1
Xg2683 p1 VDD VSS n_9 / CKND1
Xg2684 p11 VDD VSS n_8 / CKND1
Xg2685 inC<9> VDD VSS n_7 / CKND1
Xg2686 p3 VDD VSS n_6 / CKND1
Xg2687 FE_OFN3_TH_regA_5 VDD VSS n_5 / CKND1
Xg2688 p4 VDD VSS n_4 / CKND1
Xg2689 inC<7> VDD VSS n_3 / CKND1
Xg2690 p13 VDD VSS n_2 / CKND1
Xg2691 p6 VDD VSS n_1 / CKND1
Xg2692 p9 VDD VSS n_0 / CKND1
Xg2681__5019 inA<8> inC<8> VDD VSS n_11 / IND2D1
Xg2680__1840 inA<9> inB<9> VDD VSS n_12 / INR2D1
Xg2679__7344 inA<8> n_2 inB<8> VDD VSS n_13 / MUX2ND1
Xg2664__6877 inA<2> inB<2> VDD VSS n_28 / CKXOR2D1
Xg2667__7675 inA<3> inB<3> VDD VSS n_25 / CKXOR2D1
Xg2669__8757 inA<1> inB<1> VDD VSS n_23 / CKXOR2D1
Xg2670__1786 inA<0> inB<0> VDD VSS n_22 / CKXOR2D1
Xg2675__2250 FE_OFN1_TH_regA_6 inB<6> VDD VSS n_17 / CKXOR2D1
Xg2677__2703 inA<7> inB<7> VDD VSS n_15 / CKXOR2D1
Xg2678__5795 inA<4> inB<4> VDD VSS n_14 / CKXOR2D1
Xg2665__2900 FE_OFN1_TH_regA_6 inC<6> VDD VSS n_27 / XNR2D1
Xg2666__2391 inA<4> inC<4> VDD VSS n_26 / XNR2D1
Xg2668__7118 n_3 inA<7> VDD VSS n_24 / XNR2D1
Xg2671__5953 inA<3> inC<3> VDD VSS n_21 / XNR2D1
Xg2672__5703 n_5 inB<5> VDD VSS n_20 / XNR2D1
Xg2673__7114 inA<1> inC<1> VDD VSS n_19 / XNR2D1
Xg2674__5266 inA<0> inC<0> VDD VSS n_18 / XNR2D1
Xg2676__6083 inA<2> inC<2> VDD VSS n_16 / XNR2D1
Xg2650__5795 inB<7> inA<7> n_3 out<7> VDD VSS / FCICIND2
Xg2653__5019 p2 p15 n_6 out<4> VDD VSS / FCICIND2
Xg2655__9906 inB<5> p14 n_9 out<5> VDD VSS / FCICIND2
Xg2656__8780 p10 inA<3> n_4 out<3> VDD VSS / FCICIND2
Xg2657__4296 inB<6> inA<6> n_1 out<6> VDD VSS / FCICIND2
Xg2658__3772 p8 p12 n_10 out<2> VDD VSS / FCICIND2
Xg2659__1474 p7 p17 n_0 out<1> VDD VSS / FCICIND2
Xg2662__2683 inB<8> inA<8> n_2 out<8> VDD VSS / FCICIND2
Xg2663__1309 p16 inA<9> n_7 out<9> VDD VSS / FCICIND2
Xg2661__9682 n_9 inA<5> n_5 inC<5> n_24 VDD VSS n_31 / AOI221D1
Xg2652__1840 n_31 n_26 n_27 n_11 VDD VSS n_40 / ND4D1
Xg2660__4547 n_18 n_19 n_16 n_21 VDD VSS n_32 / ND4D1
Xg2654__1857 inB<0> inA<0> n_8 out<0> VDD VSS / FCICIND1
Xg2646__5266 n_12 n_28 n_25 n_45 VDD VSS tmrErr / OR4D1
Xg2647__2250 n_22 n_23 n_32 n_44 VDD VSS n_45 / OR4D1
Xg2651__7344 n_14 n_15 n_20 n_17 VDD VSS n_41 / OR4D1
Xg2649__2703 n_7 inB<9> n_40 n_41 VDD VSS n_43 / AOI211D1
Xg2648__6083 inA<9> n_7 n_43 n_13 VDD VSS n_44 / OAI211D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_611
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_611 FE_OFN2_TH_regA_5 FE_OFN4_TH_regA_3 VDD VSS 
+ inA<9> inA<8> inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> 
+ inB<8> inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> 
+ inC<7> inC<6> inC<5> inC<4> inC<3> inC<2> inC<1> inC<0> out<9> out<8> out<7> 
+ out<6> out<5> out<4> out<3> out<2> out<1> out<0> p1 p2 p3 p4 p5 p6 p7 p8 p9 
+ p10 p11 p12 p13 p14 p15 p16 tmrErr
*.PININFO FE_OFN2_TH_regA_5:I FE_OFN4_TH_regA_3:I inA<9>:I inA<8>:I inA<7>:I 
*.PININFO inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I inA<1>:I inA<0>:I 
*.PININFO inB<9>:I inB<8>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I inB<3>:I 
*.PININFO inB<2>:I inB<1>:I inB<0>:I inC<9>:I inC<8>:I inC<7>:I inC<6>:I 
*.PININFO inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I p1:I p2:I p3:I 
*.PININFO p4:I p5:I p6:I p7:I p8:I p9:I p10:I p11:I p12:I p13:I p14:I p15:I 
*.PININFO p16:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O 
*.PININFO out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2682 p5 VDD VSS n_10 / CKND1
Xg2683 p1 VDD VSS n_9 / CKND1
Xg2684 p11 VDD VSS n_8 / CKND1
Xg2685 inC<9> VDD VSS n_7 / CKND1
Xg2686 p3 VDD VSS n_6 / CKND1
Xg2687 FE_OFN2_TH_regA_5 VDD VSS n_5 / CKND1
Xg2688 p4 VDD VSS n_4 / CKND1
Xg2689 inC<7> VDD VSS n_3 / CKND1
Xg2690 p13 VDD VSS n_2 / CKND1
Xg2691 p6 VDD VSS n_1 / CKND1
Xg2692 p9 VDD VSS n_0 / CKND1
Xg2681__7114 inA<8> inC<8> VDD VSS n_11 / IND2D1
Xg2680__5703 inA<9> inB<9> VDD VSS n_12 / INR2D1
Xg2679__5953 inA<8> n_2 inB<8> VDD VSS n_13 / MUX2ND1
Xg2664__8780 inA<2> inB<2> VDD VSS n_28 / CKXOR2D1
Xg2667__1474 FE_OFN4_TH_regA_3 inB<3> VDD VSS n_25 / CKXOR2D1
Xg2669__9682 inA<1> inB<1> VDD VSS n_23 / CKXOR2D1
Xg2670__2683 inA<0> inB<0> VDD VSS n_22 / CKXOR2D1
Xg2675__7675 inA<6> inB<6> VDD VSS n_17 / CKXOR2D1
Xg2677__8757 inA<7> inB<7> VDD VSS n_15 / CKXOR2D1
Xg2678__1786 inA<4> inB<4> VDD VSS n_14 / CKXOR2D1
Xg2665__4296 inA<6> inC<6> VDD VSS n_27 / XNR2D1
Xg2666__3772 inA<4> inC<4> VDD VSS n_26 / XNR2D1
Xg2668__4547 n_3 inA<7> VDD VSS n_24 / XNR2D1
Xg2671__1309 FE_OFN4_TH_regA_3 inC<3> VDD VSS n_21 / XNR2D1
Xg2672__6877 n_5 inB<5> VDD VSS n_20 / XNR2D1
Xg2673__2900 inA<1> inC<1> VDD VSS n_19 / XNR2D1
Xg2674__2391 inA<0> inC<0> VDD VSS n_18 / XNR2D1
Xg2676__7118 inA<2> inC<2> VDD VSS n_16 / XNR2D1
Xg2654__5266 inB<0> inA<0> n_8 out<0> VDD VSS / FCICIND1
Xg2659__7344 p7 inA<1> n_0 out<1> VDD VSS / FCICIND1
Xg2662__1857 inB<8> inA<8> n_2 out<8> VDD VSS / FCICIND1
Xg2663__9906 p16 inA<9> n_7 out<9> VDD VSS / FCICIND1
Xg2661__5019 n_9 inA<5> n_5 inC<5> n_24 VDD VSS n_31 / AOI221D1
Xg2652__5703 n_31 n_26 n_27 n_11 VDD VSS n_40 / ND4D1
Xg2660__1840 n_18 n_19 n_16 n_21 VDD VSS n_32 / ND4D1
Xg2650__1786 inB<7> inA<7> n_3 out<7> VDD VSS / FCICIND2
Xg2653__7114 p2 p15 n_6 out<4> VDD VSS / FCICIND2
Xg2655__2250 inB<5> p14 n_9 out<5> VDD VSS / FCICIND2
Xg2656__6083 p10 inA<3> n_4 out<3> VDD VSS / FCICIND2
Xg2657__2703 inB<6> inA<6> n_1 out<6> VDD VSS / FCICIND2
Xg2658__5795 p8 p12 n_10 out<2> VDD VSS / FCICIND2
Xg2646__2391 n_12 n_28 n_25 n_45 VDD VSS tmrErr / OR4D1
Xg2647__7675 n_22 n_23 n_32 n_44 VDD VSS n_45 / OR4D1
Xg2651__5953 n_14 n_15 n_20 n_17 VDD VSS n_41 / OR4D1
Xg2649__8757 n_7 inB<9> n_40 n_41 VDD VSS n_43 / AOI211D1
Xg2648__7118 inA<9> n_7 n_43 n_13 VDD VSS n_44 / OAI211D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_613
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_613 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg442__8780 inC<4> inA<4> inB<4> VDD VSS n_14 / MAOI222D1
Xg443__4296 inC<9> inA<9> inB<9> VDD VSS n_13 / MAOI222D1
Xg444__3772 inC<8> inA<8> inB<8> VDD VSS n_12 / MAOI222D1
Xg445__1474 inC<0> inA<0> inB<0> VDD VSS n_11 / MAOI222D1
Xg446__4547 inC<6> inA<6> inB<6> VDD VSS n_10 / MAOI222D1
Xg452__9682 inC<2> inA<2> inB<2> VDD VSS n_4 / MAOI222D1
Xg453__2683 inC<7> inA<7> inB<7> VDD VSS n_3 / MAOI222D1
Xg454__1309 inC<3> inA<3> inB<3> VDD VSS n_2 / MAOI222D1
Xg455__6877 inC<5> inA<5> inB<5> VDD VSS n_1 / MAOI222D1
Xg456__2900 inC<1> inA<1> inB<1> VDD VSS n_0 / MAOI222D1
Xg437 n_14 VDD VSS out<4> / CKND1
Xg438 n_13 VDD VSS out<9> / CKND1
Xg439 n_12 VDD VSS out<8> / CKND1
Xg440 n_11 VDD VSS out<0> / CKND1
Xg441 n_10 VDD VSS out<6> / CKND1
Xg447 n_4 VDD VSS out<2> / CKND1
Xg448 n_3 VDD VSS out<7> / CKND1
Xg449 n_2 VDD VSS out<3> / CKND1
Xg450 n_1 VDD VSS out<5> / CKND1
Xg451 n_0 VDD VSS out<1> / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    fanout_1592
* View Name:    schematic
************************************************************************

.SUBCKT fanout_1592 in<0> outA<0> outB<0> outC<0>
*.PININFO in<0>:I outA<0>:O outB<0>:O outC<0>:O
*.CONNECT outC<0> in<0> 
*.CONNECT outA<0> in<0> 
*.CONNECT outB<0> in<0> 
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    fanout_1588
* View Name:    schematic
************************************************************************

.SUBCKT fanout_1588 VDD VSS in<0> outA<0> outB<0> outC<0>
*.PININFO in<0>:I outA<0>:O outB<0>:O outC<0>:O VDD:B VSS:B
Xrm_assigns_buf_outA_0 in<0> VDD VSS outA<0> / BUFFD1
Xrm_assigns_buf_outB_0 in<0> VDD VSS outB<0> / BUFFD1
Xrm_assigns_buf_outC_0 in<0> VDD VSS outC<0> / BUFFD1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_584
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_584 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg70 inA<0> VDD VSS n_2 / CKND1
Xg71 inC<0> VDD VSS n_1 / CKND1
Xg72 inB<0> VDD VSS n_0 / CKND1
Xg69__9906 n_0 inC<0> inA<0> n_1 inB<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_591
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_591 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg70 inA<0> VDD VSS n_2 / CKND1
Xg71 inC<0> VDD VSS n_1 / CKND1
Xg72 inB<0> VDD VSS n_0 / CKND1
Xg69__1857 n_0 inC<0> inA<0> n_1 inB<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_598
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_598 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg70 inA<0> VDD VSS n_2 / CKND1
Xg71 inC<0> VDD VSS n_1 / CKND1
Xg72 inB<0> VDD VSS n_0 / CKND1
Xg69__5019 n_0 inC<0> inA<0> n_1 inB<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_600
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_600 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg54__1840 inA<0> inC<0> inB<0> VDD VSS n_0 / MAOI222D1
Xg53 n_0 VDD VSS out<0> / CKND1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI222D2
* View Name:    schematic
************************************************************************

.SUBCKT MAOI222D2 A B C VDD VSS ZN
*.PININFO A:I B:I C:I ZN:O VDD:B VSS:B
MMU20_1-M_u2 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU7 net25 B VSS VSS nch l=60n w=210.0n m=1
MMU8 net9 B net13 VSS nch l=60n w=210.0n m=1
MMU20_0-M_u2 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU6 net13 A net25 VSS nch l=60n w=390.0n m=1
MMU9 net9 A net13 VSS nch l=60n w=390.0n m=1
MMU19-M_u2 net5 net13 VSS VSS nch l=60n w=390.0n m=1
MMU10 net9 C VSS VSS nch l=60n w=210.0n m=1
MMU5 net61 A net13 VDD pch l=60n w=455.00n m=1
MMU1 net61 C VDD VDD pch l=60n w=455.00n m=1
MMU4 net61 B net13 VDD pch l=60n w=455.00n m=1
MMU20_1-M_u3 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMU19-M_u3 net5 net13 VDD VDD pch l=60n w=520.0n m=1
MMU2 net36 B VDD VDD pch l=60n w=455.00n m=1
MMU20_0-M_u3 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMU3 net13 A net36 VDD pch l=60n w=455.00n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_581
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_581 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inB<0> VDD VSS n_2 / CKND1
Xg177 p2 VDD VSS n_1 / CKND1
Xg178 p1 VDD VSS n_0 / CKND1
Xg175__7344 n_0 n_2 n_1 VDD VSS out<0> / MAOI222D2
Xg174__5795 inB<0> n_1 inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_586
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_586 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inB<0> VDD VSS n_2 / CKND1
Xg177 p2 VDD VSS n_1 / CKND1
Xg178 p1 VDD VSS n_0 / CKND1
Xg175__2703 n_0 n_2 n_1 VDD VSS out<0> / MAOI222D1
Xg174__6083 inB<0> n_1 inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_595
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_595 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inB<0> VDD VSS n_2 / CKND1
Xg177 p2 VDD VSS n_1 / CKND1
Xg178 p1 VDD VSS n_0 / CKND1
Xg175__2250 n_0 FE_PHN789_n_2 n_1 VDD VSS out<0> / MAOI222D1
Xg174__5266 inB<0> n_1 inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
XFE_PHC789_n_2 n_2 VDD VSS FE_PHN789_n_2 / DEL01
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_582
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_582 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p3 VDD VSS n_2 / CKND1
Xg177 p1 VDD VSS n_1 / CKND1
Xg178 p2 VDD VSS n_0 / CKND1
Xg175__7114 n_0 n_1 n_2 VDD VSS out<0> / MAOI222D1
Xg174__5703 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_590
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_590 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p3 VDD VSS n_2 / CKND1
Xg177 p1 VDD VSS n_1 / CKND1
Xg178 p2 VDD VSS n_0 / CKND1
Xg175__5953 n_0 n_1 n_2 VDD VSS out<0> / MAOI222D1
Xg174__1786 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_597
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_597 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p3 VDD VSS n_2 / CKND1
Xg177 p1 VDD VSS n_1 / CKND1
Xg178 p2 VDD VSS n_0 / CKND1
Xg175__8757 n_0 n_1 n_2 VDD VSS out<0> / MAOI222D1
Xg174__7118 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    fanout
* View Name:    schematic
************************************************************************

.SUBCKT fanout in<0> outA<0> outB<0> outC<0>
*.PININFO in<0>:I outA<0>:O outB<0>:O outC<0>:O
*.CONNECT outC<0> in<0> 
*.CONNECT outA<0> in<0> 
*.CONNECT outA<0> outB<0> 
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_17
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_17 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_16
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_16 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_PHN628_n_1943 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_PHC628_n_1943 enable VDD VSS FE_PHN628_n_1943 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_15
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_15 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_14
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_14 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_13
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_13 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_12
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_12 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_PHN607_n_1937 ck_out LTIELO_NET VDD VSS / CKLNQD6
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_PHC607_n_1937 enable VDD VSS FE_PHN607_n_1937 / DEL0
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKLNQD3
* View Name:    schematic
************************************************************************

.SUBCKT CKLNQD3 CP E Q TE VDD VSS
*.PININFO CP:I E:I TE:I Q:O VDD:B VSS:B
MMU75_2-M_u2 Q net63 VSS VSS nch l=60n w=215.00n m=1
MMU19 net37 TE VSS VSS nch l=60n w=270.0n m=1
MMU75_1-M_u2 Q net63 VSS VSS nch l=60n w=215.00n m=1
MMU20 net37 E VSS VSS nch l=60n w=270.0n m=1
MMI85-M_u4 net33 net13 VSS VSS nch l=60n w=215.00n m=1
MMI85-M_u3 net63 CP net33 VSS nch l=60n w=215.00n m=1
MMI82 net97 net5 net37 VSS nch l=60n w=270.0n m=1
MMU75_0-M_u2 Q net63 VSS VSS nch l=60n w=215.00n m=1
MMU82-M_u2 net11 net5 VSS VSS nch l=60n w=195.00n m=1
MMI80-M_u2 net13 net97 VSS VSS nch l=60n w=200n m=1
MMI91 net9 net11 net97 VSS nch l=60n w=200n m=1
MMU81-M_u2 net5 CP VSS VSS nch l=60n w=195.00n m=1
MMI92 VSS net13 net9 VSS nch l=60n w=200n m=1
MMU75_2-M_u3 Q net63 VDD VDD pch l=60n w=520.0n m=1
MMU16 net97 net11 net100 VDD pch l=60n w=480.0n m=1
MMU82-M_u3 net11 net5 VDD VDD pch l=60n w=260.0n m=1
MMI85-M_u1 net63 CP VDD VDD pch l=60n w=350.0n m=1
MMU75_0-M_u3 Q net63 VDD VDD pch l=60n w=520.0n m=1
MMU81-M_u3 net5 CP VDD VDD pch l=60n w=260.0n m=1
MMI81 net56 TE VDD VDD pch l=60n w=480.0n m=1
MMI85-M_u2 net63 net13 VDD VDD pch l=60n w=350.0n m=1
MMI80-M_u3 net13 net97 VDD VDD pch l=60n w=285.00n m=1
MMI90 net60 net5 net97 VDD pch l=60n w=200n m=1
MMU75_1-M_u3 Q net63 VDD VDD pch l=60n w=520.0n m=1
MMI88 VDD net13 net60 VDD pch l=60n w=200n m=1
MMU17 net100 E net56 VDD pch l=60n w=480.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_11
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_11 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD3
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_10
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_10 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_PHN630_n_1946 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_PHC630_n_1946 enable VDD VSS FE_PHN630_n_1946 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_9
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_9 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_8
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_8 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_7
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_7 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_6
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_6 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_PHN618_n_1939 ck_out LTIELO_NET VDD VSS / CKLNQD6
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_PHC618_n_1939 enable VDD VSS FE_PHN618_n_1939 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_5
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_5 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD3
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_4
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_4 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_PHN561_n_1949 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_PHC561_n_1949 enable VDD VSS FE_PHN561_n_1949 / DEL0
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_3
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_3 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_2
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_2 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD_1
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_1 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    RC_CG_MOD
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD6
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2XD1
* View Name:    schematic
************************************************************************

.SUBCKT INR2XD1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1_0-M_u4 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMU1_0-M_u3 ZN net5 VSS VSS nch l=60n w=195.00n m=1
MMU1_1-M_u3 ZN net5 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u4 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u2 ZN B1 net36 VDD pch l=60n w=520.0n m=1
MMU1_0-M_u1 net36 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u1 net25 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u2 ZN B1 net25 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    PulGen_StartTMR
* View Name:    schematic
************************************************************************

.SUBCKT PulGen_StartTMR L2H_ScanStartA L2H_ScanStartB L2H_ScanStartC 
+ ScanStartA ScanStartB ScanStartC VDD VSS
*.PININFO ScanStartA:I ScanStartB:I ScanStartC:I L2H_ScanStartA:O 
*.PININFO L2H_ScanStartB:O L2H_ScanStartC:O VDD:B VSS:B
Xg38__2391 FE_RN_1 ScanStart_DLB<40> VDD VSS L2H_ScanStartB / INR2D1
Xg39__7675 FE_RN_1 ScanStart_DLC<40> VDD VSS L2H_ScanStartC / INR2D1
Xg37__2900 FE_RN_1 ScanStart_DLA<40> VDD VSS L2H_ScanStartA / INR2XD1
XDEL_SS[0].delayCell_SSA_DL FE_RN_1 VDD VSS ScanStart_DLA<1> / DEL4
XDEL_SS[0].delayCell_SSB_DL FE_RN_1 VDD VSS ScanStart_DLB<1> / DEL4
XDEL_SS[0].delayCell_SSC_DL FE_RN_1 VDD VSS ScanStart_DLC<1> / DEL4
XDEL_SS[1].delayCell_SSA_DL ScanStart_DLA<1> VDD VSS ScanStart_DLA<2> / DEL4
XDEL_SS[1].delayCell_SSB_DL ScanStart_DLB<1> VDD VSS ScanStart_DLB<2> / DEL4
XDEL_SS[1].delayCell_SSC_DL ScanStart_DLC<1> VDD VSS ScanStart_DLC<2> / DEL4
XDEL_SS[2].delayCell_SSA_DL ScanStart_DLA<2> VDD VSS ScanStart_DLA<3> / DEL4
XDEL_SS[2].delayCell_SSB_DL ScanStart_DLB<2> VDD VSS ScanStart_DLB<3> / DEL4
XDEL_SS[2].delayCell_SSC_DL ScanStart_DLC<2> VDD VSS ScanStart_DLC<3> / DEL4
XDEL_SS[3].delayCell_SSA_DL ScanStart_DLA<3> VDD VSS ScanStart_DLA<4> / DEL4
XDEL_SS[3].delayCell_SSB_DL ScanStart_DLB<3> VDD VSS ScanStart_DLB<4> / DEL4
XDEL_SS[3].delayCell_SSC_DL ScanStart_DLC<3> VDD VSS ScanStart_DLC<4> / DEL4
XDEL_SS[4].delayCell_SSA_DL ScanStart_DLA<4> VDD VSS ScanStart_DLA<5> / DEL4
XDEL_SS[4].delayCell_SSB_DL ScanStart_DLB<4> VDD VSS ScanStart_DLB<5> / DEL4
XDEL_SS[4].delayCell_SSC_DL ScanStart_DLC<4> VDD VSS ScanStart_DLC<5> / DEL4
XDEL_SS[5].delayCell_SSA_DL ScanStart_DLA<5> VDD VSS ScanStart_DLA<6> / DEL4
XDEL_SS[5].delayCell_SSB_DL ScanStart_DLB<5> VDD VSS ScanStart_DLB<6> / DEL4
XDEL_SS[5].delayCell_SSC_DL ScanStart_DLC<5> VDD VSS ScanStart_DLC<6> / DEL4
XDEL_SS[6].delayCell_SSA_DL ScanStart_DLA<6> VDD VSS ScanStart_DLA<7> / DEL4
XDEL_SS[6].delayCell_SSB_DL ScanStart_DLB<6> VDD VSS ScanStart_DLB<7> / DEL4
XDEL_SS[6].delayCell_SSC_DL ScanStart_DLC<6> VDD VSS ScanStart_DLC<7> / DEL4
XDEL_SS[7].delayCell_SSA_DL ScanStart_DLA<7> VDD VSS ScanStart_DLA<8> / DEL4
XDEL_SS[7].delayCell_SSB_DL ScanStart_DLB<7> VDD VSS ScanStart_DLB<8> / DEL4
XDEL_SS[7].delayCell_SSC_DL ScanStart_DLC<7> VDD VSS ScanStart_DLC<8> / DEL4
XDEL_SS[8].delayCell_SSA_DL ScanStart_DLA<8> VDD VSS ScanStart_DLA<9> / DEL4
XDEL_SS[8].delayCell_SSB_DL ScanStart_DLB<8> VDD VSS ScanStart_DLB<9> / DEL4
XDEL_SS[8].delayCell_SSC_DL ScanStart_DLC<8> VDD VSS ScanStart_DLC<9> / DEL4
XDEL_SS[9].delayCell_SSA_DL ScanStart_DLA<9> VDD VSS ScanStart_DLA<10> / DEL4
XDEL_SS[9].delayCell_SSB_DL ScanStart_DLB<9> VDD VSS ScanStart_DLB<10> / DEL4
XDEL_SS[9].delayCell_SSC_DL ScanStart_DLC<9> VDD VSS ScanStart_DLC<10> / DEL4
XDEL_SS[10].delayCell_SSA_DL ScanStart_DLA<10> VDD VSS ScanStart_DLA<11> / DEL4
XDEL_SS[10].delayCell_SSB_DL ScanStart_DLB<10> VDD VSS ScanStart_DLB<11> / DEL4
XDEL_SS[10].delayCell_SSC_DL ScanStart_DLC<10> VDD VSS ScanStart_DLC<11> / DEL4
XDEL_SS[11].delayCell_SSA_DL ScanStart_DLA<11> VDD VSS ScanStart_DLA<12> / DEL4
XDEL_SS[11].delayCell_SSB_DL ScanStart_DLB<11> VDD VSS ScanStart_DLB<12> / DEL4
XDEL_SS[11].delayCell_SSC_DL ScanStart_DLC<11> VDD VSS ScanStart_DLC<12> / DEL4
XDEL_SS[12].delayCell_SSA_DL ScanStart_DLA<12> VDD VSS ScanStart_DLA<13> / DEL4
XDEL_SS[12].delayCell_SSB_DL ScanStart_DLB<12> VDD VSS ScanStart_DLB<13> / DEL4
XDEL_SS[12].delayCell_SSC_DL ScanStart_DLC<12> VDD VSS ScanStart_DLC<13> / DEL4
XDEL_SS[13].delayCell_SSA_DL ScanStart_DLA<13> VDD VSS ScanStart_DLA<14> / DEL4
XDEL_SS[13].delayCell_SSB_DL ScanStart_DLB<13> VDD VSS ScanStart_DLB<14> / DEL4
XDEL_SS[13].delayCell_SSC_DL ScanStart_DLC<13> VDD VSS ScanStart_DLC<14> / DEL4
XDEL_SS[14].delayCell_SSA_DL ScanStart_DLA<14> VDD VSS ScanStart_DLA<15> / DEL4
XDEL_SS[14].delayCell_SSB_DL ScanStart_DLB<14> VDD VSS ScanStart_DLB<15> / DEL4
XDEL_SS[14].delayCell_SSC_DL ScanStart_DLC<14> VDD VSS ScanStart_DLC<15> / DEL4
XDEL_SS[15].delayCell_SSA_DL ScanStart_DLA<15> VDD VSS ScanStart_DLA<16> / DEL4
XDEL_SS[15].delayCell_SSB_DL ScanStart_DLB<15> VDD VSS ScanStart_DLB<16> / DEL4
XDEL_SS[15].delayCell_SSC_DL ScanStart_DLC<15> VDD VSS ScanStart_DLC<16> / DEL4
XDEL_SS[16].delayCell_SSA_DL ScanStart_DLA<16> VDD VSS ScanStart_DLA<17> / DEL4
XDEL_SS[16].delayCell_SSB_DL ScanStart_DLB<16> VDD VSS ScanStart_DLB<17> / DEL4
XDEL_SS[16].delayCell_SSC_DL ScanStart_DLC<16> VDD VSS ScanStart_DLC<17> / DEL4
XDEL_SS[17].delayCell_SSA_DL ScanStart_DLA<17> VDD VSS ScanStart_DLA<18> / DEL4
XDEL_SS[17].delayCell_SSB_DL ScanStart_DLB<17> VDD VSS ScanStart_DLB<18> / DEL4
XDEL_SS[17].delayCell_SSC_DL ScanStart_DLC<17> VDD VSS ScanStart_DLC<18> / DEL4
XDEL_SS[18].delayCell_SSA_DL ScanStart_DLA<18> VDD VSS ScanStart_DLA<19> / DEL4
XDEL_SS[18].delayCell_SSB_DL ScanStart_DLB<18> VDD VSS ScanStart_DLB<19> / DEL4
XDEL_SS[18].delayCell_SSC_DL ScanStart_DLC<18> VDD VSS ScanStart_DLC<19> / DEL4
XDEL_SS[19].delayCell_SSA_DL ScanStart_DLA<19> VDD VSS ScanStart_DLA<20> / DEL4
XDEL_SS[19].delayCell_SSB_DL ScanStart_DLB<19> VDD VSS ScanStart_DLB<20> / DEL4
XDEL_SS[19].delayCell_SSC_DL ScanStart_DLC<19> VDD VSS ScanStart_DLC<20> / DEL4
XDEL_SS[20].delayCell_SSA_DL ScanStart_DLA<20> VDD VSS ScanStart_DLA<21> / DEL4
XDEL_SS[20].delayCell_SSB_DL ScanStart_DLB<20> VDD VSS ScanStart_DLB<21> / DEL4
XDEL_SS[20].delayCell_SSC_DL ScanStart_DLC<20> VDD VSS ScanStart_DLC<21> / DEL4
XDEL_SS[21].delayCell_SSA_DL ScanStart_DLA<21> VDD VSS ScanStart_DLA<22> / DEL4
XDEL_SS[21].delayCell_SSB_DL ScanStart_DLB<21> VDD VSS ScanStart_DLB<22> / DEL4
XDEL_SS[21].delayCell_SSC_DL ScanStart_DLC<21> VDD VSS ScanStart_DLC<22> / DEL4
XDEL_SS[22].delayCell_SSA_DL ScanStart_DLA<22> VDD VSS ScanStart_DLA<23> / DEL4
XDEL_SS[22].delayCell_SSB_DL ScanStart_DLB<22> VDD VSS ScanStart_DLB<23> / DEL4
XDEL_SS[22].delayCell_SSC_DL ScanStart_DLC<22> VDD VSS ScanStart_DLC<23> / DEL4
XDEL_SS[23].delayCell_SSA_DL ScanStart_DLA<23> VDD VSS ScanStart_DLA<24> / DEL4
XDEL_SS[23].delayCell_SSB_DL ScanStart_DLB<23> VDD VSS ScanStart_DLB<24> / DEL4
XDEL_SS[23].delayCell_SSC_DL ScanStart_DLC<23> VDD VSS ScanStart_DLC<24> / DEL4
XDEL_SS[24].delayCell_SSA_DL ScanStart_DLA<24> VDD VSS ScanStart_DLA<25> / DEL4
XDEL_SS[24].delayCell_SSB_DL ScanStart_DLB<24> VDD VSS ScanStart_DLB<25> / DEL4
XDEL_SS[24].delayCell_SSC_DL ScanStart_DLC<24> VDD VSS ScanStart_DLC<25> / DEL4
XDEL_SS[25].delayCell_SSA_DL ScanStart_DLA<25> VDD VSS ScanStart_DLA<26> / DEL4
XDEL_SS[25].delayCell_SSB_DL ScanStart_DLB<25> VDD VSS ScanStart_DLB<26> / DEL4
XDEL_SS[25].delayCell_SSC_DL ScanStart_DLC<25> VDD VSS ScanStart_DLC<26> / DEL4
XDEL_SS[26].delayCell_SSA_DL ScanStart_DLA<26> VDD VSS ScanStart_DLA<27> / DEL4
XDEL_SS[26].delayCell_SSB_DL ScanStart_DLB<26> VDD VSS ScanStart_DLB<27> / DEL4
XDEL_SS[26].delayCell_SSC_DL ScanStart_DLC<26> VDD VSS ScanStart_DLC<27> / DEL4
XDEL_SS[27].delayCell_SSA_DL ScanStart_DLA<27> VDD VSS ScanStart_DLA<28> / DEL4
XDEL_SS[27].delayCell_SSB_DL ScanStart_DLB<27> VDD VSS ScanStart_DLB<28> / DEL4
XDEL_SS[27].delayCell_SSC_DL ScanStart_DLC<27> VDD VSS ScanStart_DLC<28> / DEL4
XDEL_SS[28].delayCell_SSA_DL ScanStart_DLA<28> VDD VSS ScanStart_DLA<29> / DEL4
XDEL_SS[28].delayCell_SSB_DL ScanStart_DLB<28> VDD VSS ScanStart_DLB<29> / DEL4
XDEL_SS[28].delayCell_SSC_DL ScanStart_DLC<28> VDD VSS ScanStart_DLC<29> / DEL4
XDEL_SS[29].delayCell_SSA_DL ScanStart_DLA<29> VDD VSS ScanStart_DLA<30> / DEL4
XDEL_SS[29].delayCell_SSB_DL ScanStart_DLB<29> VDD VSS ScanStart_DLB<30> / DEL4
XDEL_SS[29].delayCell_SSC_DL ScanStart_DLC<29> VDD VSS ScanStart_DLC<30> / DEL4
XDEL_SS[30].delayCell_SSA_DL ScanStart_DLA<30> VDD VSS ScanStart_DLA<31> / DEL4
XDEL_SS[30].delayCell_SSB_DL ScanStart_DLB<30> VDD VSS ScanStart_DLB<31> / DEL4
XDEL_SS[30].delayCell_SSC_DL ScanStart_DLC<30> VDD VSS ScanStart_DLC<31> / DEL4
XDEL_SS[31].delayCell_SSA_DL ScanStart_DLA<31> VDD VSS ScanStart_DLA<32> / DEL4
XDEL_SS[31].delayCell_SSB_DL ScanStart_DLB<31> VDD VSS ScanStart_DLB<32> / DEL4
XDEL_SS[31].delayCell_SSC_DL ScanStart_DLC<31> VDD VSS ScanStart_DLC<32> / DEL4
XDEL_SS[32].delayCell_SSA_DL ScanStart_DLA<32> VDD VSS ScanStart_DLA<33> / DEL4
XDEL_SS[32].delayCell_SSB_DL ScanStart_DLB<32> VDD VSS ScanStart_DLB<33> / DEL4
XDEL_SS[32].delayCell_SSC_DL ScanStart_DLC<32> VDD VSS ScanStart_DLC<33> / DEL4
XDEL_SS[33].delayCell_SSA_DL ScanStart_DLA<33> VDD VSS ScanStart_DLA<34> / DEL4
XDEL_SS[33].delayCell_SSB_DL ScanStart_DLB<33> VDD VSS ScanStart_DLB<34> / DEL4
XDEL_SS[33].delayCell_SSC_DL ScanStart_DLC<33> VDD VSS ScanStart_DLC<34> / DEL4
XDEL_SS[34].delayCell_SSA_DL ScanStart_DLA<34> VDD VSS ScanStart_DLA<35> / DEL4
XDEL_SS[34].delayCell_SSB_DL ScanStart_DLB<34> VDD VSS ScanStart_DLB<35> / DEL4
XDEL_SS[34].delayCell_SSC_DL ScanStart_DLC<34> VDD VSS ScanStart_DLC<35> / DEL4
XDEL_SS[35].delayCell_SSA_DL ScanStart_DLA<35> VDD VSS ScanStart_DLA<36> / DEL4
XDEL_SS[35].delayCell_SSB_DL ScanStart_DLB<35> VDD VSS ScanStart_DLB<36> / DEL4
XDEL_SS[35].delayCell_SSC_DL ScanStart_DLC<35> VDD VSS ScanStart_DLC<36> / DEL4
XDEL_SS[36].delayCell_SSA_DL ScanStart_DLA<36> VDD VSS ScanStart_DLA<37> / DEL4
XDEL_SS[36].delayCell_SSB_DL ScanStart_DLB<36> VDD VSS ScanStart_DLB<37> / DEL4
XDEL_SS[36].delayCell_SSC_DL ScanStart_DLC<36> VDD VSS ScanStart_DLC<37> / DEL4
XDEL_SS[37].delayCell_SSA_DL ScanStart_DLA<37> VDD VSS ScanStart_DLA<38> / DEL4
XDEL_SS[37].delayCell_SSB_DL ScanStart_DLB<37> VDD VSS ScanStart_DLB<38> / DEL4
XDEL_SS[37].delayCell_SSC_DL ScanStart_DLC<37> VDD VSS ScanStart_DLC<38> / DEL4
XDEL_SS[38].delayCell_SSA_DL ScanStart_DLA<38> VDD VSS ScanStart_DLA<39> / DEL4
XDEL_SS[38].delayCell_SSB_DL ScanStart_DLB<38> VDD VSS ScanStart_DLB<39> / DEL4
XDEL_SS[38].delayCell_SSC_DL ScanStart_DLC<38> VDD VSS ScanStart_DLC<39> / DEL4
XDEL_SS[39].delayCell_SSA_DL ScanStart_DLA<39> VDD VSS ScanStart_DLA<40> / DEL4
XDEL_SS[39].delayCell_SSB_DL ScanStart_DLB<39> VDD VSS ScanStart_DLB<40> / DEL4
XDEL_SS[39].delayCell_SSC_DL ScanStart_DLC<39> VDD VSS ScanStart_DLC<40> / DEL4
XFE_OFC10_ScanStart ScanStartA VDD VSS FE_RN_1 / BUFFD2
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_602
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_602 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg173 inC<0> VDD VSS n_2 / CKND1
Xg174 inB<0> VDD VSS n_1 / CKND1
Xg175 inA<0> VDD VSS n_0 / CKND1
Xg172__9682 n_2 n_0 n_1 VDD VSS out<0> / MAOI222D1
Xg171__4547 n_2 inB<0> inC<0> n_0 inA<0> n_1 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_603
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_603 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg173 inC<0> VDD VSS n_2 / CKND1
Xg174 inB<0> VDD VSS n_1 / CKND1
Xg175 inA<0> VDD VSS n_0 / CKND1
Xg172__1474 n_2 n_0 n_1 VDD VSS out<0> / MAOI222D1
Xg171__3772 n_2 inB<0> inC<0> n_0 inA<0> n_1 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg173 inC<0> VDD VSS n_2 / CKND1
Xg174 inB<0> VDD VSS n_1 / CKND1
Xg175 inA<0> VDD VSS n_0 / CKND1
Xg172__4296 n_2 n_0 n_1 VDD VSS out<0> / MAOI222D1
Xg171__8780 n_2 inB<0> inC<0> n_0 inA<0> n_1 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    PulGen_DoneTMR
* View Name:    schematic
************************************************************************

.SUBCKT PulGen_DoneTMR CLKA CLKB CLKC L2H_ScanDoneA L2H_ScanDoneB 
+ L2H_ScanDoneC ScanDoneA ScanDoneB ScanDoneC VDD VSS resetnA resetnB resetnC 
+ tmrErrorA tmrErrorB tmrErrorC
*.PININFO CLKA:I CLKB:I CLKC:I ScanDoneA:I ScanDoneB:I ScanDoneC:I resetnA:I 
*.PININFO resetnB:I resetnC:I L2H_ScanDoneA:O L2H_ScanDoneB:O L2H_ScanDoneC:O 
*.PININFO tmrErrorA:O tmrErrorB:O tmrErrorC:O VDD:B VSS:B
XScanDone_regC_reg resetnC CLKC ScanDoneC ScanDone_regC VDD VSS / DFKCNQD1
XScanDone_regB_reg resetnB CLKB ScanDoneB ScanDone_regB VDD VSS / DFKCNQD1
XScanDone_regA_reg resetnA CLKA ScanDoneA ScanDone_regA VDD VSS / DFKCNQD1
Xg44__2683 ScanDoneC ScanDone_regVotedC VDD VSS L2H_ScanDoneC / INR2D1
Xg45__1309 ScanDoneB ScanDone_regVotedB VDD VSS L2H_ScanDoneB / INR2D1
Xg46__6877 ScanDoneA ScanDone_regVotedA VDD VSS L2H_ScanDoneA / INR2D1
XScanDone_regVoterC VDD VSS ScanDone_regA ScanDone_regB ScanDone_regC 
+ ScanDone_regVotedC tmrErrorC / majorityVoter_602
XScanDone_regVoterB VDD VSS ScanDone_regA ScanDone_regB ScanDone_regC 
+ ScanDone_regVotedB tmrErrorB / majorityVoter_603
XScanDone_regVoterA VDD VSS ScanDone_regA ScanDone_regB ScanDone_regC 
+ ScanDone_regVotedA tmrErrorA / majorityVoter
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH4_620
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH4_620 VDD VSS inA<3> inA<2> inA<1> inA<0> inB<3> 
+ inB<2> inB<1> inB<0> inC<3> inC<2> inC<1> inC<0> out<3> out<2> out<1> out<0> 
+ tmrErr
*.PININFO inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg841 n_2 VDD VSS n_3 / CKND1
Xg845 inC<2> VDD VSS n_0 / CKND1
Xg844__9906 inC<3> inA<3> VDD VSS n_1 / OR2D1
Xg842__5019 inB<1> inA<1> VDD VSS n_4 / NR2D1
Xg843__1857 inC<0> inA<0> VDD VSS n_2 / NR2D1
Xg833__7114 n_9 n_7 VDD VSS out<1> / CKND2D1
Xg838__5795 inB<1> inA<1> VDD VSS n_7 / CKND2D1
Xg839__7344 inC<3> inA<3> VDD VSS n_6 / CKND2D1
Xg840__1840 inC<0> inA<0> VDD VSS n_5 / CKND2D1
Xg837__2703 n_1 inB<3> VDD VSS n_8 / INR2D1
Xg836__6083 n_4 inC<1> VDD VSS n_9 / IND2D1
Xg835__2250 n_0 inA<2> inB<2> VDD VSS n_10 / CKMUX2D1
Xg834__5266 inB<2> inA<2> n_0 out<2> VDD VSS / FCICIND1
Xg831__5953 n_3 inB<0> n_5 VDD VSS out<0> / IOA21D1
Xg832__5703 n_1 inB<3> n_6 VDD VSS out<3> / IOA21D1
Xg830__1786 n_2 inB<0> n_4 inC<1> VDD VSS n_15 / OAI22D1
Xg829__8757 n_7 inC<1> n_0 inA<2> VDD VSS n_16 / AOI22D1
Xg828__7118 n_5 inB<0> n_6 inB<3> n_8 VDD VSS n_17 / AOI221D1
Xg827__7675 n_15 n_17 n_16 n_10 VDD VSS tmrErr / IND4D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH4_621
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH4_621 VDD VSS inA<3> inA<2> inA<1> inA<0> inB<3> 
+ inB<2> inB<1> inB<0> inC<3> inC<2> inC<1> inC<0> out<3> out<2> out<1> out<0> 
+ tmrErr
*.PININFO inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg841 n_2 VDD VSS n_3 / CKND1
Xg845 inC<2> VDD VSS n_0 / CKND1
Xg844__2391 inC<3> inA<3> VDD VSS n_1 / OR2D1
Xg842__6877 inB<1> inA<1> VDD VSS n_4 / NR2D1
Xg843__2900 inC<0> inA<0> VDD VSS n_2 / NR2D1
Xg833__8780 n_9 n_7 VDD VSS out<1> / CKND2D1
Xg838__9682 inB<1> inA<1> VDD VSS n_7 / CKND2D1
Xg839__2683 inC<3> inA<3> VDD VSS n_6 / CKND2D1
Xg840__1309 inC<0> inA<0> VDD VSS n_5 / CKND2D1
Xg837__4547 n_1 inB<3> VDD VSS n_8 / INR2D1
Xg836__1474 n_4 inC<1> VDD VSS n_9 / IND2D1
Xg835__3772 n_0 inA<2> inB<2> VDD VSS n_10 / CKMUX2D1
Xg834__4296 inB<2> inA<2> n_0 out<2> VDD VSS / FCICIND1
Xg831__1857 n_3 inB<0> n_5 VDD VSS out<0> / IOA21D1
Xg832__9906 n_1 inB<3> n_6 VDD VSS out<3> / IOA21D1
Xg830__5019 n_2 inB<0> n_4 inC<1> VDD VSS n_15 / OAI22D1
Xg829__1840 n_7 inC<1> n_0 inA<2> VDD VSS n_16 / AOI22D1
Xg828__7344 n_5 inB<0> n_6 inB<3> n_8 VDD VSS n_17 / AOI221D1
Xg827__5795 n_15 n_17 n_16 n_10 VDD VSS tmrErr / IND4D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH4_622
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH4_622 VDD VSS inA<3> inA<2> inA<1> inA<0> inB<3> 
+ inB<2> inB<1> inB<0> inC<3> inC<2> inC<1> inC<0> out<3> out<2> out<1> out<0> 
+ tmrErr
*.PININFO inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg841 n_2 VDD VSS n_3 / CKND1
Xg845 inC<2> VDD VSS n_0 / CKND1
Xg844__2703 inC<3> inA<3> VDD VSS n_1 / OR2D1
Xg842__2250 inB<1> inA<1> VDD VSS n_4 / NR2D1
Xg843__6083 inC<0> inA<0> VDD VSS n_2 / NR2D1
Xg833__7675 n_9 n_7 VDD VSS out<1> / CKND2D1
Xg838__5703 inB<1> inA<1> VDD VSS n_7 / CKND2D1
Xg839__7114 inC<3> inA<3> VDD VSS n_6 / CKND2D1
Xg840__5266 inC<0> inA<0> VDD VSS n_5 / CKND2D1
Xg837__5953 n_1 inB<3> VDD VSS n_8 / INR2D1
Xg836__1786 n_4 inC<1> VDD VSS n_9 / IND2D1
Xg835__8757 n_0 inA<2> inB<2> VDD VSS n_10 / CKMUX2D1
Xg834__7118 inB<2> inA<2> n_0 out<2> VDD VSS / FCICIND1
Xg831__2900 n_3 inB<0> n_5 VDD VSS out<0> / IOA21D1
Xg832__2391 n_1 inB<3> n_6 VDD VSS out<3> / IOA21D1
Xg830__6877 n_2 inB<0> n_4 inC<1> VDD VSS n_15 / OAI22D1
Xg829__1309 n_7 inC<1> n_0 inA<2> VDD VSS n_16 / AOI22D1
Xg828__2683 n_5 inB<0> n_6 inB<3> n_8 VDD VSS n_17 / AOI221D1
Xg827__9682 n_15 n_17 n_16 n_10 VDD VSS tmrErr / IND4D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH4
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH4 VDD VSS inA<3> inA<2> inA<1> inA<0> inB<3> inB<2> 
+ inB<1> inB<0> inC<3> inC<2> inC<1> inC<0> out<3> out<2> out<1> out<0> tmrErr
*.PININFO inA<3>:I inA<2>:I inA<1>:I inA<0>:I inB<3>:I inB<2>:I inB<1>:I 
*.PININFO inB<0>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<3>:O out<2>:O 
*.PININFO out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg191__4296 inB<3> inA<3> inC<3> VDD VSS n_3 / OAI21D1
Xg192__3772 inB<1> inA<1> inC<1> VDD VSS n_2 / OAI21D1
Xg193__1474 inB<0> inA<0> inC<0> VDD VSS n_1 / OAI21D1
Xg194__4547 inB<2> inA<2> inC<2> VDD VSS n_0 / OAI21D1
Xg187__5019 inB<3> inA<3> n_3 VDD VSS out<3> / IOA21D1
Xg188__1857 inB<2> inA<2> n_0 VDD VSS out<2> / IOA21D1
Xg189__9906 inB<0> inA<0> n_1 VDD VSS out<0> / IOA21D1
Xg190__8780 inB<1> inA<1> n_2 VDD VSS out<1> / IOA21D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_580
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_580 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inB<0> VDD VSS n_2 / CKND1
Xg177 inC<0> VDD VSS n_1 / CKND1
Xg178 inA<0> VDD VSS n_0 / CKND1
Xg175__1840 inB<0> inA<0> n_1 out<0> VDD VSS / FCICIND1
Xg174__7344 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_588
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_588 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inB<0> VDD VSS n_2 / CKND1
Xg177 inC<0> VDD VSS n_1 / CKND1
Xg178 inA<0> VDD VSS n_0 / CKND1
Xg175__5795 inB<0> inA<0> n_1 out<0> VDD VSS / FCICIND1
Xg174__2703 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D4
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_593
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_593 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg176 inB<0> VDD VSS n_2 / CKND1
Xg177 inC<0> VDD VSS n_1 / CKND1
Xg178 inA<0> VDD VSS n_0 / CKND1
Xg175__6083 inB<0> inA<0> n_1 out<0> VDD VSS / FCICIND1
Xg174__2250 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    fanout_1589
* View Name:    schematic
************************************************************************

.SUBCKT fanout_1589 in<0> outA<0> outB<0> outC<0>
*.PININFO in<0>:I outA<0>:O outB<0>:O outC<0>:O
*.CONNECT outC<0> in<0> 
*.CONNECT outA<0> in<0> 
*.CONNECT outB<0> in<0> 
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_579
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_579 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p1 VDD VSS n_2 / CKND1
Xg177 p3 VDD VSS n_1 / CKND1
Xg178 p2 VDD VSS n_0 / CKND1
Xg175__5266 n_0 n_1 n_2 VDD VSS out<0> / MAOI222D1
Xg174__7114 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D4
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_587
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_587 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p1 VDD VSS n_2 / CKND1
Xg177 p3 VDD VSS n_1 / CKND1
Xg178 p2 VDD VSS n_0 / CKND1
Xg175__5703 n_0 n_1 n_2 VDD VSS out<0> / MAOI222D1
Xg174__5953 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_594
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_594 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p1 VDD VSS n_2 / CKND1
Xg177 p3 VDD VSS n_1 / CKND1
Xg178 p2 VDD VSS n_0 / CKND1
Xg175__1786 n_0 n_1 n_2 VDD VSS out<0> / MAOI222D1
Xg174__8757 n_1 inB<0> inC<0> n_0 inA<0> n_2 VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD8
* View Name:    schematic
************************************************************************

.SUBCKT CKBD8 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_7 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_6 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_7 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=780.0n m=1
MMU23_6 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    fanout_5
* View Name:    schematic
************************************************************************

.SUBCKT fanout_5 VDD VSS in<0> outA<0> outB<0> outC<0>
*.PININFO in<0>:I outA<0>:O outB<0>:O outC<0>:O VDD:B VSS:B
XCTS_ccl_BUF_clkA_G0_L1_3 in<0> VDD VSS outA<0> / CKBD4
XCTS_ccl_BUF_clkA_G0_L1_1 in<0> VDD VSS outC<0> / CKBD4
XCTS_ccl_BUF_clkA_G0_L1_2 in<0> VDD VSS outB<0> / CKBD8
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    fanout_1590
* View Name:    schematic
************************************************************************

.SUBCKT fanout_1590 in<0> outA<0> outB<0> outC<0>
*.PININFO in<0>:I outA<0>:O outB<0>:O outC<0>:O
*.CONNECT outC<0> in<0> 
*.CONNECT outA<0> in<0> 
*.CONNECT outB<0> in<0> 
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    fanout_1591
* View Name:    schematic
************************************************************************

.SUBCKT fanout_1591 in<0> outA<0> outB<0> outC<0>
*.PININFO in<0>:I outA<0>:O outB<0>:O outC<0>:O
*.CONNECT outC<0> in<0> 
*.CONNECT outA<0> in<0> 
*.CONNECT outB<0> in<0> 
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND4D4
* View Name:    schematic
************************************************************************

.SUBCKT IND4D4 A1 B1 B2 B3 VDD VSS ZN
*.PININFO A1:I B1:I B2:I B3:I ZN:O VDD:B VSS:B
MMI25_0 net9 B1 net72 VSS nch l=60n w=390.0n m=1
MMI5_0-M_u2 net81 A1 VSS VSS nch l=60n w=390.0n m=1
MMU53_2 ZN net81 net9 VSS nch l=60n w=390.0n m=1
MMU53_3 ZN net81 net9 VSS nch l=60n w=390.0n m=1
MMU53_1 ZN net81 net9 VSS nch l=60n w=390.0n m=1
MMI27_1 net20 B3 VSS VSS nch l=60n w=390.0n m=1
MMI26_0 net72 B2 net20 VSS nch l=60n w=390.0n m=1
MMI5_1-M_u2 net81 A1 VSS VSS nch l=60n w=390.0n m=1
MMI26_1 net72 B2 net20 VSS nch l=60n w=390.0n m=1
MMI27_0 net20 B3 VSS VSS nch l=60n w=390.0n m=1
MMI26_2 net72 B2 net20 VSS nch l=60n w=390.0n m=1
MMI25_1 net9 B1 net72 VSS nch l=60n w=390.0n m=1
MMU53_0 ZN net81 net9 VSS nch l=60n w=390.0n m=1
MMI26_3 net72 B2 net20 VSS nch l=60n w=390.0n m=1
MMI25_2 net9 B1 net72 VSS nch l=60n w=390.0n m=1
MMI25_3 net9 B1 net72 VSS nch l=60n w=390.0n m=1
MMI27_3 net20 B3 VSS VSS nch l=60n w=390.0n m=1
MMI27_2 net20 B3 VSS VSS nch l=60n w=390.0n m=1
MMI24_1 ZN net81 VDD VDD pch l=60n w=520.0n m=1
MMI18_0 ZN B3 VDD VDD pch l=60n w=520.0n m=1
MMI23_1 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI18_1 ZN B3 VDD VDD pch l=60n w=520.0n m=1
MMI23_0 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI18_2 ZN B3 VDD VDD pch l=60n w=520.0n m=1
MMI24_0 ZN net81 VDD VDD pch l=60n w=520.0n m=1
MMI23_3 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI24_2 ZN net81 VDD VDD pch l=60n w=520.0n m=1
MMI5_0-M_u3 net81 A1 VDD VDD pch l=60n w=520.0n m=1
MMI24_3 ZN net81 VDD VDD pch l=60n w=520.0n m=1
MMI22_0 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI22_3 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI22_2 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI18_3 ZN B3 VDD VDD pch l=60n w=520.0n m=1
MMI5_1-M_u3 net81 A1 VDD VDD pch l=60n w=520.0n m=1
MMI23_2 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI22_1 ZN B2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_606
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_606 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2689 n_41 VDD VSS out<6> / CKND1
Xg2690 n_38 VDD VSS out<4> / CKND1
Xg2691 n_37 VDD VSS out<0> / CKND1
Xg2697 n_31 VDD VSS out<5> / CKND1
Xg2698 n_30 VDD VSS out<7> / CKND1
Xg2699 n_29 VDD VSS out<3> / CKND1
Xg2700 n_28 VDD VSS out<2> / CKND1
Xg2701 n_27 VDD VSS out<1> / CKND1
Xg2708 n_24 VDD VSS out<8> / CKND1
Xg2710 n_22 VDD VSS out<9> / CKND1
Xg2732 inC<8> VDD VSS n_1 / CKND1
Xg2733 inA<9> VDD VSS n_0 / CKND1
Xg2731__7118 inB<9> inC<9> VDD VSS n_2 / INR2D1
Xg2730__7675 inB<9> inA<9> VDD VSS n_3 / IND2D1
Xg2729__2391 n_1 inA<8> VDD VSS n_4 / NR2D1
Xg2712__2703 inA<7> inC<7> VDD VSS n_21 / XNR2D1
Xg2717__1857 inA<5> inC<5> VDD VSS n_16 / XNR2D1
Xg2718__9906 inA<6> inC<6> VDD VSS n_15 / XNR2D1
Xg2719__8780 inA<4> inC<4> VDD VSS n_14 / XNR2D1
Xg2721__3772 inA<2> inC<2> VDD VSS n_12 / XNR2D1
Xg2722__1474 inA<1> inC<1> VDD VSS n_11 / XNR2D1
Xg2723__4547 inA<0> inC<0> VDD VSS n_10 / XNR2D1
Xg2728__2900 inA<3> inC<3> VDD VSS n_5 / XNR2D1
Xg2713__5795 inA<2> inB<2> VDD VSS n_20 / CKXOR2D1
Xg2714__7344 inA<1> inB<1> VDD VSS n_19 / CKXOR2D1
Xg2715__1840 inA<0> inB<0> VDD VSS n_18 / CKXOR2D1
Xg2716__5019 inA<3> inB<3> VDD VSS n_17 / CKXOR2D1
Xg2724__9682 inA<6> inB<6> VDD VSS n_9 / CKXOR2D1
Xg2725__2683 inA<5> inB<5> VDD VSS n_8 / CKXOR2D1
Xg2726__1309 inA<7> inB<7> VDD VSS n_7 / CKXOR2D1
Xg2727__6877 inA<4> inB<4> VDD VSS n_6 / CKXOR2D1
Xg2720__4296 inA<8> n_1 inB<8> VDD VSS n_13 / CKMUX2D1
Xg2692__6877 inA<6> inB<6> inC<6> VDD VSS n_41 / MAOI222D1
Xg2695__7675 inA<4> inB<4> inC<4> VDD VSS n_38 / MAOI222D1
Xg2696__7118 inA<0> inB<0> inC<0> VDD VSS n_37 / MAOI222D1
Xg2702__8757 inA<5> inB<5> inC<5> VDD VSS n_31 / MAOI222D1
Xg2703__1786 inA<7> inB<7> inC<7> VDD VSS n_30 / MAOI222D1
Xg2704__5953 inA<3> inB<3> inC<3> VDD VSS n_29 / MAOI222D1
Xg2705__5703 inA<2> inB<2> inC<2> VDD VSS n_28 / MAOI222D1
Xg2706__7114 inA<1> inB<1> inC<1> VDD VSS n_27 / MAOI222D1
Xg2709__2250 inA<8> inB<8> inC<8> VDD VSS n_24 / MAOI222D1
Xg2711__6083 inA<9> inB<9> inC<9> VDD VSS n_22 / MAOI222D1
Xg2707__5266 n_10 n_11 n_12 n_5 VDD VSS n_26 / ND4D1
Xg2688__1309 n_4 n_2 n_40 n_39 VDD VSS n_45 / OR4D1
Xg2693__2900 n_6 n_7 n_8 n_9 VDD VSS n_40 / OR4D1
Xg2694__2391 n_18 n_19 n_20 n_17 VDD VSS n_39 / OR4D1
Xg2687__2683 n_0 inC<9> n_45 n_13 VDD VSS n_46 / AOI211D1
Xg2686__9682 n_26 n_46 n_14 n_15 VDD VSS n_47 / IND4D1
Xg2685__4547 n_47 n_16 n_21 n_3 VDD VSS tmrErr / IND4D4
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_609
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_609 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2689 n_41 VDD VSS out<6> / CKND1
Xg2690 n_38 VDD VSS out<4> / CKND1
Xg2691 n_37 VDD VSS out<0> / CKND1
Xg2697 n_31 VDD VSS out<5> / CKND1
Xg2698 n_30 VDD VSS out<7> / CKND1
Xg2699 n_29 VDD VSS out<3> / CKND1
Xg2700 n_28 VDD VSS out<2> / CKND1
Xg2701 n_27 VDD VSS out<1> / CKND1
Xg2708 n_24 VDD VSS out<8> / CKND1
Xg2710 n_22 VDD VSS out<9> / CKND1
Xg2732 inC<8> VDD VSS n_1 / CKND1
Xg2733 inA<9> VDD VSS n_0 / CKND1
Xg2731__1474 inB<9> inC<9> VDD VSS n_2 / INR2D1
Xg2730__3772 inB<9> inA<9> VDD VSS n_3 / IND2D1
Xg2729__4296 n_1 inA<8> VDD VSS n_4 / NR2D1
Xg2712__7118 inA<7> inC<7> VDD VSS n_21 / XNR2D1
Xg2717__7114 inA<5> inC<5> VDD VSS n_16 / XNR2D1
Xg2718__5266 inA<6> inC<6> VDD VSS n_15 / XNR2D1
Xg2719__2250 inA<4> inC<4> VDD VSS n_14 / XNR2D1
Xg2721__2703 inA<2> inC<2> VDD VSS n_12 / XNR2D1
Xg2722__5795 inA<1> inC<1> VDD VSS n_11 / XNR2D1
Xg2723__7344 inA<0> inC<0> VDD VSS n_10 / XNR2D1
Xg2728__8780 inA<3> inC<3> VDD VSS n_5 / XNR2D1
Xg2713__8757 inA<2> inB<2> VDD VSS n_20 / CKXOR2D1
Xg2714__1786 inA<1> inB<1> VDD VSS n_19 / CKXOR2D1
Xg2715__5953 inA<0> inB<0> VDD VSS n_18 / CKXOR2D1
Xg2716__5703 inA<3> inB<3> VDD VSS n_17 / CKXOR2D1
Xg2724__1840 inA<6> inB<6> VDD VSS n_9 / CKXOR2D1
Xg2725__5019 inA<5> inB<5> VDD VSS n_8 / CKXOR2D1
Xg2726__1857 inA<7> inB<7> VDD VSS n_7 / CKXOR2D1
Xg2727__9906 inA<4> inB<4> VDD VSS n_6 / CKXOR2D1
Xg2720__6083 inA<8> n_1 inB<8> VDD VSS n_13 / CKMUX2D1
Xg2692__9906 inA<6> inB<6> inC<6> VDD VSS n_41 / MAOI222D1
Xg2695__3772 inA<4> inB<4> inC<4> VDD VSS n_38 / MAOI222D1
Xg2696__1474 inA<0> inB<0> inC<0> VDD VSS n_37 / MAOI222D1
Xg2702__4547 inA<5> inB<5> inC<5> VDD VSS n_31 / MAOI222D1
Xg2703__9682 inA<7> inB<7> inC<7> VDD VSS n_30 / MAOI222D1
Xg2704__2683 inA<3> inB<3> inC<3> VDD VSS n_29 / MAOI222D1
Xg2705__1309 inA<2> inB<2> inC<2> VDD VSS n_28 / MAOI222D1
Xg2706__6877 inA<1> inB<1> inC<1> VDD VSS n_27 / MAOI222D1
Xg2709__2391 inA<8> inB<8> inC<8> VDD VSS n_24 / MAOI222D1
Xg2711__7675 inA<9> inB<9> inC<9> VDD VSS n_22 / MAOI222D1
Xg2707__2900 n_10 n_11 n_12 n_5 VDD VSS n_26 / ND4D1
Xg2688__1857 n_4 n_2 n_40 n_39 VDD VSS n_45 / OR4D1
Xg2693__8780 n_6 n_7 n_8 n_9 VDD VSS n_40 / OR4D1
Xg2694__4296 n_18 n_19 n_20 n_17 VDD VSS n_39 / OR4D1
Xg2687__5019 n_0 inC<9> n_45 n_13 VDD VSS n_46 / AOI211D1
Xg2686__1840 n_26 n_46 n_14 n_15 VDD VSS n_47 / IND4D1
Xg2685__7344 n_47 n_16 n_21 n_3 VDD VSS tmrErr / IND4D4
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_612
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_612 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2689 n_41 VDD VSS out<6> / CKND1
Xg2690 n_38 VDD VSS out<4> / CKND1
Xg2691 n_37 VDD VSS out<0> / CKND1
Xg2697 n_31 VDD VSS out<5> / CKND1
Xg2698 n_30 VDD VSS out<7> / CKND1
Xg2699 n_29 VDD VSS out<3> / CKND1
Xg2700 n_28 VDD VSS out<2> / CKND1
Xg2701 n_27 VDD VSS out<1> / CKND1
Xg2708 n_24 VDD VSS out<8> / CKND1
Xg2710 n_22 VDD VSS out<9> / CKND1
Xg2732 inC<8> VDD VSS n_1 / CKND1
Xg2733 inA<9> VDD VSS n_0 / CKND1
Xg2731__5795 inB<9> inC<9> VDD VSS n_2 / INR2D1
Xg2730__2703 inB<9> inA<9> VDD VSS n_3 / IND2D1
Xg2729__6083 n_1 inA<8> VDD VSS n_4 / NR2D1
Xg2712__1474 inA<7> inC<7> VDD VSS n_21 / XNR2D1
Xg2717__6877 inA<5> inC<5> VDD VSS n_16 / XNR2D1
Xg2718__2900 inA<6> inC<6> VDD VSS n_15 / XNR2D1
Xg2719__2391 inA<4> inC<4> VDD VSS n_14 / XNR2D1
Xg2721__7118 inA<2> inC<2> VDD VSS n_12 / XNR2D1
Xg2722__8757 inA<1> inC<1> VDD VSS n_11 / XNR2D1
Xg2723__1786 inA<0> inC<0> VDD VSS n_10 / XNR2D1
Xg2728__2250 inA<3> inC<3> VDD VSS n_5 / XNR2D1
Xg2713__4547 inA<2> inB<2> VDD VSS n_20 / CKXOR2D1
Xg2714__9682 inA<1> inB<1> VDD VSS n_19 / CKXOR2D1
Xg2715__2683 inA<0> inB<0> VDD VSS n_18 / CKXOR2D1
Xg2716__1309 inA<3> inB<3> VDD VSS n_17 / CKXOR2D1
Xg2724__5953 inA<6> inB<6> VDD VSS n_9 / CKXOR2D1
Xg2725__5703 inA<5> inB<5> VDD VSS n_8 / CKXOR2D1
Xg2726__7114 inA<7> inB<7> VDD VSS n_7 / CKXOR2D1
Xg2727__5266 inA<4> inB<4> VDD VSS n_6 / CKXOR2D1
Xg2720__7675 inA<8> n_1 inB<8> VDD VSS n_13 / CKMUX2D1
Xg2692__5266 inA<6> inB<6> inC<6> VDD VSS n_41 / MAOI222D1
Xg2695__2703 inA<4> inB<4> inC<4> VDD VSS n_38 / MAOI222D1
Xg2696__5795 inA<0> inB<0> inC<0> VDD VSS n_37 / MAOI222D1
Xg2702__7344 inA<5> inB<5> inC<5> VDD VSS n_31 / MAOI222D1
Xg2703__1840 inA<7> inB<7> inC<7> VDD VSS n_30 / MAOI222D1
Xg2704__5019 inA<3> inB<3> inC<3> VDD VSS n_29 / MAOI222D1
Xg2705__1857 inA<2> inB<2> inC<2> VDD VSS n_28 / MAOI222D1
Xg2706__9906 inA<1> inB<1> inC<1> VDD VSS n_27 / MAOI222D1
Xg2709__4296 inA<8> inB<8> inC<8> VDD VSS n_24 / MAOI222D1
Xg2711__3772 inA<9> inB<9> inC<9> VDD VSS n_22 / MAOI222D1
Xg2707__8780 n_10 n_11 n_12 n_5 VDD VSS n_26 / ND4D1
Xg2688__7114 n_4 n_2 n_40 n_39 VDD VSS n_45 / OR4D1
Xg2693__2250 n_6 n_7 n_8 n_9 VDD VSS n_40 / OR4D1
Xg2694__6083 n_18 n_19 n_20 n_17 VDD VSS n_39 / OR4D1
Xg2687__5703 n_0 inC<9> n_45 n_13 VDD VSS n_46 / AOI211D1
Xg2686__5953 n_26 n_46 n_14 n_15 VDD VSS n_47 / IND4D1
Xg2685__1786 n_47 n_16 n_21 n_3 VDD VSS tmrErr / IND4D4
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg447__4547 inB<0> inA<0> inC<0> VDD VSS n_9 / OAI21D1
Xg448__9682 inB<5> inA<5> inC<5> VDD VSS n_8 / OAI21D1
Xg449__2683 inA<8> inB<8> inC<8> VDD VSS n_7 / OAI21D1
Xg450__1309 inB<9> inA<9> inC<9> VDD VSS n_6 / OAI21D1
Xg451__6877 inB<7> inA<7> inC<7> VDD VSS n_5 / OAI21D1
Xg452__2900 inB<6> inA<6> inC<6> VDD VSS n_4 / OAI21D1
Xg453__2391 inB<3> inA<3> inC<3> VDD VSS n_3 / OAI21D1
Xg454__7675 inB<4> inA<4> inC<4> VDD VSS n_2 / OAI21D1
Xg455__7118 inB<2> inA<2> inC<2> VDD VSS n_1 / OAI21D1
Xg456__8757 inB<1> inA<1> inC<1> VDD VSS n_0 / OAI21D1
Xg437__5795 inB<4> inA<4> n_2 VDD VSS out<4> / IOA21D2
Xg438__7344 inB<9> inA<9> n_6 VDD VSS out<9> / IOA21D2
Xg439__1840 inB<8> inA<8> n_7 VDD VSS out<8> / IOA21D2
Xg440__5019 inB<0> inA<0> n_9 VDD VSS out<0> / IOA21D2
Xg441__1857 inB<6> inA<6> n_4 VDD VSS out<6> / IOA21D2
Xg442__9906 inB<2> inA<2> n_1 VDD VSS out<2> / IOA21D2
Xg443__8780 inB<7> inA<7> n_5 VDD VSS out<7> / IOA21D2
Xg444__4296 inB<3> inA<3> n_3 VDD VSS out<3> / IOA21D2
Xg445__3772 inB<5> inA<5> n_8 VDD VSS out<5> / IOA21D2
Xg446__1474 inB<1> inA<1> n_0 VDD VSS out<1> / IOA21D2
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_604
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_604 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2689 n_41 VDD VSS out<6> / CKND1
Xg2690 n_38 VDD VSS out<4> / CKND1
Xg2691 n_37 VDD VSS out<0> / CKND1
Xg2697 n_31 VDD VSS out<5> / CKND1
Xg2698 n_30 VDD VSS out<7> / CKND1
Xg2699 n_29 VDD VSS out<3> / CKND1
Xg2700 n_28 VDD VSS out<2> / CKND1
Xg2701 n_27 VDD VSS out<1> / CKND1
Xg2708 n_24 VDD VSS out<8> / CKND1
Xg2710 n_22 VDD VSS out<9> / CKND1
Xg2732 inC<8> VDD VSS n_1 / CKND1
Xg2733 inA<9> VDD VSS n_0 / CKND1
Xg2731__2703 inB<9> inC<9> VDD VSS n_2 / INR2D1
Xg2730__6083 inB<9> inA<9> VDD VSS n_3 / IND2D1
Xg2729__2250 n_1 inA<8> VDD VSS n_4 / NR2D1
Xg2712__3772 inA<7> inC<7> VDD VSS n_21 / XNR2D1
Xg2717__1309 inA<5> inC<5> VDD VSS n_16 / XNR2D1
Xg2718__6877 inA<6> inC<6> VDD VSS n_15 / XNR2D1
Xg2719__2900 inA<4> inC<4> VDD VSS n_14 / XNR2D1
Xg2721__7675 inA<2> inC<2> VDD VSS n_12 / XNR2D1
Xg2722__7118 inA<1> inC<1> VDD VSS n_11 / XNR2D1
Xg2723__8757 inA<0> inC<0> VDD VSS n_10 / XNR2D1
Xg2728__5266 inA<3> inC<3> VDD VSS n_5 / XNR2D1
Xg2713__1474 inA<2> inB<2> VDD VSS n_20 / CKXOR2D1
Xg2714__4547 inA<1> inB<1> VDD VSS n_19 / CKXOR2D1
Xg2715__9682 inA<0> inB<0> VDD VSS n_18 / CKXOR2D1
Xg2716__2683 inA<3> inB<3> VDD VSS n_17 / CKXOR2D1
Xg2724__1786 inA<6> inB<6> VDD VSS n_9 / CKXOR2D1
Xg2725__5953 inA<5> inB<5> VDD VSS n_8 / CKXOR2D1
Xg2726__5703 inA<7> inB<7> VDD VSS n_7 / CKXOR2D1
Xg2727__7114 inA<4> inB<4> VDD VSS n_6 / CKXOR2D1
Xg2720__2391 inA<8> n_1 inB<8> VDD VSS n_13 / CKMUX2D1
Xg2692__7114 inA<6> inB<6> inC<6> VDD VSS n_41 / MAOI222D1
Xg2695__6083 inA<4> inB<4> inC<4> VDD VSS n_38 / MAOI222D1
Xg2696__2703 inA<0> inB<0> inC<0> VDD VSS n_37 / MAOI222D1
Xg2702__5795 inA<5> inB<5> inC<5> VDD VSS n_31 / MAOI222D1
Xg2703__7344 inA<7> inB<7> inC<7> VDD VSS n_30 / MAOI222D1
Xg2704__1840 inA<3> inB<3> inC<3> VDD VSS n_29 / MAOI222D1
Xg2705__5019 inA<2> inB<2> inC<2> VDD VSS n_28 / MAOI222D1
Xg2706__1857 inA<1> inB<1> inC<1> VDD VSS n_27 / MAOI222D1
Xg2709__8780 inA<8> inB<8> inC<8> VDD VSS n_24 / MAOI222D1
Xg2711__4296 inA<9> inB<9> inC<9> VDD VSS n_22 / MAOI222D1
Xg2707__9906 n_10 n_11 n_12 n_5 VDD VSS n_26 / ND4D1
Xg2688__5703 n_4 n_2 n_40 n_39 VDD VSS n_45 / OR4D1
Xg2693__5266 n_6 n_7 n_8 n_9 VDD VSS n_40 / OR4D1
Xg2694__2250 n_18 n_19 n_20 n_17 VDD VSS n_39 / OR4D1
Xg2687__5953 n_0 inC<9> n_45 n_13 VDD VSS n_46 / AOI211D1
Xg2685__8757 n_47 n_16 n_21 n_3 VDD VSS tmrErr / IND4D1
Xg2686__1786 n_26 n_46 n_14 n_15 VDD VSS n_47 / IND4D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_607
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_607 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I out<9>:O out<8>:O out<7>:O out<6>:O out<5>:O 
*.PININFO out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B VSS:B
Xg2689 n_41 VDD VSS out<6> / CKND1
Xg2690 n_38 VDD VSS out<4> / CKND1
Xg2691 n_37 VDD VSS out<0> / CKND1
Xg2697 n_31 VDD VSS out<5> / CKND1
Xg2698 n_30 VDD VSS out<7> / CKND1
Xg2699 n_29 VDD VSS out<3> / CKND1
Xg2700 n_28 VDD VSS out<2> / CKND1
Xg2701 n_27 VDD VSS out<1> / CKND1
Xg2708 n_24 VDD VSS out<8> / CKND1
Xg2710 n_22 VDD VSS out<9> / CKND1
Xg2732 inC<8> VDD VSS n_1 / CKND1
Xg2733 inA<9> VDD VSS n_0 / CKND1
Xg2731__7118 inB<9> inC<9> VDD VSS n_2 / INR2D1
Xg2730__7675 inB<9> inA<9> VDD VSS n_3 / IND2D1
Xg2729__2391 n_1 inA<8> VDD VSS n_4 / NR2D1
Xg2712__2703 inA<7> inC<7> VDD VSS n_21 / XNR2D1
Xg2717__1857 inA<5> inC<5> VDD VSS n_16 / XNR2D1
Xg2718__9906 inA<6> inC<6> VDD VSS n_15 / XNR2D1
Xg2719__8780 inA<4> inC<4> VDD VSS n_14 / XNR2D1
Xg2721__3772 inA<2> inC<2> VDD VSS n_12 / XNR2D1
Xg2722__1474 inA<1> inC<1> VDD VSS n_11 / XNR2D1
Xg2723__4547 inA<0> inC<0> VDD VSS n_10 / XNR2D1
Xg2728__2900 inA<3> inC<3> VDD VSS n_5 / XNR2D1
Xg2713__5795 inA<2> inB<2> VDD VSS n_20 / CKXOR2D1
Xg2714__7344 inA<1> inB<1> VDD VSS n_19 / CKXOR2D1
Xg2715__1840 inA<0> inB<0> VDD VSS n_18 / CKXOR2D1
Xg2716__5019 inA<3> inB<3> VDD VSS n_17 / CKXOR2D1
Xg2724__9682 inA<6> inB<6> VDD VSS n_9 / CKXOR2D1
Xg2725__2683 inA<5> inB<5> VDD VSS n_8 / CKXOR2D1
Xg2726__1309 inA<7> inB<7> VDD VSS n_7 / CKXOR2D1
Xg2727__6877 inA<4> inB<4> VDD VSS n_6 / CKXOR2D1
Xg2720__4296 inA<8> n_1 inB<8> VDD VSS n_13 / CKMUX2D1
Xg2692__6877 inA<6> inB<6> inC<6> VDD VSS n_41 / MAOI222D1
Xg2695__7675 inA<4> inB<4> inC<4> VDD VSS n_38 / MAOI222D1
Xg2696__7118 inA<0> inB<0> inC<0> VDD VSS n_37 / MAOI222D1
Xg2702__8757 inA<5> inB<5> inC<5> VDD VSS n_31 / MAOI222D1
Xg2703__1786 inA<7> inB<7> inC<7> VDD VSS n_30 / MAOI222D1
Xg2704__5953 inA<3> inB<3> inC<3> VDD VSS n_29 / MAOI222D1
Xg2705__5703 inA<2> inB<2> inC<2> VDD VSS n_28 / MAOI222D1
Xg2706__7114 inA<1> inB<1> inC<1> VDD VSS n_27 / MAOI222D1
Xg2709__2250 inA<8> inB<8> inC<8> VDD VSS n_24 / MAOI222D1
Xg2711__6083 inA<9> inB<9> inC<9> VDD VSS n_22 / MAOI222D1
Xg2707__5266 n_10 n_11 n_12 n_5 VDD VSS n_26 / ND4D1
Xg2688__1309 n_4 n_2 n_40 n_39 VDD VSS n_45 / OR4D1
Xg2693__2900 n_6 n_7 n_8 n_9 VDD VSS n_40 / OR4D1
Xg2694__2391 n_18 n_19 n_20 n_17 VDD VSS n_39 / OR4D1
Xg2687__2683 n_0 inC<9> n_45 n_13 VDD VSS n_46 / AOI211D1
Xg2685__4547 n_47 n_16 n_21 n_3 VDD VSS tmrErr / IND4D1
Xg2686__9682 n_26 n_46 n_14 n_15 VDD VSS n_47 / IND4D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH10_610
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH10_610 VDD VSS inA<9> inA<8> inA<7> inA<6> inA<5> 
+ inA<4> inA<3> inA<2> inA<1> inA<0> inB<9> inB<8> inB<7> inB<6> inB<5> inB<4> 
+ inB<3> inB<2> inB<1> inB<0> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> inC<3> 
+ inC<2> inC<1> inC<0> out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> 
+ out<1> out<0> p1 p2 tmrErr
*.PININFO inA<9>:I inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I 
*.PININFO inA<2>:I inA<1>:I inA<0>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I 
*.PININFO inB<5>:I inB<4>:I inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<9>:I 
*.PININFO inC<8>:I inC<7>:I inC<6>:I inC<5>:I inC<4>:I inC<3>:I inC<2>:I 
*.PININFO inC<1>:I inC<0>:I p1:I p2:I out<9>:O out<8>:O out<7>:O out<6>:O 
*.PININFO out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg2689 n_41 VDD VSS out<6> / CKND1
Xg2690 n_38 VDD VSS out<4> / CKND1
Xg2691 n_37 VDD VSS out<0> / CKND1
Xg2697 n_31 VDD VSS out<5> / CKND1
Xg2698 n_30 VDD VSS out<7> / CKND1
Xg2699 n_29 VDD VSS out<3> / CKND1
Xg2700 n_28 VDD VSS out<2> / CKND1
Xg2701 n_27 VDD VSS out<1> / CKND1
Xg2708 n_24 VDD VSS out<8> / CKND1
Xg2710 n_22 VDD VSS out<9> / CKND1
Xg2732 inC<8> VDD VSS n_1 / CKND1
Xg2733 inA<9> VDD VSS n_0 / CKND1
Xg2731__1474 inB<9> inC<9> VDD VSS n_2 / INR2D1
Xg2730__3772 inB<9> inA<9> VDD VSS n_3 / IND2D1
Xg2729__4296 n_1 inA<8> VDD VSS n_4 / NR2D1
Xg2712__7118 inA<7> inC<7> VDD VSS n_21 / XNR2D1
Xg2717__7114 inA<5> inC<5> VDD VSS n_16 / XNR2D1
Xg2718__5266 inA<6> inC<6> VDD VSS n_15 / XNR2D1
Xg2719__2250 inA<4> inC<4> VDD VSS n_14 / XNR2D1
Xg2721__2703 inA<2> inC<2> VDD VSS n_12 / XNR2D1
Xg2722__5795 inA<1> inC<1> VDD VSS n_11 / XNR2D1
Xg2723__7344 p1 inC<0> VDD VSS n_10 / XNR2D1
Xg2728__8780 p2 inC<3> VDD VSS n_5 / XNR2D1
Xg2713__8757 inA<2> inB<2> VDD VSS n_20 / CKXOR2D1
Xg2714__1786 inA<1> inB<1> VDD VSS n_19 / CKXOR2D1
Xg2715__5953 p1 inB<0> VDD VSS n_18 / CKXOR2D1
Xg2716__5703 FE_OFN132_BL_intA_3 inB<3> VDD VSS n_17 / CKXOR2D1
Xg2724__1840 inA<6> inB<6> VDD VSS n_9 / CKXOR2D1
Xg2725__5019 inA<5> inB<5> VDD VSS n_8 / CKXOR2D1
Xg2726__1857 inA<7> inB<7> VDD VSS n_7 / CKXOR2D1
Xg2727__9906 inA<4> inB<4> VDD VSS n_6 / CKXOR2D1
Xg2720__6083 inA<8> n_1 inB<8> VDD VSS n_13 / CKMUX2D1
Xg2692__9906 inA<6> inB<6> inC<6> VDD VSS n_41 / MAOI222D1
Xg2695__3772 inA<4> inB<4> inC<4> VDD VSS n_38 / MAOI222D1
Xg2696__1474 inA<0> inB<0> inC<0> VDD VSS n_37 / MAOI222D1
Xg2702__4547 inA<5> inB<5> inC<5> VDD VSS n_31 / MAOI222D1
Xg2703__9682 inA<7> inB<7> inC<7> VDD VSS n_30 / MAOI222D1
Xg2704__2683 inA<3> inB<3> inC<3> VDD VSS n_29 / MAOI222D1
Xg2705__1309 inA<2> inB<2> inC<2> VDD VSS n_28 / MAOI222D1
Xg2706__6877 inA<1> inB<1> inC<1> VDD VSS n_27 / MAOI222D1
Xg2709__2391 inA<8> inB<8> inC<8> VDD VSS n_24 / MAOI222D1
Xg2711__7675 inA<9> inB<9> inC<9> VDD VSS n_22 / MAOI222D1
Xg2707__2900 n_10 n_11 n_12 n_5 VDD VSS n_26 / ND4D1
Xg2688__1857 n_4 n_2 n_40 n_39 VDD VSS n_45 / OR4D1
Xg2693__8780 n_6 n_7 n_8 n_9 VDD VSS n_40 / OR4D1
Xg2694__4296 n_18 n_19 n_20 n_17 VDD VSS n_39 / OR4D1
Xg2687__5019 n_0 inC<9> n_45 n_13 VDD VSS n_46 / AOI211D1
Xg2685__7344 n_47 n_16 n_21 n_3 VDD VSS tmrErr / IND4D1
Xg2686__1840 n_26 n_46 n_14 n_15 VDD VSS n_47 / IND4D1
XFE_OFC132_BL_intA_3 inA<3> VDD VSS FE_OFN132_BL_intA_3 / BUFFD1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_WIDTH16_614
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_WIDTH16_614 VDD VSS inA<15> inA<14> inA<13> inA<12> 
+ inA<11> inA<10> inA<9> inA<8> inA<7> inA<6> inA<5> inA<4> inA<3> inA<2> 
+ inA<1> inA<0> inB<15> inB<14> inB<13> inB<12> inB<11> inB<10> inB<9> inB<8> 
+ inB<7> inB<6> inB<5> inB<4> inB<3> inB<2> inB<1> inB<0> inC<15> inC<14> 
+ inC<13> inC<12> inC<11> inC<10> inC<9> inC<8> inC<7> inC<6> inC<5> inC<4> 
+ inC<3> inC<2> inC<1> inC<0> out<15> out<14> out<13> out<12> out<11> out<10> 
+ out<9> out<8> out<7> out<6> out<5> out<4> out<3> out<2> out<1> out<0> tmrErr
*.PININFO inA<15>:I inA<14>:I inA<13>:I inA<12>:I inA<11>:I inA<10>:I inA<9>:I 
*.PININFO inA<8>:I inA<7>:I inA<6>:I inA<5>:I inA<4>:I inA<3>:I inA<2>:I 
*.PININFO inA<1>:I inA<0>:I inB<15>:I inB<14>:I inB<13>:I inB<12>:I inB<11>:I 
*.PININFO inB<10>:I inB<9>:I inB<8>:I inB<7>:I inB<6>:I inB<5>:I inB<4>:I 
*.PININFO inB<3>:I inB<2>:I inB<1>:I inB<0>:I inC<15>:I inC<14>:I inC<13>:I 
*.PININFO inC<12>:I inC<11>:I inC<10>:I inC<9>:I inC<8>:I inC<7>:I inC<6>:I 
*.PININFO inC<5>:I inC<4>:I inC<3>:I inC<2>:I inC<1>:I inC<0>:I out<15>:O 
*.PININFO out<14>:O out<13>:O out<12>:O out<11>:O out<10>:O out<9>:O out<8>:O 
*.PININFO out<7>:O out<6>:O out<5>:O out<4>:O out<3>:O out<2>:O out<1>:O 
*.PININFO out<0>:O tmrErr:O VDD:B VSS:B
Xg713__1309 inC<5> inA<5> inB<5> VDD VSS n_23 / MAOI222D1
Xg714__6877 inA<15> inC<15> inB<15> VDD VSS n_22 / MAOI222D1
Xg715__2900 inC<10> inA<10> inB<10> VDD VSS n_21 / MAOI222D1
Xg716__2391 inC<6> inA<6> inB<6> VDD VSS n_20 / MAOI222D1
Xg717__7675 inC<14> inA<14> inB<14> VDD VSS n_19 / MAOI222D1
Xg718__7118 inC<4> inA<4> inB<4> VDD VSS n_18 / MAOI222D1
Xg719__8757 inC<12> inA<12> inB<12> VDD VSS n_17 / MAOI222D1
Xg720__1786 inC<9> inA<9> inB<9> VDD VSS n_16 / MAOI222D1
Xg729__5953 inC<1> inA<1> inB<1> VDD VSS n_7 / MAOI222D1
Xg730__5703 inC<2> inA<2> inB<2> VDD VSS n_6 / MAOI222D1
Xg731__7114 inC<13> inA<13> inB<13> VDD VSS n_5 / MAOI222D1
Xg732__5266 inC<8> inA<8> inB<8> VDD VSS n_4 / MAOI222D1
Xg733__2250 inC<3> inA<3> inB<3> VDD VSS n_3 / MAOI222D1
Xg734__6083 inC<0> inA<0> inB<0> VDD VSS n_2 / MAOI222D1
Xg735__2703 inC<11> inA<11> inB<11> VDD VSS n_1 / MAOI222D1
Xg736__5795 inC<7> inA<7> inB<7> VDD VSS n_0 / MAOI222D1
Xg705 n_23 VDD VSS out<5> / CKND1
Xg706 n_22 VDD VSS out<15> / CKND1
Xg707 n_21 VDD VSS out<10> / CKND1
Xg708 n_20 VDD VSS out<6> / CKND1
Xg709 n_19 VDD VSS out<14> / CKND1
Xg710 n_18 VDD VSS out<4> / CKND1
Xg711 n_17 VDD VSS out<12> / CKND1
Xg712 n_16 VDD VSS out<9> / CKND1
Xg721 n_7 VDD VSS out<1> / CKND1
Xg722 n_6 VDD VSS out<2> / CKND1
Xg723 n_5 VDD VSS out<13> / CKND1
Xg724 n_4 VDD VSS out<8> / CKND1
Xg725 n_3 VDD VSS out<3> / CKND1
Xg726 n_2 VDD VSS out<0> / CKND1
Xg727 n_1 VDD VSS out<11> / CKND1
Xg728 n_0 VDD VSS out<7> / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_583
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_583 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p2 VDD VSS n_2 / CKND1
Xg177 p1 VDD VSS n_1 / CKND1
Xg178 p3 VDD VSS n_0 / CKND1
Xg175__2683 n_2 n_1 n_0 VDD VSS out<0> / MAOI222D1
Xg174__9682 n_1 inB<0> inC<0> n_2 n_0 inA<0> VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI222D4
* View Name:    schematic
************************************************************************

.SUBCKT MAOI222D4 A B C VDD VSS ZN
*.PININFO A:I B:I C:I ZN:O VDD:B VSS:B
MMI3 net5 A net20 VSS nch l=60n w=390.0n m=1
MMU20_2-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MMI4 net20 A net32 VSS nch l=60n w=390.0n m=1
MMU20_1-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MMU7 net32 B VSS VSS nch l=60n w=210.0n m=1
MMU8 net5 B net20 VSS nch l=60n w=210.0n m=1
MMU20_0-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MMU19-M_u2 net67 net20 VSS VSS nch l=60n w=390.0n m=1
MMU10 net5 C VSS VSS nch l=60n w=210.0n m=1
MMU20_3-M_u2 ZN net67 VSS VSS nch l=60n w=390.0n m=1
MMI1 net69 A net20 VDD pch l=60n w=455.00n m=1
MMU1 net69 C VDD VDD pch l=60n w=455.00n m=1
MMU4 net69 B net20 VDD pch l=60n w=455.00n m=1
MMU20_1-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMU19-M_u3 net67 net20 VDD VDD pch l=60n w=520.0n m=1
MMI2 net20 A net53 VDD pch l=60n w=455.00n m=1
MMU2 net53 B VDD VDD pch l=60n w=455.00n m=1
MMU20_3-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMU20_0-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
MMU20_2-M_u3 ZN net67 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_589
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_589 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p2 VDD VSS n_2 / CKND1
Xg177 p1 VDD VSS n_1 / CKND1
Xg178 p3 VDD VSS n_0 / CKND1
Xg175__4547 n_2 n_1 n_0 VDD VSS out<0> / MAOI222D4
Xg174__1474 n_1 inB<0> inC<0> n_2 n_0 inA<0> VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_596
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_596 VDD VSS inA<0> inB<0> inC<0> out<0> p1 p2 p3 tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I p1:I p2:I p3:I out<0>:O tmrErr:O VDD:B 
*.PININFO VSS:B
Xg176 p2 VDD VSS n_2 / CKND1
Xg177 p1 VDD VSS n_1 / CKND1
Xg178 p3 VDD VSS n_0 / CKND1
Xg175__3772 n_2 n_1 n_0 VDD VSS out<0> / MAOI222D4
Xg174__4296 n_1 inB<0> inC<0> n_2 n_0 inA<0> VDD VSS tmrErr / OAI222D1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    majorityVoter_599
* View Name:    schematic
************************************************************************

.SUBCKT majorityVoter_599 VDD VSS inA<0> inB<0> inC<0> out<0> tmrErr
*.PININFO inA<0>:I inB<0>:I inC<0>:I out<0>:O tmrErr:O VDD:B VSS:B
Xg54__8780 inA<0> inC<0> inB<0> VDD VSS n_0 / MAOI222D1
Xg53 n_0 VDD VSS out<0> / CKND1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD3
* View Name:    schematic
************************************************************************

.SUBCKT INVD3 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1_0-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_2-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD4
* View Name:    schematic
************************************************************************

.SUBCKT INVD4 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1_0-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_3-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_3-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_2-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD6
* View Name:    schematic
************************************************************************

.SUBCKT CKBD6 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=520.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD8
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD8 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u7_5-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_1-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_0-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net67 I VSS VSS nch l=60n w=390.0n m=1
MM_u7_6-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_3-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2_2-M_u2 net67 I VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net67 I VSS VSS nch l=60n w=390.0n m=1
MM_u7_2-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_7-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_4-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u7_0-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_4-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_3-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net67 I VDD VDD pch l=60n w=520.0n m=1
MM_u7_5-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_1-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net67 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_2-M_u3 net67 I VDD VDD pch l=60n w=520.0n m=1
MM_u7_6-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_2-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u7_7-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD3
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD3 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD4
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD4 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_3-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD12
* View Name:    schematic
************************************************************************

.SUBCKT CKBD12 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_7 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_11 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3 net5 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_10 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_6 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_9 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_8 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_7 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_10 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_8 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=1.17u m=1
MMU23_6 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_11 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_9 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD16
* View Name:    schematic
************************************************************************

.SUBCKT CKBD16 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_12 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_4 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_15 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_7 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_11 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3 net5 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_10 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_13 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_6 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_9 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_8 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_14 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_7 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_3 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_10 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_12 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_4 net5 I VSS VSS nch l=60n w=310.0n m=1
MM_u15_1 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_15 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_8 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_6 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_13 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_11 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_2 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_9 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_14 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_0 net5 I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TH_Ctrl
* Cell Name:    TH_CtrlTMR
* View Name:    schematic
************************************************************************

.SUBCKT TH_CtrlTMR Acc<15> Acc<14> Acc<13> Acc<12> Acc<11> Acc<10> Acc<9> 
+ Acc<8> Acc<7> Acc<6> Acc<5> Acc<4> Acc<3> Acc<2> Acc<1> Acc<0> BL<9> BL<8> 
+ BL<7> BL<6> BL<5> BL<4> BL<3> BL<2> BL<1> BL<0> Bypass CLK CLKEn DAC<9> 
+ DAC<8> DAC<7> DAC<6> DAC<5> DAC<4> DAC<3> DAC<2> DAC<1> DAC<0> DiscriPul 
+ NW<3> NW<2> NW<1> NW<0> RSTn ScanDone ScanStart StateOut<2> StateOut<1> 
+ StateOut<0> TH<9> TH<8> TH<7> TH<6> TH<5> TH<4> TH<3> TH<2> TH<1> TH<0> 
+ TH_offset<5> TH_offset<4> TH_offset<3> TH_offset<2> TH_offset<1> 
+ TH_offset<0> VDD VSS
*.PININFO Bypass:I CLK:I CLKEn:I DAC<9>:I DAC<8>:I DAC<7>:I DAC<6>:I DAC<5>:I 
*.PININFO DAC<4>:I DAC<3>:I DAC<2>:I DAC<1>:I DAC<0>:I DiscriPul:I RSTn:I 
*.PININFO ScanStart:I TH_offset<5>:I TH_offset<4>:I TH_offset<3>:I 
*.PININFO TH_offset<2>:I TH_offset<1>:I TH_offset<0>:I Acc<15>:O Acc<14>:O 
*.PININFO Acc<13>:O Acc<12>:O Acc<11>:O Acc<10>:O Acc<9>:O Acc<8>:O Acc<7>:O 
*.PININFO Acc<6>:O Acc<5>:O Acc<4>:O Acc<3>:O Acc<2>:O Acc<1>:O Acc<0>:O 
*.PININFO BL<9>:O BL<8>:O BL<7>:O BL<6>:O BL<5>:O BL<4>:O BL<3>:O BL<2>:O 
*.PININFO BL<1>:O BL<0>:O NW<3>:O NW<2>:O NW<1>:O NW<0>:O ScanDone:O 
*.PININFO StateOut<2>:O StateOut<1>:O StateOut<0>:O TH<9>:O TH<8>:O TH<7>:O 
*.PININFO TH<6>:O TH<5>:O TH<4>:O TH<3>:O TH<2>:O TH<1>:O TH<0>:O VDD:B VSS:B
XFILLER_incr_impl0_1192 VDD VSS / DCAP
XFILLER_incr_impl0_1191 VDD VSS / DCAP
XFILLER_incr_impl0_1190 VDD VSS / DCAP
XFILLER_incr_impl0_1189 VDD VSS / DCAP
XFILLER_incr_impl0_1188 VDD VSS / DCAP
XFILLER_incr_impl0_1187 VDD VSS / DCAP
XFILLER_incr_impl0_1186 VDD VSS / DCAP
XFILLER_incr_impl0_1185 VDD VSS / DCAP
XFILLER_incr_impl0_1184 VDD VSS / DCAP
XFILLER_incr_impl0_1181 VDD VSS / DCAP
XFILLER_incr_impl0_1180 VDD VSS / DCAP
XFILLER_incr_impl0_1179 VDD VSS / DCAP
XFILLER_incr_impl0_1178 VDD VSS / DCAP
XFILLER_incr_impl0_1177 VDD VSS / DCAP
XFILLER_incr_impl0_1175 VDD VSS / DCAP
XFILLER_incr_impl0_1174 VDD VSS / DCAP
XFILLER_incr_impl0_1173 VDD VSS / DCAP
XFILLER_incr_impl0_1171 VDD VSS / DCAP
XFILLER_incr_impl0_1170 VDD VSS / DCAP
XFILLER_incr_impl0_1169 VDD VSS / DCAP
XFILLER_incr_impl0_1168 VDD VSS / DCAP
XFILLER_incr_impl0_1167 VDD VSS / DCAP
XFILLER_incr_impl0_1166 VDD VSS / DCAP
XFILLER_incr_impl0_1165 VDD VSS / DCAP
XFILLER_incr_impl0_1164 VDD VSS / DCAP
XFILLER_incr_impl0_1163 VDD VSS / DCAP
XFILLER_incr_impl0_1162 VDD VSS / DCAP
XFILLER_incr_impl0_1160 VDD VSS / DCAP
XFILLER_incr_impl0_1159 VDD VSS / DCAP
XFILLER_incr_impl0_1156 VDD VSS / DCAP
XFILLER_incr_impl0_1155 VDD VSS / DCAP
XFILLER_incr_impl0_1154 VDD VSS / DCAP
XFILLER_incr_impl0_1150 VDD VSS / DCAP
XFILLER_incr_impl0_1149 VDD VSS / DCAP
XFILLER_incr_impl0_1147 VDD VSS / DCAP
XFILLER_incr_impl0_1146 VDD VSS / DCAP
XFILLER_incr_impl0_1145 VDD VSS / DCAP
XFILLER_incr_impl0_1144 VDD VSS / DCAP
XFILLER_incr_impl0_1143 VDD VSS / DCAP
XFILLER_incr_impl0_1142 VDD VSS / DCAP
XFILLER_incr_impl0_1141 VDD VSS / DCAP
XFILLER_incr_impl0_1139 VDD VSS / DCAP
XFILLER_incr_impl0_1138 VDD VSS / DCAP
XFILLER_incr_impl0_1137 VDD VSS / DCAP
XFILLER_incr_impl0_1135 VDD VSS / DCAP
XFILLER_incr_impl0_1134 VDD VSS / DCAP
XFILLER_incr_impl0_1132 VDD VSS / DCAP
XFILLER_incr_impl0_1131 VDD VSS / DCAP
XFILLER_incr_impl0_1129 VDD VSS / DCAP
XFILLER_incr_impl0_1128 VDD VSS / DCAP
XFILLER_incr_impl0_1127 VDD VSS / DCAP
XFILLER_incr_impl0_1126 VDD VSS / DCAP
XFILLER_incr_impl0_1125 VDD VSS / DCAP
XFILLER_incr_impl0_1123 VDD VSS / DCAP
XFILLER_incr_impl0_1122 VDD VSS / DCAP
XFILLER_incr_impl0_1120 VDD VSS / DCAP
XFILLER_incr_impl0_1119 VDD VSS / DCAP
XFILLER_incr_impl0_1118 VDD VSS / DCAP
XFILLER_incr_impl0_1117 VDD VSS / DCAP
XFILLER_incr_impl0_1115 VDD VSS / DCAP
XFILLER_incr_impl0_1113 VDD VSS / DCAP
XFILLER_incr_impl0_1112 VDD VSS / DCAP
XFILLER_incr_impl0_1111 VDD VSS / DCAP
XFILLER_incr_impl0_1109 VDD VSS / DCAP
XFILLER_incr_impl0_1105 VDD VSS / DCAP
XFILLER_incr_impl0_1104 VDD VSS / DCAP
XFILLER_incr_impl0_1102 VDD VSS / DCAP
XFILLER_incr_impl0_1098 VDD VSS / DCAP
XFILLER_incr_impl0_1097 VDD VSS / DCAP
XFILLER_incr_impl0_1095 VDD VSS / DCAP
XFILLER_incr_impl0_1094 VDD VSS / DCAP
XFILLER_incr_impl0_1092 VDD VSS / DCAP
XFILLER_incr_impl0_1091 VDD VSS / DCAP
XFILLER_incr_impl0_1090 VDD VSS / DCAP
XFILLER_incr_impl0_1089 VDD VSS / DCAP
XFILLER_incr_impl0_1088 VDD VSS / DCAP
XFILLER_incr_impl0_1085 VDD VSS / DCAP
XFILLER_incr_impl0_1084 VDD VSS / DCAP
XFILLER_incr_impl0_1083 VDD VSS / DCAP
XFILLER_incr_impl0_1082 VDD VSS / DCAP
XFILLER_incr_impl0_1081 VDD VSS / DCAP
XFILLER_incr_impl0_1080 VDD VSS / DCAP
XFILLER_incr_impl0_1079 VDD VSS / DCAP
XFILLER_incr_impl0_1078 VDD VSS / DCAP
XFILLER_incr_impl0_1077 VDD VSS / DCAP
XFILLER_incr_impl0_1076 VDD VSS / DCAP
XFILLER_incr_impl0_1074 VDD VSS / DCAP
XFILLER_incr_impl0_1072 VDD VSS / DCAP
XFILLER_incr_impl0_1071 VDD VSS / DCAP
XFILLER_incr_impl0_1068 VDD VSS / DCAP
XFILLER_incr_impl0_1067 VDD VSS / DCAP
XFILLER_incr_impl0_1065 VDD VSS / DCAP
XFILLER_incr_impl0_1064 VDD VSS / DCAP
XFILLER_incr_impl0_1063 VDD VSS / DCAP
XFILLER_incr_impl0_1061 VDD VSS / DCAP
XFILLER_incr_impl0_1059 VDD VSS / DCAP
XFILLER_incr_impl0_1058 VDD VSS / DCAP
XFILLER_incr_impl0_1057 VDD VSS / DCAP
XFILLER_incr_impl0_1056 VDD VSS / DCAP
XFILLER_incr_impl0_1055 VDD VSS / DCAP
XFILLER_incr_impl0_1054 VDD VSS / DCAP
XFILLER_incr_impl0_1053 VDD VSS / DCAP
XFILLER_incr_impl0_1049 VDD VSS / DCAP
XFILLER_incr_impl0_1048 VDD VSS / DCAP
XFILLER_incr_impl0_1046 VDD VSS / DCAP
XFILLER_incr_impl0_1044 VDD VSS / DCAP
XFILLER_incr_impl0_1043 VDD VSS / DCAP
XFILLER_incr_impl0_1042 VDD VSS / DCAP
XFILLER_incr_impl0_1041 VDD VSS / DCAP
XFILLER_incr_impl0_1040 VDD VSS / DCAP
XFILLER_incr_impl0_1037 VDD VSS / DCAP
XFILLER_incr_impl0_1035 VDD VSS / DCAP
XFILLER_incr_impl0_1034 VDD VSS / DCAP
XFILLER_incr_impl0_1033 VDD VSS / DCAP
XFILLER_incr_impl0_1031 VDD VSS / DCAP
XFILLER_incr_impl0_1030 VDD VSS / DCAP
XFILLER_incr_impl0_1029 VDD VSS / DCAP
XFILLER_incr_impl0_1028 VDD VSS / DCAP
XFILLER_incr_impl0_1027 VDD VSS / DCAP
XFILLER_incr_impl0_1025 VDD VSS / DCAP
XFILLER_incr_impl0_1022 VDD VSS / DCAP
XFILLER_incr_impl0_1021 VDD VSS / DCAP
XFILLER_incr_impl0_1019 VDD VSS / DCAP
XFILLER_incr_impl0_1018 VDD VSS / DCAP
XFILLER_incr_impl0_1017 VDD VSS / DCAP
XFILLER_incr_impl0_1016 VDD VSS / DCAP
XFILLER_incr_impl0_1015 VDD VSS / DCAP
XFILLER_incr_impl0_1014 VDD VSS / DCAP
XFILLER_incr_impl0_1013 VDD VSS / DCAP
XFILLER_incr_impl0_1012 VDD VSS / DCAP
XFILLER_incr_impl0_1010 VDD VSS / DCAP
XFILLER_incr_impl0_1008 VDD VSS / DCAP
XFILLER_incr_impl0_1007 VDD VSS / DCAP
XFILLER_incr_impl0_1006 VDD VSS / DCAP
XFILLER_incr_impl0_1005 VDD VSS / DCAP
XFILLER_incr_impl0_1004 VDD VSS / DCAP
XFILLER_incr_impl0_1003 VDD VSS / DCAP
XFILLER_incr_impl0_1002 VDD VSS / DCAP
XFILLER_incr_impl0_999 VDD VSS / DCAP
XFILLER_incr_impl0_998 VDD VSS / DCAP
XFILLER_incr_impl0_997 VDD VSS / DCAP
XFILLER_incr_impl0_995 VDD VSS / DCAP
XFILLER_incr_impl0_993 VDD VSS / DCAP
XFILLER_incr_impl0_992 VDD VSS / DCAP
XFILLER_incr_impl0_991 VDD VSS / DCAP
XFILLER_incr_impl0_990 VDD VSS / DCAP
XFILLER_incr_impl0_989 VDD VSS / DCAP
XFILLER_incr_impl0_987 VDD VSS / DCAP
XFILLER_incr_impl0_986 VDD VSS / DCAP
XFILLER_incr_impl0_984 VDD VSS / DCAP
XFILLER_incr_impl0_982 VDD VSS / DCAP
XFILLER_incr_impl0_981 VDD VSS / DCAP
XFILLER_incr_impl0_978 VDD VSS / DCAP
XFILLER_incr_impl0_976 VDD VSS / DCAP
XFILLER_incr_impl0_975 VDD VSS / DCAP
XFILLER_incr_impl0_974 VDD VSS / DCAP
XFILLER_incr_impl0_971 VDD VSS / DCAP
XFILLER_incr_impl0_970 VDD VSS / DCAP
XFILLER_incr_impl0_969 VDD VSS / DCAP
XFILLER_incr_impl0_968 VDD VSS / DCAP
XFILLER_incr_impl0_967 VDD VSS / DCAP
XFILLER_incr_impl0_966 VDD VSS / DCAP
XFILLER_incr_impl0_965 VDD VSS / DCAP
XFILLER_incr_impl0_964 VDD VSS / DCAP
XFILLER_incr_impl0_963 VDD VSS / DCAP
XFILLER_incr_impl0_962 VDD VSS / DCAP
XFILLER_incr_impl0_961 VDD VSS / DCAP
XFILLER_incr_impl0_960 VDD VSS / DCAP
XFILLER_incr_impl0_959 VDD VSS / DCAP
XFILLER_incr_impl0_958 VDD VSS / DCAP
XFILLER_incr_impl0_956 VDD VSS / DCAP
XFILLER_incr_impl0_954 VDD VSS / DCAP
XFILLER_incr_impl0_953 VDD VSS / DCAP
XFILLER_incr_impl0_952 VDD VSS / DCAP
XFILLER_incr_impl0_949 VDD VSS / DCAP
XFILLER_incr_impl0_948 VDD VSS / DCAP
XFILLER_incr_impl0_947 VDD VSS / DCAP
XFILLER_incr_impl0_946 VDD VSS / DCAP
XFILLER_incr_impl0_945 VDD VSS / DCAP
XFILLER_incr_impl0_944 VDD VSS / DCAP
XFILLER_incr_impl0_942 VDD VSS / DCAP
XFILLER_incr_impl0_941 VDD VSS / DCAP
XFILLER_incr_impl0_940 VDD VSS / DCAP
XFILLER_incr_impl0_939 VDD VSS / DCAP
XFILLER_incr_impl0_937 VDD VSS / DCAP
XFILLER_incr_impl0_934 VDD VSS / DCAP
XFILLER_incr_impl0_932 VDD VSS / DCAP
XFILLER_incr_impl0_931 VDD VSS / DCAP
XFILLER_incr_impl0_928 VDD VSS / DCAP
XFILLER_incr_impl0_927 VDD VSS / DCAP
XFILLER_incr_impl0_926 VDD VSS / DCAP
XFILLER_incr_impl0_924 VDD VSS / DCAP
XFILLER_incr_impl0_923 VDD VSS / DCAP
XFILLER_incr_impl0_919 VDD VSS / DCAP
XFILLER_incr_impl0_917 VDD VSS / DCAP
XFILLER_incr_impl0_915 VDD VSS / DCAP
XFILLER_incr_impl0_914 VDD VSS / DCAP
XFILLER_incr_impl0_913 VDD VSS / DCAP
XFILLER_incr_impl0_912 VDD VSS / DCAP
XFILLER_incr_impl0_911 VDD VSS / DCAP
XFILLER_incr_impl0_909 VDD VSS / DCAP
XFILLER_incr_impl0_907 VDD VSS / DCAP
XFILLER_incr_impl0_906 VDD VSS / DCAP
XFILLER_incr_impl0_905 VDD VSS / DCAP
XFILLER_incr_impl0_904 VDD VSS / DCAP
XFILLER_incr_impl0_902 VDD VSS / DCAP
XFILLER_incr_impl0_901 VDD VSS / DCAP
XFILLER_incr_impl0_900 VDD VSS / DCAP
XFILLER_incr_impl0_899 VDD VSS / DCAP
XFILLER_incr_impl0_898 VDD VSS / DCAP
XFILLER_incr_impl0_897 VDD VSS / DCAP
XFILLER_incr_impl0_895 VDD VSS / DCAP
XFILLER_incr_impl0_893 VDD VSS / DCAP
XFILLER_incr_impl0_891 VDD VSS / DCAP
XFILLER_incr_impl0_889 VDD VSS / DCAP
XFILLER_incr_impl0_888 VDD VSS / DCAP
XFILLER_incr_impl0_887 VDD VSS / DCAP
XFILLER_incr_impl0_884 VDD VSS / DCAP
XFILLER_incr_impl0_882 VDD VSS / DCAP
XFILLER_incr_impl0_881 VDD VSS / DCAP
XFILLER_incr_impl0_879 VDD VSS / DCAP
XFILLER_incr_impl0_877 VDD VSS / DCAP
XFILLER_incr_impl0_875 VDD VSS / DCAP
XFILLER_incr_impl0_873 VDD VSS / DCAP
XFILLER_incr_impl0_872 VDD VSS / DCAP
XFILLER_incr_impl0_871 VDD VSS / DCAP
XFILLER_incr_impl0_870 VDD VSS / DCAP
XFILLER_incr_impl0_867 VDD VSS / DCAP
XFILLER_incr_impl0_866 VDD VSS / DCAP
XFILLER_incr_impl0_862 VDD VSS / DCAP
XFILLER_incr_impl0_861 VDD VSS / DCAP
XFILLER_incr_impl0_858 VDD VSS / DCAP
XFILLER_incr_impl0_856 VDD VSS / DCAP
XFILLER_incr_impl0_854 VDD VSS / DCAP
XFILLER_incr_impl0_853 VDD VSS / DCAP
XFILLER_incr_impl0_844 VDD VSS / DCAP
XFILLER_incr_impl0_843 VDD VSS / DCAP
XFILLER_incr_impl0_842 VDD VSS / DCAP
XFILLER_incr_impl0_841 VDD VSS / DCAP
XFILLER_incr_impl0_840 VDD VSS / DCAP
XFILLER_incr_impl0_839 VDD VSS / DCAP
XFILLER_incr_impl0_838 VDD VSS / DCAP
XFILLER_incr_impl0_837 VDD VSS / DCAP
XFILLER_incr_impl0_836 VDD VSS / DCAP
XFILLER_incr_impl0_835 VDD VSS / DCAP
XFILLER_incr_impl0_834 VDD VSS / DCAP
XFILLER_incr_impl0_833 VDD VSS / DCAP
XFILLER_incr_impl0_832 VDD VSS / DCAP
XFILLER_incr_impl0_830 VDD VSS / DCAP
XFILLER_incr_impl0_826 VDD VSS / DCAP
XFILLER_incr_impl0_822 VDD VSS / DCAP
XFILLER_incr_impl0_820 VDD VSS / DCAP
XFILLER_incr_impl0_819 VDD VSS / DCAP
XFILLER_incr_impl0_818 VDD VSS / DCAP
XFILLER_incr_impl0_815 VDD VSS / DCAP
XFILLER_incr_impl0_814 VDD VSS / DCAP
XFILLER_incr_impl0_813 VDD VSS / DCAP
XFILLER_incr_impl0_805 VDD VSS / DCAP
XFILLER_incr_impl0_804 VDD VSS / DCAP
XFILLER_incr_impl0_803 VDD VSS / DCAP
XFILLER_incr_impl0_801 VDD VSS / DCAP
XFILLER_incr_impl0_800 VDD VSS / DCAP
XFILLER_incr_impl0_798 VDD VSS / DCAP
XFILLER_incr_impl0_797 VDD VSS / DCAP
XFILLER_incr_impl0_796 VDD VSS / DCAP
XFILLER_incr_impl0_794 VDD VSS / DCAP
XFILLER_incr_impl0_793 VDD VSS / DCAP
XFILLER_incr_impl0_792 VDD VSS / DCAP
XFILLER_incr_impl0_791 VDD VSS / DCAP
XFILLER_incr_impl0_790 VDD VSS / DCAP
XFILLER_incr_impl0_789 VDD VSS / DCAP
XFILLER_incr_impl0_788 VDD VSS / DCAP
XFILLER_incr_impl0_787 VDD VSS / DCAP
XFILLER_incr_impl0_786 VDD VSS / DCAP
XFILLER_incr_impl0_785 VDD VSS / DCAP
XFILLER_incr_impl0_784 VDD VSS / DCAP
XFILLER_incr_impl0_782 VDD VSS / DCAP
XFILLER_incr_impl0_781 VDD VSS / DCAP
XFILLER_incr_impl0_778 VDD VSS / DCAP
XFILLER_incr_impl0_776 VDD VSS / DCAP
XFILLER_incr_impl0_775 VDD VSS / DCAP
XFILLER_incr_impl0_774 VDD VSS / DCAP
XFILLER_incr_impl0_772 VDD VSS / DCAP
XFILLER_incr_impl0_771 VDD VSS / DCAP
XFILLER_incr_impl0_770 VDD VSS / DCAP
XFILLER_incr_impl0_769 VDD VSS / DCAP
XFILLER_incr_impl0_768 VDD VSS / DCAP
XFILLER_incr_impl0_765 VDD VSS / DCAP
XFILLER_incr_impl0_764 VDD VSS / DCAP
XFILLER_incr_impl0_763 VDD VSS / DCAP
XFILLER_incr_impl0_762 VDD VSS / DCAP
XFILLER_incr_impl0_759 VDD VSS / DCAP
XFILLER_incr_impl0_757 VDD VSS / DCAP
XFILLER_incr_impl0_756 VDD VSS / DCAP
XFILLER_incr_impl0_754 VDD VSS / DCAP
XFILLER_incr_impl0_753 VDD VSS / DCAP
XFILLER_incr_impl0_752 VDD VSS / DCAP
XFILLER_incr_impl0_750 VDD VSS / DCAP
XFILLER_incr_impl0_749 VDD VSS / DCAP
XFILLER_incr_impl0_744 VDD VSS / DCAP
XFILLER_incr_impl0_743 VDD VSS / DCAP
XFILLER_incr_impl0_740 VDD VSS / DCAP
XFILLER_incr_impl0_739 VDD VSS / DCAP
XFILLER_incr_impl0_738 VDD VSS / DCAP
XFILLER_incr_impl0_736 VDD VSS / DCAP
XFILLER_incr_impl0_735 VDD VSS / DCAP
XFILLER_incr_impl0_734 VDD VSS / DCAP
XFILLER_incr_impl0_733 VDD VSS / DCAP
XFILLER_incr_impl0_732 VDD VSS / DCAP
XFILLER_incr_impl0_731 VDD VSS / DCAP
XFILLER_incr_impl0_729 VDD VSS / DCAP
XFILLER_incr_impl0_727 VDD VSS / DCAP
XFILLER_incr_impl0_726 VDD VSS / DCAP
XFILLER_incr_impl0_725 VDD VSS / DCAP
XFILLER_incr_impl0_724 VDD VSS / DCAP
XFILLER_incr_impl0_722 VDD VSS / DCAP
XFILLER_incr_impl0_720 VDD VSS / DCAP
XFILLER_incr_impl0_718 VDD VSS / DCAP
XFILLER_incr_impl0_717 VDD VSS / DCAP
XFILLER_incr_impl0_716 VDD VSS / DCAP
XFILLER_incr_impl0_714 VDD VSS / DCAP
XFILLER_incr_impl0_713 VDD VSS / DCAP
XFILLER_incr_impl0_709 VDD VSS / DCAP
XFILLER_incr_impl0_706 VDD VSS / DCAP
XFILLER_incr_impl0_704 VDD VSS / DCAP
XFILLER_incr_impl0_703 VDD VSS / DCAP
XFILLER_incr_impl0_702 VDD VSS / DCAP
XFILLER_incr_impl0_700 VDD VSS / DCAP
XFILLER_incr_impl0_696 VDD VSS / DCAP
XFILLER_incr_impl0_695 VDD VSS / DCAP
XFILLER_incr_impl0_694 VDD VSS / DCAP
XFILLER_incr_impl0_693 VDD VSS / DCAP
XFILLER_incr_impl0_691 VDD VSS / DCAP
XFILLER_incr_impl0_690 VDD VSS / DCAP
XFILLER_incr_impl0_689 VDD VSS / DCAP
XFILLER_incr_impl0_688 VDD VSS / DCAP
XFILLER_incr_impl0_687 VDD VSS / DCAP
XFILLER_incr_impl0_685 VDD VSS / DCAP
XFILLER_incr_impl0_684 VDD VSS / DCAP
XFILLER_incr_impl0_683 VDD VSS / DCAP
XFILLER_incr_impl0_682 VDD VSS / DCAP
XFILLER_incr_impl0_681 VDD VSS / DCAP
XFILLER_incr_impl0_678 VDD VSS / DCAP
XFILLER_incr_impl0_677 VDD VSS / DCAP
XFILLER_incr_impl0_674 VDD VSS / DCAP
XFILLER_incr_impl0_670 VDD VSS / DCAP
XFILLER_incr_impl0_669 VDD VSS / DCAP
XFILLER_incr_impl0_667 VDD VSS / DCAP
XFILLER_incr_impl0_664 VDD VSS / DCAP
XFILLER_incr_impl0_663 VDD VSS / DCAP
XFILLER_incr_impl0_662 VDD VSS / DCAP
XFILLER_incr_impl0_658 VDD VSS / DCAP
XFILLER_incr_impl0_657 VDD VSS / DCAP
XFILLER_incr_impl0_656 VDD VSS / DCAP
XFILLER_incr_impl0_654 VDD VSS / DCAP
XFILLER_incr_impl0_652 VDD VSS / DCAP
XFILLER_incr_impl0_651 VDD VSS / DCAP
XFILLER_incr_impl0_647 VDD VSS / DCAP
XFILLER_incr_impl0_646 VDD VSS / DCAP
XFILLER_incr_impl0_645 VDD VSS / DCAP
XFILLER_incr_impl0_644 VDD VSS / DCAP
XFILLER_incr_impl0_643 VDD VSS / DCAP
XFILLER_incr_impl0_642 VDD VSS / DCAP
XFILLER_incr_impl0_641 VDD VSS / DCAP
XFILLER_incr_impl0_640 VDD VSS / DCAP
XFILLER_incr_impl0_639 VDD VSS / DCAP
XFILLER_incr_impl0_638 VDD VSS / DCAP
XFILLER_incr_impl0_635 VDD VSS / DCAP
XFILLER_incr_impl0_634 VDD VSS / DCAP
XFILLER_incr_impl0_631 VDD VSS / DCAP
XFILLER_incr_impl0_630 VDD VSS / DCAP
XFILLER_incr_impl0_629 VDD VSS / DCAP
XFILLER_incr_impl0_628 VDD VSS / DCAP
XFILLER_incr_impl0_627 VDD VSS / DCAP
XFILLER_incr_impl0_626 VDD VSS / DCAP
XFILLER_incr_impl0_625 VDD VSS / DCAP
XFILLER_incr_impl0_624 VDD VSS / DCAP
XFILLER_incr_impl0_623 VDD VSS / DCAP
XFILLER_incr_impl0_622 VDD VSS / DCAP
XFILLER_incr_impl0_611 VDD VSS / DCAP
XFILLER_incr_impl0_610 VDD VSS / DCAP
XFILLER_incr_impl0_609 VDD VSS / DCAP
XFILLER_incr_impl0_608 VDD VSS / DCAP
XFILLER_incr_impl0_607 VDD VSS / DCAP
XFILLER_incr_impl0_606 VDD VSS / DCAP
XFILLER_incr_impl0_605 VDD VSS / DCAP
XFILLER_incr_impl0_604 VDD VSS / DCAP
XFILLER_incr_impl0_603 VDD VSS / DCAP
XFILLER_incr_impl0_602 VDD VSS / DCAP
XFILLER_incr_impl0_599 VDD VSS / DCAP
XFILLER_incr_impl0_598 VDD VSS / DCAP
XFILLER_incr_impl0_597 VDD VSS / DCAP
XFILLER_incr_impl0_594 VDD VSS / DCAP
XFILLER_incr_impl0_589 VDD VSS / DCAP
XFILLER_incr_impl0_588 VDD VSS / DCAP
XFILLER_incr_impl0_587 VDD VSS / DCAP
XFILLER_incr_impl0_586 VDD VSS / DCAP
XFILLER_incr_impl0_585 VDD VSS / DCAP
XFILLER_incr_impl0_584 VDD VSS / DCAP
XFILLER_incr_impl0_582 VDD VSS / DCAP
XFILLER_incr_impl0_580 VDD VSS / DCAP
XFILLER_incr_impl0_579 VDD VSS / DCAP
XFILLER_incr_impl0_576 VDD VSS / DCAP
XFILLER_incr_impl0_575 VDD VSS / DCAP
XFILLER_incr_impl0_574 VDD VSS / DCAP
XFILLER_incr_impl0_573 VDD VSS / DCAP
XFILLER_incr_impl0_572 VDD VSS / DCAP
XFILLER_incr_impl0_570 VDD VSS / DCAP
XFILLER_incr_impl0_569 VDD VSS / DCAP
XFILLER_incr_impl0_568 VDD VSS / DCAP
XFILLER_incr_impl0_566 VDD VSS / DCAP
XFILLER_incr_impl0_565 VDD VSS / DCAP
XFILLER_incr_impl0_564 VDD VSS / DCAP
XFILLER_incr_impl0_563 VDD VSS / DCAP
XFILLER_incr_impl0_562 VDD VSS / DCAP
XFILLER_incr_impl0_561 VDD VSS / DCAP
XFILLER_incr_impl0_559 VDD VSS / DCAP
XFILLER_incr_impl0_556 VDD VSS / DCAP
XFILLER_incr_impl0_555 VDD VSS / DCAP
XFILLER_incr_impl0_554 VDD VSS / DCAP
XFILLER_incr_impl0_552 VDD VSS / DCAP
XFILLER_incr_impl0_550 VDD VSS / DCAP
XFILLER_incr_impl0_549 VDD VSS / DCAP
XFILLER_incr_impl0_548 VDD VSS / DCAP
XFILLER_incr_impl0_545 VDD VSS / DCAP
XFILLER_incr_impl0_544 VDD VSS / DCAP
XFILLER_incr_impl0_542 VDD VSS / DCAP
XFILLER_incr_impl0_541 VDD VSS / DCAP
XFILLER_incr_impl0_540 VDD VSS / DCAP
XFILLER_incr_impl0_539 VDD VSS / DCAP
XFILLER_incr_impl0_538 VDD VSS / DCAP
XFILLER_incr_impl0_537 VDD VSS / DCAP
XFILLER_incr_impl0_534 VDD VSS / DCAP
XFILLER_incr_impl0_533 VDD VSS / DCAP
XFILLER_incr_impl0_530 VDD VSS / DCAP
XFILLER_incr_impl0_528 VDD VSS / DCAP
XFILLER_incr_impl0_526 VDD VSS / DCAP
XFILLER_incr_impl0_525 VDD VSS / DCAP
XFILLER_incr_impl0_524 VDD VSS / DCAP
XFILLER_incr_impl0_522 VDD VSS / DCAP
XFILLER_incr_impl0_521 VDD VSS / DCAP
XFILLER_incr_impl0_519 VDD VSS / DCAP
XFILLER_incr_impl0_516 VDD VSS / DCAP
XFILLER_incr_impl0_514 VDD VSS / DCAP
XFILLER_incr_impl0_512 VDD VSS / DCAP
XFILLER_incr_impl0_511 VDD VSS / DCAP
XFILLER_incr_impl0_509 VDD VSS / DCAP
XFILLER_incr_impl0_507 VDD VSS / DCAP
XFILLER_incr_impl0_504 VDD VSS / DCAP
XFILLER_incr_impl0_503 VDD VSS / DCAP
XFILLER_incr_impl0_501 VDD VSS / DCAP
XFILLER_incr_impl0_500 VDD VSS / DCAP
XFILLER_incr_impl0_498 VDD VSS / DCAP
XFILLER_incr_impl0_497 VDD VSS / DCAP
XFILLER_incr_impl0_496 VDD VSS / DCAP
XFILLER_incr_impl0_494 VDD VSS / DCAP
XFILLER_incr_impl0_493 VDD VSS / DCAP
XFILLER_incr_impl0_492 VDD VSS / DCAP
XFILLER_incr_impl0_490 VDD VSS / DCAP
XFILLER_incr_impl0_488 VDD VSS / DCAP
XFILLER_incr_impl0_487 VDD VSS / DCAP
XFILLER_incr_impl0_486 VDD VSS / DCAP
XFILLER_incr_impl0_483 VDD VSS / DCAP
XFILLER_incr_impl0_482 VDD VSS / DCAP
XFILLER_incr_impl0_481 VDD VSS / DCAP
XFILLER_incr_impl0_480 VDD VSS / DCAP
XFILLER_incr_impl0_479 VDD VSS / DCAP
XFILLER_incr_impl0_478 VDD VSS / DCAP
XFILLER_incr_impl0_477 VDD VSS / DCAP
XFILLER_incr_impl0_474 VDD VSS / DCAP
XFILLER_incr_impl0_472 VDD VSS / DCAP
XFILLER_incr_impl0_471 VDD VSS / DCAP
XFILLER_incr_impl0_469 VDD VSS / DCAP
XFILLER_incr_impl0_468 VDD VSS / DCAP
XFILLER_incr_impl0_466 VDD VSS / DCAP
XFILLER_incr_impl0_465 VDD VSS / DCAP
XFILLER_incr_impl0_463 VDD VSS / DCAP
XFILLER_incr_impl0_461 VDD VSS / DCAP
XFILLER_incr_impl0_459 VDD VSS / DCAP
XFILLER_incr_impl0_458 VDD VSS / DCAP
XFILLER_incr_impl0_457 VDD VSS / DCAP
XFILLER_incr_impl0_456 VDD VSS / DCAP
XFILLER_incr_impl0_454 VDD VSS / DCAP
XFILLER_incr_impl0_451 VDD VSS / DCAP
XFILLER_incr_impl0_450 VDD VSS / DCAP
XFILLER_incr_impl0_449 VDD VSS / DCAP
XFILLER_incr_impl0_448 VDD VSS / DCAP
XFILLER_incr_impl0_446 VDD VSS / DCAP
XFILLER_incr_impl0_443 VDD VSS / DCAP
XFILLER_incr_impl0_442 VDD VSS / DCAP
XFILLER_incr_impl0_441 VDD VSS / DCAP
XFILLER_incr_impl0_440 VDD VSS / DCAP
XFILLER_incr_impl0_438 VDD VSS / DCAP
XFILLER_incr_impl0_437 VDD VSS / DCAP
XFILLER_incr_impl0_435 VDD VSS / DCAP
XFILLER_incr_impl0_434 VDD VSS / DCAP
XFILLER_incr_impl0_432 VDD VSS / DCAP
XFILLER_incr_impl0_430 VDD VSS / DCAP
XFILLER_incr_impl0_428 VDD VSS / DCAP
XFILLER_incr_impl0_427 VDD VSS / DCAP
XFILLER_incr_impl0_424 VDD VSS / DCAP
XFILLER_incr_impl0_423 VDD VSS / DCAP
XFILLER_incr_impl0_422 VDD VSS / DCAP
XFILLER_incr_impl0_418 VDD VSS / DCAP
XFILLER_incr_impl0_417 VDD VSS / DCAP
XFILLER_incr_impl0_416 VDD VSS / DCAP
XFILLER_incr_impl0_415 VDD VSS / DCAP
XFILLER_incr_impl0_414 VDD VSS / DCAP
XFILLER_incr_impl0_413 VDD VSS / DCAP
XFILLER_incr_impl0_412 VDD VSS / DCAP
XFILLER_incr_impl0_408 VDD VSS / DCAP
XFILLER_incr_impl0_407 VDD VSS / DCAP
XFILLER_incr_impl0_405 VDD VSS / DCAP
XFILLER_incr_impl0_404 VDD VSS / DCAP
XFILLER_incr_impl0_403 VDD VSS / DCAP
XFILLER_incr_impl0_402 VDD VSS / DCAP
XFILLER_incr_impl0_401 VDD VSS / DCAP
XFILLER_incr_impl0_400 VDD VSS / DCAP
XFILLER_incr_impl0_399 VDD VSS / DCAP
XFILLER_incr_impl0_396 VDD VSS / DCAP
XFILLER_incr_impl0_394 VDD VSS / DCAP
XFILLER_incr_impl0_392 VDD VSS / DCAP
XFILLER_incr_impl0_391 VDD VSS / DCAP
XFILLER_incr_impl0_389 VDD VSS / DCAP
XFILLER_incr_impl0_388 VDD VSS / DCAP
XFILLER_incr_impl0_385 VDD VSS / DCAP
XFILLER_incr_impl0_382 VDD VSS / DCAP
XFILLER_incr_impl0_381 VDD VSS / DCAP
XFILLER_incr_impl0_378 VDD VSS / DCAP
XFILLER_incr_impl0_377 VDD VSS / DCAP
XFILLER_incr_impl0_376 VDD VSS / DCAP
XFILLER_incr_impl0_375 VDD VSS / DCAP
XFILLER_incr_impl0_374 VDD VSS / DCAP
XFILLER_incr_impl0_373 VDD VSS / DCAP
XFILLER_incr_impl0_372 VDD VSS / DCAP
XFILLER_incr_impl0_371 VDD VSS / DCAP
XFILLER_incr_impl0_370 VDD VSS / DCAP
XFILLER_incr_impl0_368 VDD VSS / DCAP
XFILLER_incr_impl0_367 VDD VSS / DCAP
XFILLER_incr_impl0_364 VDD VSS / DCAP
XFILLER_incr_impl0_363 VDD VSS / DCAP
XFILLER_incr_impl0_362 VDD VSS / DCAP
XFILLER_incr_impl0_361 VDD VSS / DCAP
XFILLER_incr_impl0_359 VDD VSS / DCAP
XFILLER_incr_impl0_358 VDD VSS / DCAP
XFILLER_incr_impl0_357 VDD VSS / DCAP
XFILLER_incr_impl0_355 VDD VSS / DCAP
XFILLER_incr_impl0_352 VDD VSS / DCAP
XFILLER_incr_impl0_351 VDD VSS / DCAP
XFILLER_incr_impl0_349 VDD VSS / DCAP
XFILLER_incr_impl0_347 VDD VSS / DCAP
XFILLER_incr_impl0_345 VDD VSS / DCAP
XFILLER_incr_impl0_344 VDD VSS / DCAP
XFILLER_incr_impl0_343 VDD VSS / DCAP
XFILLER_incr_impl0_341 VDD VSS / DCAP
XFILLER_incr_impl0_340 VDD VSS / DCAP
XFILLER_incr_impl0_339 VDD VSS / DCAP
XFILLER_incr_impl0_338 VDD VSS / DCAP
XFILLER_incr_impl0_337 VDD VSS / DCAP
XFILLER_incr_impl0_336 VDD VSS / DCAP
XFILLER_incr_impl0_334 VDD VSS / DCAP
XFILLER_incr_impl0_333 VDD VSS / DCAP
XFILLER_incr_impl0_332 VDD VSS / DCAP
XFILLER_incr_impl0_329 VDD VSS / DCAP
XFILLER_incr_impl0_328 VDD VSS / DCAP
XFILLER_incr_impl0_327 VDD VSS / DCAP
XFILLER_incr_impl0_325 VDD VSS / DCAP
XFILLER_incr_impl0_324 VDD VSS / DCAP
XFILLER_incr_impl0_323 VDD VSS / DCAP
XFILLER_incr_impl0_322 VDD VSS / DCAP
XFILLER_incr_impl0_321 VDD VSS / DCAP
XFILLER_incr_impl0_320 VDD VSS / DCAP
XFILLER_incr_impl0_319 VDD VSS / DCAP
XFILLER_incr_impl0_318 VDD VSS / DCAP
XFILLER_incr_impl0_316 VDD VSS / DCAP
XFILLER_incr_impl0_315 VDD VSS / DCAP
XFILLER_incr_impl0_314 VDD VSS / DCAP
XFILLER_incr_impl0_312 VDD VSS / DCAP
XFILLER_incr_impl0_311 VDD VSS / DCAP
XFILLER_incr_impl0_310 VDD VSS / DCAP
XFILLER_incr_impl0_308 VDD VSS / DCAP
XFILLER_incr_impl0_307 VDD VSS / DCAP
XFILLER_incr_impl0_306 VDD VSS / DCAP
XFILLER_incr_impl0_305 VDD VSS / DCAP
XFILLER_incr_impl0_304 VDD VSS / DCAP
XFILLER_incr_impl0_303 VDD VSS / DCAP
XFILLER_incr_impl0_302 VDD VSS / DCAP
XFILLER_incr_impl0_301 VDD VSS / DCAP
XFILLER_incr_impl0_300 VDD VSS / DCAP
XFILLER_incr_impl0_297 VDD VSS / DCAP
XFILLER_incr_impl0_296 VDD VSS / DCAP
XFILLER_incr_impl0_295 VDD VSS / DCAP
XFILLER_incr_impl0_293 VDD VSS / DCAP
XFILLER_incr_impl0_292 VDD VSS / DCAP
XFILLER_incr_impl0_288 VDD VSS / DCAP
XFILLER_incr_impl0_287 VDD VSS / DCAP
XFILLER_incr_impl0_285 VDD VSS / DCAP
XFILLER_incr_impl0_283 VDD VSS / DCAP
XFILLER_incr_impl0_282 VDD VSS / DCAP
XFILLER_incr_impl0_281 VDD VSS / DCAP
XFILLER_incr_impl0_280 VDD VSS / DCAP
XFILLER_incr_impl0_279 VDD VSS / DCAP
XFILLER_incr_impl0_278 VDD VSS / DCAP
XFILLER_incr_impl0_277 VDD VSS / DCAP
XFILLER_incr_impl0_276 VDD VSS / DCAP
XFILLER_incr_impl0_275 VDD VSS / DCAP
XFILLER_incr_impl0_274 VDD VSS / DCAP
XFILLER_incr_impl0_273 VDD VSS / DCAP
XFILLER_incr_impl0_271 VDD VSS / DCAP
XFILLER_incr_impl0_270 VDD VSS / DCAP
XFILLER_incr_impl0_268 VDD VSS / DCAP
XFILLER_incr_impl0_265 VDD VSS / DCAP
XFILLER_incr_impl0_263 VDD VSS / DCAP
XFILLER_incr_impl0_262 VDD VSS / DCAP
XFILLER_incr_impl0_260 VDD VSS / DCAP
XFILLER_incr_impl0_259 VDD VSS / DCAP
XFILLER_incr_impl0_257 VDD VSS / DCAP
XFILLER_incr_impl0_255 VDD VSS / DCAP
XFILLER_incr_impl0_254 VDD VSS / DCAP
XFILLER_incr_impl0_253 VDD VSS / DCAP
XFILLER_incr_impl0_252 VDD VSS / DCAP
XFILLER_incr_impl0_251 VDD VSS / DCAP
XFILLER_incr_impl0_248 VDD VSS / DCAP
XFILLER_incr_impl0_247 VDD VSS / DCAP
XFILLER_incr_impl0_246 VDD VSS / DCAP
XFILLER_incr_impl0_245 VDD VSS / DCAP
XFILLER_incr_impl0_244 VDD VSS / DCAP
XFILLER_incr_impl0_242 VDD VSS / DCAP
XFILLER_incr_impl0_241 VDD VSS / DCAP
XFILLER_incr_impl0_239 VDD VSS / DCAP
XFILLER_incr_impl0_237 VDD VSS / DCAP
XFILLER_incr_impl0_235 VDD VSS / DCAP
XFILLER_incr_impl0_233 VDD VSS / DCAP
XFILLER_incr_impl0_232 VDD VSS / DCAP
XFILLER_incr_impl0_231 VDD VSS / DCAP
XFILLER_incr_impl0_230 VDD VSS / DCAP
XFILLER_incr_impl0_228 VDD VSS / DCAP
XFILLER_incr_impl0_226 VDD VSS / DCAP
XFILLER_incr_impl0_225 VDD VSS / DCAP
XFILLER_incr_impl0_224 VDD VSS / DCAP
XFILLER_incr_impl0_223 VDD VSS / DCAP
XFILLER_incr_impl0_222 VDD VSS / DCAP
XFILLER_incr_impl0_221 VDD VSS / DCAP
XFILLER_incr_impl0_219 VDD VSS / DCAP
XFILLER_incr_impl0_218 VDD VSS / DCAP
XFILLER_incr_impl0_216 VDD VSS / DCAP
XFILLER_incr_impl0_213 VDD VSS / DCAP
XFILLER_incr_impl0_212 VDD VSS / DCAP
XFILLER_incr_impl0_211 VDD VSS / DCAP
XFILLER_incr_impl0_209 VDD VSS / DCAP
XFILLER_incr_impl0_208 VDD VSS / DCAP
XFILLER_incr_impl0_207 VDD VSS / DCAP
XFILLER_incr_impl0_205 VDD VSS / DCAP
XFILLER_incr_impl0_204 VDD VSS / DCAP
XFILLER_incr_impl0_202 VDD VSS / DCAP
XFILLER_incr_impl0_201 VDD VSS / DCAP
XFILLER_incr_impl0_200 VDD VSS / DCAP
XFILLER_incr_impl0_199 VDD VSS / DCAP
XFILLER_incr_impl0_198 VDD VSS / DCAP
XFILLER_incr_impl0_197 VDD VSS / DCAP
XFILLER_incr_impl0_196 VDD VSS / DCAP
XFILLER_incr_impl0_195 VDD VSS / DCAP
XFILLER_incr_impl0_193 VDD VSS / DCAP
XFILLER_incr_impl0_192 VDD VSS / DCAP
XFILLER_incr_impl0_191 VDD VSS / DCAP
XFILLER_incr_impl0_189 VDD VSS / DCAP
XFILLER_incr_impl0_188 VDD VSS / DCAP
XFILLER_incr_impl0_186 VDD VSS / DCAP
XFILLER_incr_impl0_183 VDD VSS / DCAP
XFILLER_incr_impl0_182 VDD VSS / DCAP
XFILLER_incr_impl0_181 VDD VSS / DCAP
XFILLER_incr_impl0_180 VDD VSS / DCAP
XFILLER_incr_impl0_179 VDD VSS / DCAP
XFILLER_incr_impl0_178 VDD VSS / DCAP
XFILLER_incr_impl0_176 VDD VSS / DCAP
XFILLER_incr_impl0_174 VDD VSS / DCAP
XFILLER_incr_impl0_173 VDD VSS / DCAP
XFILLER_incr_impl0_172 VDD VSS / DCAP
XFILLER_incr_impl0_171 VDD VSS / DCAP
XFILLER_incr_impl0_170 VDD VSS / DCAP
XFILLER_incr_impl0_169 VDD VSS / DCAP
XFILLER_incr_impl0_168 VDD VSS / DCAP
XFILLER_incr_impl0_167 VDD VSS / DCAP
XFILLER_incr_impl0_166 VDD VSS / DCAP
XFILLER_incr_impl0_163 VDD VSS / DCAP
XFILLER_incr_impl0_162 VDD VSS / DCAP
XFILLER_incr_impl0_161 VDD VSS / DCAP
XFILLER_incr_impl0_160 VDD VSS / DCAP
XFILLER_incr_impl0_157 VDD VSS / DCAP
XFILLER_incr_impl0_156 VDD VSS / DCAP
XFILLER_incr_impl0_155 VDD VSS / DCAP
XFILLER_incr_impl0_154 VDD VSS / DCAP
XFILLER_incr_impl0_153 VDD VSS / DCAP
XFILLER_incr_impl0_152 VDD VSS / DCAP
XFILLER_incr_impl0_151 VDD VSS / DCAP
XFILLER_incr_impl0_150 VDD VSS / DCAP
XFILLER_incr_impl0_149 VDD VSS / DCAP
XFILLER_incr_impl0_148 VDD VSS / DCAP
XFILLER_incr_impl0_147 VDD VSS / DCAP
XFILLER_incr_impl0_146 VDD VSS / DCAP
XFILLER_incr_impl0_144 VDD VSS / DCAP
XFILLER_incr_impl0_143 VDD VSS / DCAP
XFILLER_incr_impl0_142 VDD VSS / DCAP
XFILLER_incr_impl0_140 VDD VSS / DCAP
XFILLER_incr_impl0_139 VDD VSS / DCAP
XFILLER_incr_impl0_137 VDD VSS / DCAP
XFILLER_incr_impl0_133 VDD VSS / DCAP
XFILLER_incr_impl0_131 VDD VSS / DCAP
XFILLER_incr_impl0_130 VDD VSS / DCAP
XFILLER_incr_impl0_129 VDD VSS / DCAP
XFILLER_incr_impl0_128 VDD VSS / DCAP
XFILLER_incr_impl0_124 VDD VSS / DCAP
XFILLER_incr_impl0_123 VDD VSS / DCAP
XFILLER_incr_impl0_122 VDD VSS / DCAP
XFILLER_incr_impl0_120 VDD VSS / DCAP
XFILLER_incr_impl0_119 VDD VSS / DCAP
XFILLER_incr_impl0_118 VDD VSS / DCAP
XFILLER_incr_impl0_117 VDD VSS / DCAP
XFILLER_incr_impl0_116 VDD VSS / DCAP
XFILLER_incr_impl0_115 VDD VSS / DCAP
XFILLER_incr_impl0_113 VDD VSS / DCAP
XFILLER_incr_impl0_112 VDD VSS / DCAP
XFILLER_incr_impl0_111 VDD VSS / DCAP
XFILLER_incr_impl0_109 VDD VSS / DCAP
XFILLER_incr_impl0_107 VDD VSS / DCAP
XFILLER_incr_impl0_106 VDD VSS / DCAP
XFILLER_incr_impl0_104 VDD VSS / DCAP
XFILLER_incr_impl0_103 VDD VSS / DCAP
XFILLER_incr_impl0_102 VDD VSS / DCAP
XFILLER_incr_impl0_101 VDD VSS / DCAP
XFILLER_incr_impl0_100 VDD VSS / DCAP
XFILLER_incr_impl0_98 VDD VSS / DCAP
XFILLER_incr_impl0_97 VDD VSS / DCAP
XFILLER_incr_impl0_96 VDD VSS / DCAP
XFILLER_incr_impl0_94 VDD VSS / DCAP
XFILLER_incr_impl0_93 VDD VSS / DCAP
XFILLER_incr_impl0_92 VDD VSS / DCAP
XFILLER_incr_impl0_91 VDD VSS / DCAP
XFILLER_incr_impl0_90 VDD VSS / DCAP
XFILLER_incr_impl0_89 VDD VSS / DCAP
XFILLER_incr_impl0_88 VDD VSS / DCAP
XFILLER_incr_impl0_87 VDD VSS / DCAP
XFILLER_incr_impl0_86 VDD VSS / DCAP
XFILLER_incr_impl0_82 VDD VSS / DCAP
XFILLER_incr_impl0_81 VDD VSS / DCAP
XFILLER_incr_impl0_80 VDD VSS / DCAP
XFILLER_incr_impl0_78 VDD VSS / DCAP
XFILLER_incr_impl0_77 VDD VSS / DCAP
XFILLER_incr_impl0_76 VDD VSS / DCAP
XFILLER_incr_impl0_75 VDD VSS / DCAP
XFILLER_incr_impl0_74 VDD VSS / DCAP
XFILLER_incr_impl0_71 VDD VSS / DCAP
XFILLER_incr_impl0_70 VDD VSS / DCAP
XFILLER_incr_impl0_67 VDD VSS / DCAP
XFILLER_incr_impl0_65 VDD VSS / DCAP
XFILLER_incr_impl0_64 VDD VSS / DCAP
XFILLER_incr_impl0_63 VDD VSS / DCAP
XFILLER_incr_impl0_62 VDD VSS / DCAP
XFILLER_incr_impl0_61 VDD VSS / DCAP
XFILLER_incr_impl0_60 VDD VSS / DCAP
XFILLER_incr_impl0_59 VDD VSS / DCAP
XFILLER_incr_impl0_58 VDD VSS / DCAP
XFILLER_incr_impl0_57 VDD VSS / DCAP
XFILLER_incr_impl0_54 VDD VSS / DCAP
XFILLER_incr_impl0_53 VDD VSS / DCAP
XFILLER_incr_impl0_51 VDD VSS / DCAP
XFILLER_incr_impl0_50 VDD VSS / DCAP
XFILLER_incr_impl0_49 VDD VSS / DCAP
XFILLER_incr_impl0_46 VDD VSS / DCAP
XFILLER_incr_impl0_45 VDD VSS / DCAP
XFILLER_incr_impl0_44 VDD VSS / DCAP
XFILLER_incr_impl0_43 VDD VSS / DCAP
XFILLER_incr_impl0_42 VDD VSS / DCAP
XFILLER_incr_impl0_41 VDD VSS / DCAP
XFILLER_incr_impl0_37 VDD VSS / DCAP
XFILLER_incr_impl0_35 VDD VSS / DCAP
XFILLER_incr_impl0_33 VDD VSS / DCAP
XFILLER_incr_impl0_32 VDD VSS / DCAP
XFILLER_incr_impl0_30 VDD VSS / DCAP
XFILLER_incr_impl0_26 VDD VSS / DCAP
XFILLER_incr_impl0_25 VDD VSS / DCAP
XFILLER_incr_impl0_22 VDD VSS / DCAP
XFILLER_incr_impl0_21 VDD VSS / DCAP
XFILLER_incr_impl0_18 VDD VSS / DCAP
XFILLER_incr_impl0_17 VDD VSS / DCAP
XFILLER_incr_impl0_16 VDD VSS / DCAP
XFILLER_incr_impl0_12 VDD VSS / DCAP
XFILLER_incr_impl0_11 VDD VSS / DCAP
XFILLER_incr_impl0_10 VDD VSS / DCAP
XFILLER_incr_impl0_9 VDD VSS / DCAP
XFILLER_incr_impl0_8 VDD VSS / DCAP
XFILLER_incr_impl0_7 VDD VSS / DCAP
XFILLER_incr_impl0_6 VDD VSS / DCAP
XFILLER_incr_impl0_5 VDD VSS / DCAP
XFILLER_incr_impl0_4 VDD VSS / DCAP
XFILLER_incr_impl0_3 VDD VSS / DCAP
XFILLER_incr_impl0_2 VDD VSS / DCAP
XFILLER_incr_impl0_1 VDD VSS / DCAP
XFILLER_impl0_888 VDD VSS / DCAP
XFILLER_impl0_885 VDD VSS / DCAP
XFILLER_impl0_883 VDD VSS / DCAP
XFILLER_impl0_882 VDD VSS / DCAP
XFILLER_impl0_875 VDD VSS / DCAP
XFILLER_impl0_874 VDD VSS / DCAP
XFILLER_impl0_871 VDD VSS / DCAP
XFILLER_impl0_870 VDD VSS / DCAP
XFILLER_impl0_869 VDD VSS / DCAP
XFILLER_impl0_867 VDD VSS / DCAP
XFILLER_impl0_865 VDD VSS / DCAP
XFILLER_impl0_864 VDD VSS / DCAP
XFILLER_impl0_863 VDD VSS / DCAP
XFILLER_impl0_862 VDD VSS / DCAP
XFILLER_impl0_859 VDD VSS / DCAP
XFILLER_impl0_857 VDD VSS / DCAP
XFILLER_impl0_855 VDD VSS / DCAP
XFILLER_impl0_854 VDD VSS / DCAP
XFILLER_impl0_853 VDD VSS / DCAP
XFILLER_impl0_849 VDD VSS / DCAP
XFILLER_impl0_848 VDD VSS / DCAP
XFILLER_impl0_847 VDD VSS / DCAP
XFILLER_impl0_845 VDD VSS / DCAP
XFILLER_impl0_842 VDD VSS / DCAP
XFILLER_impl0_841 VDD VSS / DCAP
XFILLER_impl0_839 VDD VSS / DCAP
XFILLER_impl0_838 VDD VSS / DCAP
XFILLER_impl0_837 VDD VSS / DCAP
XFILLER_impl0_836 VDD VSS / DCAP
XFILLER_impl0_830 VDD VSS / DCAP
XFILLER_impl0_829 VDD VSS / DCAP
XFILLER_impl0_826 VDD VSS / DCAP
XFILLER_impl0_825 VDD VSS / DCAP
XFILLER_impl0_823 VDD VSS / DCAP
XFILLER_impl0_822 VDD VSS / DCAP
XFILLER_impl0_820 VDD VSS / DCAP
XFILLER_impl0_819 VDD VSS / DCAP
XFILLER_impl0_817 VDD VSS / DCAP
XFILLER_impl0_816 VDD VSS / DCAP
XFILLER_impl0_815 VDD VSS / DCAP
XFILLER_impl0_814 VDD VSS / DCAP
XFILLER_impl0_812 VDD VSS / DCAP
XFILLER_impl0_810 VDD VSS / DCAP
XFILLER_impl0_808 VDD VSS / DCAP
XFILLER_impl0_807 VDD VSS / DCAP
XFILLER_impl0_806 VDD VSS / DCAP
XFILLER_impl0_805 VDD VSS / DCAP
XFILLER_impl0_804 VDD VSS / DCAP
XFILLER_impl0_803 VDD VSS / DCAP
XFILLER_impl0_796 VDD VSS / DCAP
XFILLER_impl0_793 VDD VSS / DCAP
XFILLER_impl0_792 VDD VSS / DCAP
XFILLER_impl0_790 VDD VSS / DCAP
XFILLER_impl0_789 VDD VSS / DCAP
XFILLER_impl0_787 VDD VSS / DCAP
XFILLER_impl0_786 VDD VSS / DCAP
XFILLER_impl0_783 VDD VSS / DCAP
XFILLER_impl0_782 VDD VSS / DCAP
XFILLER_impl0_781 VDD VSS / DCAP
XFILLER_impl0_780 VDD VSS / DCAP
XFILLER_impl0_779 VDD VSS / DCAP
XFILLER_impl0_778 VDD VSS / DCAP
XFILLER_impl0_776 VDD VSS / DCAP
XFILLER_impl0_774 VDD VSS / DCAP
XFILLER_impl0_773 VDD VSS / DCAP
XFILLER_impl0_772 VDD VSS / DCAP
XFILLER_impl0_770 VDD VSS / DCAP
XFILLER_impl0_766 VDD VSS / DCAP
XFILLER_impl0_764 VDD VSS / DCAP
XFILLER_impl0_762 VDD VSS / DCAP
XFILLER_impl0_758 VDD VSS / DCAP
XFILLER_impl0_756 VDD VSS / DCAP
XFILLER_impl0_755 VDD VSS / DCAP
XFILLER_impl0_753 VDD VSS / DCAP
XFILLER_impl0_752 VDD VSS / DCAP
XFILLER_impl0_751 VDD VSS / DCAP
XFILLER_impl0_750 VDD VSS / DCAP
XFILLER_impl0_748 VDD VSS / DCAP
XFILLER_impl0_746 VDD VSS / DCAP
XFILLER_impl0_744 VDD VSS / DCAP
XFILLER_impl0_743 VDD VSS / DCAP
XFILLER_impl0_742 VDD VSS / DCAP
XFILLER_impl0_741 VDD VSS / DCAP
XFILLER_impl0_739 VDD VSS / DCAP
XFILLER_impl0_737 VDD VSS / DCAP
XFILLER_impl0_736 VDD VSS / DCAP
XFILLER_impl0_735 VDD VSS / DCAP
XFILLER_impl0_734 VDD VSS / DCAP
XFILLER_impl0_733 VDD VSS / DCAP
XFILLER_impl0_732 VDD VSS / DCAP
XFILLER_impl0_731 VDD VSS / DCAP
XFILLER_impl0_730 VDD VSS / DCAP
XFILLER_impl0_729 VDD VSS / DCAP
XFILLER_impl0_728 VDD VSS / DCAP
XFILLER_impl0_727 VDD VSS / DCAP
XFILLER_impl0_725 VDD VSS / DCAP
XFILLER_impl0_724 VDD VSS / DCAP
XFILLER_impl0_720 VDD VSS / DCAP
XFILLER_impl0_719 VDD VSS / DCAP
XFILLER_impl0_718 VDD VSS / DCAP
XFILLER_impl0_717 VDD VSS / DCAP
XFILLER_impl0_716 VDD VSS / DCAP
XFILLER_impl0_715 VDD VSS / DCAP
XFILLER_impl0_714 VDD VSS / DCAP
XFILLER_impl0_713 VDD VSS / DCAP
XFILLER_impl0_712 VDD VSS / DCAP
XFILLER_impl0_710 VDD VSS / DCAP
XFILLER_impl0_709 VDD VSS / DCAP
XFILLER_impl0_708 VDD VSS / DCAP
XFILLER_impl0_707 VDD VSS / DCAP
XFILLER_impl0_706 VDD VSS / DCAP
XFILLER_impl0_704 VDD VSS / DCAP
XFILLER_impl0_703 VDD VSS / DCAP
XFILLER_impl0_702 VDD VSS / DCAP
XFILLER_impl0_701 VDD VSS / DCAP
XFILLER_impl0_700 VDD VSS / DCAP
XFILLER_impl0_699 VDD VSS / DCAP
XFILLER_impl0_698 VDD VSS / DCAP
XFILLER_impl0_696 VDD VSS / DCAP
XFILLER_impl0_695 VDD VSS / DCAP
XFILLER_impl0_694 VDD VSS / DCAP
XFILLER_impl0_693 VDD VSS / DCAP
XFILLER_impl0_692 VDD VSS / DCAP
XFILLER_impl0_691 VDD VSS / DCAP
XFILLER_impl0_690 VDD VSS / DCAP
XFILLER_impl0_689 VDD VSS / DCAP
XFILLER_impl0_688 VDD VSS / DCAP
XFILLER_impl0_687 VDD VSS / DCAP
XFILLER_impl0_686 VDD VSS / DCAP
XFILLER_impl0_684 VDD VSS / DCAP
XFILLER_impl0_682 VDD VSS / DCAP
XFILLER_impl0_680 VDD VSS / DCAP
XFILLER_impl0_679 VDD VSS / DCAP
XFILLER_impl0_677 VDD VSS / DCAP
XFILLER_impl0_676 VDD VSS / DCAP
XFILLER_impl0_675 VDD VSS / DCAP
XFILLER_impl0_673 VDD VSS / DCAP
XFILLER_impl0_672 VDD VSS / DCAP
XFILLER_impl0_671 VDD VSS / DCAP
XFILLER_impl0_670 VDD VSS / DCAP
XFILLER_impl0_668 VDD VSS / DCAP
XFILLER_impl0_667 VDD VSS / DCAP
XFILLER_impl0_666 VDD VSS / DCAP
XFILLER_impl0_665 VDD VSS / DCAP
XFILLER_impl0_664 VDD VSS / DCAP
XFILLER_impl0_662 VDD VSS / DCAP
XFILLER_impl0_659 VDD VSS / DCAP
XFILLER_impl0_657 VDD VSS / DCAP
XFILLER_impl0_656 VDD VSS / DCAP
XFILLER_impl0_655 VDD VSS / DCAP
XFILLER_impl0_654 VDD VSS / DCAP
XFILLER_impl0_653 VDD VSS / DCAP
XFILLER_impl0_652 VDD VSS / DCAP
XFILLER_impl0_651 VDD VSS / DCAP
XFILLER_impl0_650 VDD VSS / DCAP
XFILLER_impl0_649 VDD VSS / DCAP
XFILLER_impl0_647 VDD VSS / DCAP
XFILLER_impl0_646 VDD VSS / DCAP
XFILLER_impl0_645 VDD VSS / DCAP
XFILLER_impl0_644 VDD VSS / DCAP
XFILLER_impl0_643 VDD VSS / DCAP
XFILLER_impl0_642 VDD VSS / DCAP
XFILLER_impl0_641 VDD VSS / DCAP
XFILLER_impl0_640 VDD VSS / DCAP
XFILLER_impl0_639 VDD VSS / DCAP
XFILLER_impl0_638 VDD VSS / DCAP
XFILLER_impl0_637 VDD VSS / DCAP
XFILLER_impl0_636 VDD VSS / DCAP
XFILLER_impl0_635 VDD VSS / DCAP
XFILLER_impl0_634 VDD VSS / DCAP
XFILLER_impl0_633 VDD VSS / DCAP
XFILLER_impl0_632 VDD VSS / DCAP
XFILLER_impl0_631 VDD VSS / DCAP
XFILLER_impl0_630 VDD VSS / DCAP
XFILLER_impl0_629 VDD VSS / DCAP
XFILLER_impl0_628 VDD VSS / DCAP
XFILLER_impl0_626 VDD VSS / DCAP
XFILLER_impl0_625 VDD VSS / DCAP
XFILLER_impl0_621 VDD VSS / DCAP
XFILLER_impl0_620 VDD VSS / DCAP
XFILLER_impl0_619 VDD VSS / DCAP
XFILLER_impl0_618 VDD VSS / DCAP
XFILLER_impl0_617 VDD VSS / DCAP
XFILLER_impl0_616 VDD VSS / DCAP
XFILLER_impl0_612 VDD VSS / DCAP
XFILLER_impl0_611 VDD VSS / DCAP
XFILLER_impl0_608 VDD VSS / DCAP
XFILLER_impl0_607 VDD VSS / DCAP
XFILLER_impl0_606 VDD VSS / DCAP
XFILLER_impl0_605 VDD VSS / DCAP
XFILLER_impl0_604 VDD VSS / DCAP
XFILLER_impl0_602 VDD VSS / DCAP
XFILLER_impl0_601 VDD VSS / DCAP
XFILLER_impl0_600 VDD VSS / DCAP
XFILLER_impl0_598 VDD VSS / DCAP
XFILLER_impl0_597 VDD VSS / DCAP
XFILLER_impl0_596 VDD VSS / DCAP
XFILLER_impl0_595 VDD VSS / DCAP
XFILLER_impl0_594 VDD VSS / DCAP
XFILLER_impl0_593 VDD VSS / DCAP
XFILLER_impl0_591 VDD VSS / DCAP
XFILLER_impl0_588 VDD VSS / DCAP
XFILLER_impl0_587 VDD VSS / DCAP
XFILLER_impl0_586 VDD VSS / DCAP
XFILLER_impl0_585 VDD VSS / DCAP
XFILLER_impl0_584 VDD VSS / DCAP
XFILLER_impl0_581 VDD VSS / DCAP
XFILLER_impl0_580 VDD VSS / DCAP
XFILLER_impl0_579 VDD VSS / DCAP
XFILLER_impl0_578 VDD VSS / DCAP
XFILLER_impl0_577 VDD VSS / DCAP
XFILLER_impl0_576 VDD VSS / DCAP
XFILLER_impl0_575 VDD VSS / DCAP
XFILLER_impl0_574 VDD VSS / DCAP
XFILLER_impl0_573 VDD VSS / DCAP
XFILLER_impl0_572 VDD VSS / DCAP
XFILLER_impl0_571 VDD VSS / DCAP
XFILLER_impl0_570 VDD VSS / DCAP
XFILLER_impl0_569 VDD VSS / DCAP
XFILLER_impl0_568 VDD VSS / DCAP
XFILLER_impl0_567 VDD VSS / DCAP
XFILLER_impl0_565 VDD VSS / DCAP
XFILLER_impl0_563 VDD VSS / DCAP
XFILLER_impl0_561 VDD VSS / DCAP
XFILLER_impl0_560 VDD VSS / DCAP
XFILLER_impl0_559 VDD VSS / DCAP
XFILLER_impl0_558 VDD VSS / DCAP
XFILLER_impl0_557 VDD VSS / DCAP
XFILLER_impl0_556 VDD VSS / DCAP
XFILLER_impl0_555 VDD VSS / DCAP
XFILLER_impl0_554 VDD VSS / DCAP
XFILLER_impl0_553 VDD VSS / DCAP
XFILLER_impl0_552 VDD VSS / DCAP
XFILLER_impl0_551 VDD VSS / DCAP
XFILLER_impl0_550 VDD VSS / DCAP
XFILLER_impl0_549 VDD VSS / DCAP
XFILLER_impl0_548 VDD VSS / DCAP
XFILLER_impl0_547 VDD VSS / DCAP
XFILLER_impl0_546 VDD VSS / DCAP
XFILLER_impl0_545 VDD VSS / DCAP
XFILLER_impl0_542 VDD VSS / DCAP
XFILLER_impl0_541 VDD VSS / DCAP
XFILLER_impl0_539 VDD VSS / DCAP
XFILLER_impl0_538 VDD VSS / DCAP
XFILLER_impl0_537 VDD VSS / DCAP
XFILLER_impl0_535 VDD VSS / DCAP
XFILLER_impl0_534 VDD VSS / DCAP
XFILLER_impl0_533 VDD VSS / DCAP
XFILLER_impl0_530 VDD VSS / DCAP
XFILLER_impl0_529 VDD VSS / DCAP
XFILLER_impl0_527 VDD VSS / DCAP
XFILLER_impl0_526 VDD VSS / DCAP
XFILLER_impl0_525 VDD VSS / DCAP
XFILLER_impl0_524 VDD VSS / DCAP
XFILLER_impl0_522 VDD VSS / DCAP
XFILLER_impl0_519 VDD VSS / DCAP
XFILLER_impl0_518 VDD VSS / DCAP
XFILLER_impl0_516 VDD VSS / DCAP
XFILLER_impl0_515 VDD VSS / DCAP
XFILLER_impl0_514 VDD VSS / DCAP
XFILLER_impl0_513 VDD VSS / DCAP
XFILLER_impl0_512 VDD VSS / DCAP
XFILLER_impl0_511 VDD VSS / DCAP
XFILLER_impl0_509 VDD VSS / DCAP
XFILLER_impl0_508 VDD VSS / DCAP
XFILLER_impl0_507 VDD VSS / DCAP
XFILLER_impl0_506 VDD VSS / DCAP
XFILLER_impl0_505 VDD VSS / DCAP
XFILLER_impl0_503 VDD VSS / DCAP
XFILLER_impl0_502 VDD VSS / DCAP
XFILLER_impl0_501 VDD VSS / DCAP
XFILLER_impl0_498 VDD VSS / DCAP
XFILLER_impl0_497 VDD VSS / DCAP
XFILLER_impl0_496 VDD VSS / DCAP
XFILLER_impl0_495 VDD VSS / DCAP
XFILLER_impl0_493 VDD VSS / DCAP
XFILLER_impl0_491 VDD VSS / DCAP
XFILLER_impl0_490 VDD VSS / DCAP
XFILLER_impl0_489 VDD VSS / DCAP
XFILLER_impl0_488 VDD VSS / DCAP
XFILLER_impl0_487 VDD VSS / DCAP
XFILLER_impl0_486 VDD VSS / DCAP
XFILLER_impl0_482 VDD VSS / DCAP
XFILLER_impl0_481 VDD VSS / DCAP
XFILLER_impl0_480 VDD VSS / DCAP
XFILLER_impl0_478 VDD VSS / DCAP
XFILLER_impl0_477 VDD VSS / DCAP
XFILLER_impl0_476 VDD VSS / DCAP
XFILLER_impl0_475 VDD VSS / DCAP
XFILLER_impl0_474 VDD VSS / DCAP
XFILLER_impl0_473 VDD VSS / DCAP
XFILLER_impl0_472 VDD VSS / DCAP
XFILLER_impl0_471 VDD VSS / DCAP
XFILLER_impl0_470 VDD VSS / DCAP
XFILLER_impl0_468 VDD VSS / DCAP
XFILLER_impl0_467 VDD VSS / DCAP
XFILLER_impl0_466 VDD VSS / DCAP
XFILLER_impl0_464 VDD VSS / DCAP
XFILLER_impl0_463 VDD VSS / DCAP
XFILLER_impl0_462 VDD VSS / DCAP
XFILLER_impl0_461 VDD VSS / DCAP
XFILLER_impl0_460 VDD VSS / DCAP
XFILLER_impl0_459 VDD VSS / DCAP
XFILLER_impl0_458 VDD VSS / DCAP
XFILLER_impl0_453 VDD VSS / DCAP
XFILLER_impl0_452 VDD VSS / DCAP
XFILLER_impl0_449 VDD VSS / DCAP
XFILLER_impl0_448 VDD VSS / DCAP
XFILLER_impl0_447 VDD VSS / DCAP
XFILLER_impl0_446 VDD VSS / DCAP
XFILLER_impl0_445 VDD VSS / DCAP
XFILLER_impl0_444 VDD VSS / DCAP
XFILLER_impl0_443 VDD VSS / DCAP
XFILLER_impl0_442 VDD VSS / DCAP
XFILLER_impl0_441 VDD VSS / DCAP
XFILLER_impl0_439 VDD VSS / DCAP
XFILLER_impl0_438 VDD VSS / DCAP
XFILLER_impl0_437 VDD VSS / DCAP
XFILLER_impl0_436 VDD VSS / DCAP
XFILLER_impl0_435 VDD VSS / DCAP
XFILLER_impl0_434 VDD VSS / DCAP
XFILLER_impl0_433 VDD VSS / DCAP
XFILLER_impl0_431 VDD VSS / DCAP
XFILLER_impl0_430 VDD VSS / DCAP
XFILLER_impl0_429 VDD VSS / DCAP
XFILLER_impl0_428 VDD VSS / DCAP
XFILLER_impl0_427 VDD VSS / DCAP
XFILLER_impl0_426 VDD VSS / DCAP
XFILLER_impl0_425 VDD VSS / DCAP
XFILLER_impl0_424 VDD VSS / DCAP
XFILLER_impl0_423 VDD VSS / DCAP
XFILLER_impl0_422 VDD VSS / DCAP
XFILLER_impl0_421 VDD VSS / DCAP
XFILLER_impl0_419 VDD VSS / DCAP
XFILLER_impl0_417 VDD VSS / DCAP
XFILLER_impl0_416 VDD VSS / DCAP
XFILLER_impl0_415 VDD VSS / DCAP
XFILLER_impl0_412 VDD VSS / DCAP
XFILLER_impl0_411 VDD VSS / DCAP
XFILLER_impl0_410 VDD VSS / DCAP
XFILLER_impl0_408 VDD VSS / DCAP
XFILLER_impl0_407 VDD VSS / DCAP
XFILLER_impl0_406 VDD VSS / DCAP
XFILLER_impl0_405 VDD VSS / DCAP
XFILLER_impl0_404 VDD VSS / DCAP
XFILLER_impl0_403 VDD VSS / DCAP
XFILLER_impl0_402 VDD VSS / DCAP
XFILLER_impl0_401 VDD VSS / DCAP
XFILLER_impl0_400 VDD VSS / DCAP
XFILLER_impl0_399 VDD VSS / DCAP
XFILLER_impl0_392 VDD VSS / DCAP
XFILLER_impl0_391 VDD VSS / DCAP
XFILLER_impl0_389 VDD VSS / DCAP
XFILLER_impl0_386 VDD VSS / DCAP
XFILLER_impl0_385 VDD VSS / DCAP
XFILLER_impl0_384 VDD VSS / DCAP
XFILLER_impl0_382 VDD VSS / DCAP
XFILLER_impl0_380 VDD VSS / DCAP
XFILLER_impl0_379 VDD VSS / DCAP
XFILLER_impl0_377 VDD VSS / DCAP
XFILLER_impl0_375 VDD VSS / DCAP
XFILLER_impl0_374 VDD VSS / DCAP
XFILLER_impl0_372 VDD VSS / DCAP
XFILLER_impl0_368 VDD VSS / DCAP
XFILLER_impl0_366 VDD VSS / DCAP
XFILLER_impl0_365 VDD VSS / DCAP
XFILLER_impl0_363 VDD VSS / DCAP
XFILLER_impl0_362 VDD VSS / DCAP
XFILLER_impl0_360 VDD VSS / DCAP
XFILLER_impl0_358 VDD VSS / DCAP
XFILLER_impl0_357 VDD VSS / DCAP
XFILLER_impl0_355 VDD VSS / DCAP
XFILLER_impl0_354 VDD VSS / DCAP
XFILLER_impl0_353 VDD VSS / DCAP
XFILLER_impl0_352 VDD VSS / DCAP
XFILLER_impl0_350 VDD VSS / DCAP
XFILLER_impl0_349 VDD VSS / DCAP
XFILLER_impl0_348 VDD VSS / DCAP
XFILLER_impl0_347 VDD VSS / DCAP
XFILLER_impl0_346 VDD VSS / DCAP
XFILLER_impl0_345 VDD VSS / DCAP
XFILLER_impl0_344 VDD VSS / DCAP
XFILLER_impl0_343 VDD VSS / DCAP
XFILLER_impl0_342 VDD VSS / DCAP
XFILLER_impl0_341 VDD VSS / DCAP
XFILLER_impl0_340 VDD VSS / DCAP
XFILLER_impl0_339 VDD VSS / DCAP
XFILLER_impl0_337 VDD VSS / DCAP
XFILLER_impl0_336 VDD VSS / DCAP
XFILLER_impl0_335 VDD VSS / DCAP
XFILLER_impl0_334 VDD VSS / DCAP
XFILLER_impl0_333 VDD VSS / DCAP
XFILLER_impl0_330 VDD VSS / DCAP
XFILLER_impl0_329 VDD VSS / DCAP
XFILLER_impl0_327 VDD VSS / DCAP
XFILLER_impl0_326 VDD VSS / DCAP
XFILLER_impl0_324 VDD VSS / DCAP
XFILLER_impl0_323 VDD VSS / DCAP
XFILLER_impl0_321 VDD VSS / DCAP
XFILLER_impl0_320 VDD VSS / DCAP
XFILLER_impl0_319 VDD VSS / DCAP
XFILLER_impl0_317 VDD VSS / DCAP
XFILLER_impl0_315 VDD VSS / DCAP
XFILLER_impl0_314 VDD VSS / DCAP
XFILLER_impl0_313 VDD VSS / DCAP
XFILLER_impl0_312 VDD VSS / DCAP
XFILLER_impl0_311 VDD VSS / DCAP
XFILLER_impl0_310 VDD VSS / DCAP
XFILLER_impl0_308 VDD VSS / DCAP
XFILLER_impl0_307 VDD VSS / DCAP
XFILLER_impl0_306 VDD VSS / DCAP
XFILLER_impl0_305 VDD VSS / DCAP
XFILLER_impl0_303 VDD VSS / DCAP
XFILLER_impl0_302 VDD VSS / DCAP
XFILLER_impl0_301 VDD VSS / DCAP
XFILLER_impl0_300 VDD VSS / DCAP
XFILLER_impl0_299 VDD VSS / DCAP
XFILLER_impl0_298 VDD VSS / DCAP
XFILLER_impl0_297 VDD VSS / DCAP
XFILLER_impl0_296 VDD VSS / DCAP
XFILLER_impl0_295 VDD VSS / DCAP
XFILLER_impl0_292 VDD VSS / DCAP
XFILLER_impl0_291 VDD VSS / DCAP
XFILLER_impl0_290 VDD VSS / DCAP
XFILLER_impl0_289 VDD VSS / DCAP
XFILLER_impl0_288 VDD VSS / DCAP
XFILLER_impl0_286 VDD VSS / DCAP
XFILLER_impl0_282 VDD VSS / DCAP
XFILLER_impl0_281 VDD VSS / DCAP
XFILLER_impl0_280 VDD VSS / DCAP
XFILLER_impl0_279 VDD VSS / DCAP
XFILLER_impl0_278 VDD VSS / DCAP
XFILLER_impl0_277 VDD VSS / DCAP
XFILLER_impl0_276 VDD VSS / DCAP
XFILLER_impl0_275 VDD VSS / DCAP
XFILLER_impl0_274 VDD VSS / DCAP
XFILLER_impl0_271 VDD VSS / DCAP
XFILLER_impl0_270 VDD VSS / DCAP
XFILLER_impl0_269 VDD VSS / DCAP
XFILLER_impl0_268 VDD VSS / DCAP
XFILLER_impl0_267 VDD VSS / DCAP
XFILLER_impl0_266 VDD VSS / DCAP
XFILLER_impl0_264 VDD VSS / DCAP
XFILLER_impl0_263 VDD VSS / DCAP
XFILLER_impl0_262 VDD VSS / DCAP
XFILLER_impl0_260 VDD VSS / DCAP
XFILLER_impl0_256 VDD VSS / DCAP
XFILLER_impl0_255 VDD VSS / DCAP
XFILLER_impl0_254 VDD VSS / DCAP
XFILLER_impl0_253 VDD VSS / DCAP
XFILLER_impl0_252 VDD VSS / DCAP
XFILLER_impl0_251 VDD VSS / DCAP
XFILLER_impl0_249 VDD VSS / DCAP
XFILLER_impl0_247 VDD VSS / DCAP
XFILLER_impl0_244 VDD VSS / DCAP
XFILLER_impl0_243 VDD VSS / DCAP
XFILLER_impl0_242 VDD VSS / DCAP
XFILLER_impl0_240 VDD VSS / DCAP
XFILLER_impl0_239 VDD VSS / DCAP
XFILLER_impl0_238 VDD VSS / DCAP
XFILLER_impl0_237 VDD VSS / DCAP
XFILLER_impl0_235 VDD VSS / DCAP
XFILLER_impl0_231 VDD VSS / DCAP
XFILLER_impl0_230 VDD VSS / DCAP
XFILLER_impl0_229 VDD VSS / DCAP
XFILLER_impl0_227 VDD VSS / DCAP
XFILLER_impl0_226 VDD VSS / DCAP
XFILLER_impl0_224 VDD VSS / DCAP
XFILLER_impl0_223 VDD VSS / DCAP
XFILLER_impl0_222 VDD VSS / DCAP
XFILLER_impl0_221 VDD VSS / DCAP
XFILLER_impl0_219 VDD VSS / DCAP
XFILLER_impl0_218 VDD VSS / DCAP
XFILLER_impl0_217 VDD VSS / DCAP
XFILLER_impl0_216 VDD VSS / DCAP
XFILLER_impl0_214 VDD VSS / DCAP
XFILLER_impl0_213 VDD VSS / DCAP
XFILLER_impl0_211 VDD VSS / DCAP
XFILLER_impl0_210 VDD VSS / DCAP
XFILLER_impl0_209 VDD VSS / DCAP
XFILLER_impl0_208 VDD VSS / DCAP
XFILLER_impl0_207 VDD VSS / DCAP
XFILLER_impl0_206 VDD VSS / DCAP
XFILLER_impl0_205 VDD VSS / DCAP
XFILLER_impl0_204 VDD VSS / DCAP
XFILLER_impl0_203 VDD VSS / DCAP
XFILLER_impl0_202 VDD VSS / DCAP
XFILLER_impl0_201 VDD VSS / DCAP
XFILLER_impl0_199 VDD VSS / DCAP
XFILLER_impl0_198 VDD VSS / DCAP
XFILLER_impl0_197 VDD VSS / DCAP
XFILLER_impl0_196 VDD VSS / DCAP
XFILLER_impl0_195 VDD VSS / DCAP
XFILLER_impl0_194 VDD VSS / DCAP
XFILLER_impl0_193 VDD VSS / DCAP
XFILLER_impl0_192 VDD VSS / DCAP
XFILLER_impl0_190 VDD VSS / DCAP
XFILLER_impl0_189 VDD VSS / DCAP
XFILLER_impl0_188 VDD VSS / DCAP
XFILLER_impl0_187 VDD VSS / DCAP
XFILLER_impl0_186 VDD VSS / DCAP
XFILLER_impl0_185 VDD VSS / DCAP
XFILLER_impl0_180 VDD VSS / DCAP
XFILLER_impl0_179 VDD VSS / DCAP
XFILLER_impl0_177 VDD VSS / DCAP
XFILLER_impl0_174 VDD VSS / DCAP
XFILLER_impl0_173 VDD VSS / DCAP
XFILLER_impl0_172 VDD VSS / DCAP
XFILLER_impl0_171 VDD VSS / DCAP
XFILLER_impl0_170 VDD VSS / DCAP
XFILLER_impl0_169 VDD VSS / DCAP
XFILLER_impl0_168 VDD VSS / DCAP
XFILLER_impl0_167 VDD VSS / DCAP
XFILLER_impl0_165 VDD VSS / DCAP
XFILLER_impl0_164 VDD VSS / DCAP
XFILLER_impl0_163 VDD VSS / DCAP
XFILLER_impl0_162 VDD VSS / DCAP
XFILLER_impl0_161 VDD VSS / DCAP
XFILLER_impl0_160 VDD VSS / DCAP
XFILLER_impl0_159 VDD VSS / DCAP
XFILLER_impl0_157 VDD VSS / DCAP
XFILLER_impl0_154 VDD VSS / DCAP
XFILLER_impl0_152 VDD VSS / DCAP
XFILLER_impl0_151 VDD VSS / DCAP
XFILLER_impl0_150 VDD VSS / DCAP
XFILLER_impl0_149 VDD VSS / DCAP
XFILLER_impl0_148 VDD VSS / DCAP
XFILLER_impl0_144 VDD VSS / DCAP
XFILLER_impl0_142 VDD VSS / DCAP
XFILLER_impl0_140 VDD VSS / DCAP
XFILLER_impl0_139 VDD VSS / DCAP
XFILLER_impl0_136 VDD VSS / DCAP
XFILLER_impl0_135 VDD VSS / DCAP
XFILLER_impl0_134 VDD VSS / DCAP
XFILLER_impl0_133 VDD VSS / DCAP
XFILLER_impl0_132 VDD VSS / DCAP
XFILLER_impl0_131 VDD VSS / DCAP
XFILLER_impl0_130 VDD VSS / DCAP
XFILLER_impl0_129 VDD VSS / DCAP
XFILLER_impl0_127 VDD VSS / DCAP
XFILLER_impl0_126 VDD VSS / DCAP
XFILLER_impl0_125 VDD VSS / DCAP
XFILLER_impl0_120 VDD VSS / DCAP
XFILLER_impl0_119 VDD VSS / DCAP
XFILLER_impl0_118 VDD VSS / DCAP
XFILLER_impl0_117 VDD VSS / DCAP
XFILLER_impl0_115 VDD VSS / DCAP
XFILLER_impl0_113 VDD VSS / DCAP
XFILLER_impl0_112 VDD VSS / DCAP
XFILLER_impl0_109 VDD VSS / DCAP
XFILLER_impl0_108 VDD VSS / DCAP
XFILLER_impl0_107 VDD VSS / DCAP
XFILLER_impl0_106 VDD VSS / DCAP
XFILLER_impl0_102 VDD VSS / DCAP
XFILLER_impl0_100 VDD VSS / DCAP
XFILLER_impl0_99 VDD VSS / DCAP
XFILLER_impl0_96 VDD VSS / DCAP
XFILLER_impl0_95 VDD VSS / DCAP
XFILLER_impl0_94 VDD VSS / DCAP
XFILLER_impl0_93 VDD VSS / DCAP
XFILLER_impl0_91 VDD VSS / DCAP
XFILLER_impl0_90 VDD VSS / DCAP
XFILLER_impl0_88 VDD VSS / DCAP
XFILLER_impl0_86 VDD VSS / DCAP
XFILLER_impl0_85 VDD VSS / DCAP
XFILLER_impl0_84 VDD VSS / DCAP
XFILLER_impl0_82 VDD VSS / DCAP
XFILLER_impl0_80 VDD VSS / DCAP
XFILLER_impl0_79 VDD VSS / DCAP
XFILLER_impl0_78 VDD VSS / DCAP
XFILLER_impl0_77 VDD VSS / DCAP
XFILLER_impl0_74 VDD VSS / DCAP
XFILLER_impl0_69 VDD VSS / DCAP
XFILLER_impl0_68 VDD VSS / DCAP
XFILLER_impl0_67 VDD VSS / DCAP
XFILLER_impl0_66 VDD VSS / DCAP
XFILLER_impl0_65 VDD VSS / DCAP
XFILLER_impl0_63 VDD VSS / DCAP
XFILLER_impl0_62 VDD VSS / DCAP
XFILLER_impl0_61 VDD VSS / DCAP
XFILLER_impl0_59 VDD VSS / DCAP
XFILLER_impl0_56 VDD VSS / DCAP
XFILLER_impl0_55 VDD VSS / DCAP
XFILLER_impl0_52 VDD VSS / DCAP
XFILLER_impl0_51 VDD VSS / DCAP
XFILLER_impl0_50 VDD VSS / DCAP
XFILLER_impl0_48 VDD VSS / DCAP
XFILLER_impl0_47 VDD VSS / DCAP
XFILLER_impl0_46 VDD VSS / DCAP
XFILLER_impl0_45 VDD VSS / DCAP
XFILLER_impl0_44 VDD VSS / DCAP
XFILLER_impl0_43 VDD VSS / DCAP
XFILLER_impl0_41 VDD VSS / DCAP
XFILLER_impl0_40 VDD VSS / DCAP
XFILLER_impl0_39 VDD VSS / DCAP
XFILLER_impl0_36 VDD VSS / DCAP
XFILLER_impl0_35 VDD VSS / DCAP
XFILLER_impl0_34 VDD VSS / DCAP
XFILLER_impl0_31 VDD VSS / DCAP
XFILLER_impl0_30 VDD VSS / DCAP
XFILLER_impl0_29 VDD VSS / DCAP
XFILLER_impl0_28 VDD VSS / DCAP
XFILLER_impl0_27 VDD VSS / DCAP
XFILLER_impl0_26 VDD VSS / DCAP
XFILLER_impl0_21 VDD VSS / DCAP
XFILLER_impl0_20 VDD VSS / DCAP
XFILLER_impl0_18 VDD VSS / DCAP
XFILLER_impl0_17 VDD VSS / DCAP
XFILLER_impl0_15 VDD VSS / DCAP
XFILLER_impl0_14 VDD VSS / DCAP
XFILLER_impl0_12 VDD VSS / DCAP
XFILLER_impl0_11 VDD VSS / DCAP
XFILLER_impl0_10 VDD VSS / DCAP
XFILLER_impl0_9 VDD VSS / DCAP
XFILLER_impl0_8 VDD VSS / DCAP
XFILLER_impl0_2 VDD VSS / DCAP
XFILLER_impl0_1 VDD VSS / DCAP
XFILLER_incr_impl0_1196 VDD VSS / DCAP4
XFILLER_incr_impl0_1195 VDD VSS / DCAP4
XFILLER_incr_impl0_1193 VDD VSS / DCAP4
XFILLER_incr_impl0_1183 VDD VSS / DCAP4
XFILLER_incr_impl0_1182 VDD VSS / DCAP4
XFILLER_incr_impl0_1176 VDD VSS / DCAP4
XFILLER_incr_impl0_1172 VDD VSS / DCAP4
XFILLER_incr_impl0_1161 VDD VSS / DCAP4
XFILLER_incr_impl0_1158 VDD VSS / DCAP4
XFILLER_incr_impl0_1153 VDD VSS / DCAP4
XFILLER_incr_impl0_1152 VDD VSS / DCAP4
XFILLER_incr_impl0_1151 VDD VSS / DCAP4
XFILLER_incr_impl0_1148 VDD VSS / DCAP4
XFILLER_incr_impl0_1140 VDD VSS / DCAP4
XFILLER_incr_impl0_1136 VDD VSS / DCAP4
XFILLER_incr_impl0_1133 VDD VSS / DCAP4
XFILLER_incr_impl0_1130 VDD VSS / DCAP4
XFILLER_incr_impl0_1121 VDD VSS / DCAP4
XFILLER_incr_impl0_1116 VDD VSS / DCAP4
XFILLER_incr_impl0_1110 VDD VSS / DCAP4
XFILLER_incr_impl0_1108 VDD VSS / DCAP4
XFILLER_incr_impl0_1107 VDD VSS / DCAP4
XFILLER_incr_impl0_1103 VDD VSS / DCAP4
XFILLER_incr_impl0_1101 VDD VSS / DCAP4
XFILLER_incr_impl0_1096 VDD VSS / DCAP4
XFILLER_incr_impl0_1093 VDD VSS / DCAP4
XFILLER_incr_impl0_1087 VDD VSS / DCAP4
XFILLER_incr_impl0_1086 VDD VSS / DCAP4
XFILLER_incr_impl0_1075 VDD VSS / DCAP4
XFILLER_incr_impl0_1073 VDD VSS / DCAP4
XFILLER_incr_impl0_1070 VDD VSS / DCAP4
XFILLER_incr_impl0_1069 VDD VSS / DCAP4
XFILLER_incr_impl0_1066 VDD VSS / DCAP4
XFILLER_incr_impl0_1062 VDD VSS / DCAP4
XFILLER_incr_impl0_1060 VDD VSS / DCAP4
XFILLER_incr_impl0_1051 VDD VSS / DCAP4
XFILLER_incr_impl0_1050 VDD VSS / DCAP4
XFILLER_incr_impl0_1047 VDD VSS / DCAP4
XFILLER_incr_impl0_1045 VDD VSS / DCAP4
XFILLER_incr_impl0_1039 VDD VSS / DCAP4
XFILLER_incr_impl0_1038 VDD VSS / DCAP4
XFILLER_incr_impl0_1036 VDD VSS / DCAP4
XFILLER_incr_impl0_1026 VDD VSS / DCAP4
XFILLER_incr_impl0_1024 VDD VSS / DCAP4
XFILLER_incr_impl0_1020 VDD VSS / DCAP4
XFILLER_incr_impl0_1011 VDD VSS / DCAP4
XFILLER_incr_impl0_1009 VDD VSS / DCAP4
XFILLER_incr_impl0_1001 VDD VSS / DCAP4
XFILLER_incr_impl0_1000 VDD VSS / DCAP4
XFILLER_incr_impl0_996 VDD VSS / DCAP4
XFILLER_incr_impl0_994 VDD VSS / DCAP4
XFILLER_incr_impl0_988 VDD VSS / DCAP4
XFILLER_incr_impl0_985 VDD VSS / DCAP4
XFILLER_incr_impl0_983 VDD VSS / DCAP4
XFILLER_incr_impl0_980 VDD VSS / DCAP4
XFILLER_incr_impl0_979 VDD VSS / DCAP4
XFILLER_incr_impl0_972 VDD VSS / DCAP4
XFILLER_incr_impl0_957 VDD VSS / DCAP4
XFILLER_incr_impl0_955 VDD VSS / DCAP4
XFILLER_incr_impl0_951 VDD VSS / DCAP4
XFILLER_incr_impl0_943 VDD VSS / DCAP4
XFILLER_incr_impl0_938 VDD VSS / DCAP4
XFILLER_incr_impl0_936 VDD VSS / DCAP4
XFILLER_incr_impl0_935 VDD VSS / DCAP4
XFILLER_incr_impl0_933 VDD VSS / DCAP4
XFILLER_incr_impl0_930 VDD VSS / DCAP4
XFILLER_incr_impl0_929 VDD VSS / DCAP4
XFILLER_incr_impl0_925 VDD VSS / DCAP4
XFILLER_incr_impl0_920 VDD VSS / DCAP4
XFILLER_incr_impl0_918 VDD VSS / DCAP4
XFILLER_incr_impl0_916 VDD VSS / DCAP4
XFILLER_incr_impl0_910 VDD VSS / DCAP4
XFILLER_incr_impl0_908 VDD VSS / DCAP4
XFILLER_incr_impl0_903 VDD VSS / DCAP4
XFILLER_incr_impl0_892 VDD VSS / DCAP4
XFILLER_incr_impl0_886 VDD VSS / DCAP4
XFILLER_incr_impl0_885 VDD VSS / DCAP4
XFILLER_incr_impl0_883 VDD VSS / DCAP4
XFILLER_incr_impl0_880 VDD VSS / DCAP4
XFILLER_incr_impl0_876 VDD VSS / DCAP4
XFILLER_incr_impl0_874 VDD VSS / DCAP4
XFILLER_incr_impl0_869 VDD VSS / DCAP4
XFILLER_incr_impl0_868 VDD VSS / DCAP4
XFILLER_incr_impl0_865 VDD VSS / DCAP4
XFILLER_incr_impl0_864 VDD VSS / DCAP4
XFILLER_incr_impl0_863 VDD VSS / DCAP4
XFILLER_incr_impl0_860 VDD VSS / DCAP4
XFILLER_incr_impl0_859 VDD VSS / DCAP4
XFILLER_incr_impl0_857 VDD VSS / DCAP4
XFILLER_incr_impl0_855 VDD VSS / DCAP4
XFILLER_incr_impl0_852 VDD VSS / DCAP4
XFILLER_incr_impl0_851 VDD VSS / DCAP4
XFILLER_incr_impl0_848 VDD VSS / DCAP4
XFILLER_incr_impl0_847 VDD VSS / DCAP4
XFILLER_incr_impl0_846 VDD VSS / DCAP4
XFILLER_incr_impl0_845 VDD VSS / DCAP4
XFILLER_incr_impl0_827 VDD VSS / DCAP4
XFILLER_incr_impl0_825 VDD VSS / DCAP4
XFILLER_incr_impl0_823 VDD VSS / DCAP4
XFILLER_incr_impl0_821 VDD VSS / DCAP4
XFILLER_incr_impl0_817 VDD VSS / DCAP4
XFILLER_incr_impl0_816 VDD VSS / DCAP4
XFILLER_incr_impl0_812 VDD VSS / DCAP4
XFILLER_incr_impl0_811 VDD VSS / DCAP4
XFILLER_incr_impl0_810 VDD VSS / DCAP4
XFILLER_incr_impl0_808 VDD VSS / DCAP4
XFILLER_incr_impl0_806 VDD VSS / DCAP4
XFILLER_incr_impl0_802 VDD VSS / DCAP4
XFILLER_incr_impl0_799 VDD VSS / DCAP4
XFILLER_incr_impl0_795 VDD VSS / DCAP4
XFILLER_incr_impl0_783 VDD VSS / DCAP4
XFILLER_incr_impl0_780 VDD VSS / DCAP4
XFILLER_incr_impl0_779 VDD VSS / DCAP4
XFILLER_incr_impl0_766 VDD VSS / DCAP4
XFILLER_incr_impl0_760 VDD VSS / DCAP4
XFILLER_incr_impl0_758 VDD VSS / DCAP4
XFILLER_incr_impl0_755 VDD VSS / DCAP4
XFILLER_incr_impl0_751 VDD VSS / DCAP4
XFILLER_incr_impl0_748 VDD VSS / DCAP4
XFILLER_incr_impl0_746 VDD VSS / DCAP4
XFILLER_incr_impl0_742 VDD VSS / DCAP4
XFILLER_incr_impl0_741 VDD VSS / DCAP4
XFILLER_incr_impl0_737 VDD VSS / DCAP4
XFILLER_incr_impl0_730 VDD VSS / DCAP4
XFILLER_incr_impl0_728 VDD VSS / DCAP4
XFILLER_incr_impl0_723 VDD VSS / DCAP4
XFILLER_incr_impl0_712 VDD VSS / DCAP4
XFILLER_incr_impl0_711 VDD VSS / DCAP4
XFILLER_incr_impl0_710 VDD VSS / DCAP4
XFILLER_incr_impl0_708 VDD VSS / DCAP4
XFILLER_incr_impl0_707 VDD VSS / DCAP4
XFILLER_incr_impl0_705 VDD VSS / DCAP4
XFILLER_incr_impl0_701 VDD VSS / DCAP4
XFILLER_incr_impl0_699 VDD VSS / DCAP4
XFILLER_incr_impl0_698 VDD VSS / DCAP4
XFILLER_incr_impl0_697 VDD VSS / DCAP4
XFILLER_incr_impl0_692 VDD VSS / DCAP4
XFILLER_incr_impl0_680 VDD VSS / DCAP4
XFILLER_incr_impl0_679 VDD VSS / DCAP4
XFILLER_incr_impl0_676 VDD VSS / DCAP4
XFILLER_incr_impl0_675 VDD VSS / DCAP4
XFILLER_incr_impl0_672 VDD VSS / DCAP4
XFILLER_incr_impl0_671 VDD VSS / DCAP4
XFILLER_incr_impl0_668 VDD VSS / DCAP4
XFILLER_incr_impl0_665 VDD VSS / DCAP4
XFILLER_incr_impl0_660 VDD VSS / DCAP4
XFILLER_incr_impl0_659 VDD VSS / DCAP4
XFILLER_incr_impl0_655 VDD VSS / DCAP4
XFILLER_incr_impl0_653 VDD VSS / DCAP4
XFILLER_incr_impl0_650 VDD VSS / DCAP4
XFILLER_incr_impl0_649 VDD VSS / DCAP4
XFILLER_incr_impl0_648 VDD VSS / DCAP4
XFILLER_incr_impl0_636 VDD VSS / DCAP4
XFILLER_incr_impl0_633 VDD VSS / DCAP4
XFILLER_incr_impl0_621 VDD VSS / DCAP4
XFILLER_incr_impl0_620 VDD VSS / DCAP4
XFILLER_incr_impl0_618 VDD VSS / DCAP4
XFILLER_incr_impl0_617 VDD VSS / DCAP4
XFILLER_incr_impl0_616 VDD VSS / DCAP4
XFILLER_incr_impl0_615 VDD VSS / DCAP4
XFILLER_incr_impl0_614 VDD VSS / DCAP4
XFILLER_incr_impl0_613 VDD VSS / DCAP4
XFILLER_incr_impl0_612 VDD VSS / DCAP4
XFILLER_incr_impl0_601 VDD VSS / DCAP4
XFILLER_incr_impl0_600 VDD VSS / DCAP4
XFILLER_incr_impl0_596 VDD VSS / DCAP4
XFILLER_incr_impl0_595 VDD VSS / DCAP4
XFILLER_incr_impl0_592 VDD VSS / DCAP4
XFILLER_incr_impl0_591 VDD VSS / DCAP4
XFILLER_incr_impl0_590 VDD VSS / DCAP4
XFILLER_incr_impl0_583 VDD VSS / DCAP4
XFILLER_incr_impl0_581 VDD VSS / DCAP4
XFILLER_incr_impl0_578 VDD VSS / DCAP4
XFILLER_incr_impl0_577 VDD VSS / DCAP4
XFILLER_incr_impl0_571 VDD VSS / DCAP4
XFILLER_incr_impl0_560 VDD VSS / DCAP4
XFILLER_incr_impl0_558 VDD VSS / DCAP4
XFILLER_incr_impl0_557 VDD VSS / DCAP4
XFILLER_incr_impl0_553 VDD VSS / DCAP4
XFILLER_incr_impl0_551 VDD VSS / DCAP4
XFILLER_incr_impl0_547 VDD VSS / DCAP4
XFILLER_incr_impl0_536 VDD VSS / DCAP4
XFILLER_incr_impl0_535 VDD VSS / DCAP4
XFILLER_incr_impl0_532 VDD VSS / DCAP4
XFILLER_incr_impl0_529 VDD VSS / DCAP4
XFILLER_incr_impl0_527 VDD VSS / DCAP4
XFILLER_incr_impl0_523 VDD VSS / DCAP4
XFILLER_incr_impl0_520 VDD VSS / DCAP4
XFILLER_incr_impl0_518 VDD VSS / DCAP4
XFILLER_incr_impl0_517 VDD VSS / DCAP4
XFILLER_incr_impl0_515 VDD VSS / DCAP4
XFILLER_incr_impl0_513 VDD VSS / DCAP4
XFILLER_incr_impl0_510 VDD VSS / DCAP4
XFILLER_incr_impl0_508 VDD VSS / DCAP4
XFILLER_incr_impl0_506 VDD VSS / DCAP4
XFILLER_incr_impl0_505 VDD VSS / DCAP4
XFILLER_incr_impl0_499 VDD VSS / DCAP4
XFILLER_incr_impl0_495 VDD VSS / DCAP4
XFILLER_incr_impl0_491 VDD VSS / DCAP4
XFILLER_incr_impl0_489 VDD VSS / DCAP4
XFILLER_incr_impl0_485 VDD VSS / DCAP4
XFILLER_incr_impl0_484 VDD VSS / DCAP4
XFILLER_incr_impl0_476 VDD VSS / DCAP4
XFILLER_incr_impl0_475 VDD VSS / DCAP4
XFILLER_incr_impl0_473 VDD VSS / DCAP4
XFILLER_incr_impl0_470 VDD VSS / DCAP4
XFILLER_incr_impl0_467 VDD VSS / DCAP4
XFILLER_incr_impl0_464 VDD VSS / DCAP4
XFILLER_incr_impl0_462 VDD VSS / DCAP4
XFILLER_incr_impl0_460 VDD VSS / DCAP4
XFILLER_incr_impl0_455 VDD VSS / DCAP4
XFILLER_incr_impl0_453 VDD VSS / DCAP4
XFILLER_incr_impl0_452 VDD VSS / DCAP4
XFILLER_incr_impl0_447 VDD VSS / DCAP4
XFILLER_incr_impl0_445 VDD VSS / DCAP4
XFILLER_incr_impl0_444 VDD VSS / DCAP4
XFILLER_incr_impl0_439 VDD VSS / DCAP4
XFILLER_incr_impl0_436 VDD VSS / DCAP4
XFILLER_incr_impl0_433 VDD VSS / DCAP4
XFILLER_incr_impl0_431 VDD VSS / DCAP4
XFILLER_incr_impl0_429 VDD VSS / DCAP4
XFILLER_incr_impl0_426 VDD VSS / DCAP4
XFILLER_incr_impl0_420 VDD VSS / DCAP4
XFILLER_incr_impl0_411 VDD VSS / DCAP4
XFILLER_incr_impl0_406 VDD VSS / DCAP4
XFILLER_incr_impl0_393 VDD VSS / DCAP4
XFILLER_incr_impl0_390 VDD VSS / DCAP4
XFILLER_incr_impl0_386 VDD VSS / DCAP4
XFILLER_incr_impl0_384 VDD VSS / DCAP4
XFILLER_incr_impl0_383 VDD VSS / DCAP4
XFILLER_incr_impl0_380 VDD VSS / DCAP4
XFILLER_incr_impl0_379 VDD VSS / DCAP4
XFILLER_incr_impl0_369 VDD VSS / DCAP4
XFILLER_incr_impl0_366 VDD VSS / DCAP4
XFILLER_incr_impl0_360 VDD VSS / DCAP4
XFILLER_incr_impl0_356 VDD VSS / DCAP4
XFILLER_incr_impl0_354 VDD VSS / DCAP4
XFILLER_incr_impl0_353 VDD VSS / DCAP4
XFILLER_incr_impl0_350 VDD VSS / DCAP4
XFILLER_incr_impl0_348 VDD VSS / DCAP4
XFILLER_incr_impl0_346 VDD VSS / DCAP4
XFILLER_incr_impl0_342 VDD VSS / DCAP4
XFILLER_incr_impl0_335 VDD VSS / DCAP4
XFILLER_incr_impl0_331 VDD VSS / DCAP4
XFILLER_incr_impl0_326 VDD VSS / DCAP4
XFILLER_incr_impl0_313 VDD VSS / DCAP4
XFILLER_incr_impl0_309 VDD VSS / DCAP4
XFILLER_incr_impl0_299 VDD VSS / DCAP4
XFILLER_incr_impl0_298 VDD VSS / DCAP4
XFILLER_incr_impl0_291 VDD VSS / DCAP4
XFILLER_incr_impl0_290 VDD VSS / DCAP4
XFILLER_incr_impl0_289 VDD VSS / DCAP4
XFILLER_incr_impl0_284 VDD VSS / DCAP4
XFILLER_incr_impl0_272 VDD VSS / DCAP4
XFILLER_incr_impl0_269 VDD VSS / DCAP4
XFILLER_incr_impl0_267 VDD VSS / DCAP4
XFILLER_incr_impl0_266 VDD VSS / DCAP4
XFILLER_incr_impl0_264 VDD VSS / DCAP4
XFILLER_incr_impl0_261 VDD VSS / DCAP4
XFILLER_incr_impl0_258 VDD VSS / DCAP4
XFILLER_incr_impl0_250 VDD VSS / DCAP4
XFILLER_incr_impl0_249 VDD VSS / DCAP4
XFILLER_incr_impl0_238 VDD VSS / DCAP4
XFILLER_incr_impl0_236 VDD VSS / DCAP4
XFILLER_incr_impl0_234 VDD VSS / DCAP4
XFILLER_incr_impl0_229 VDD VSS / DCAP4
XFILLER_incr_impl0_227 VDD VSS / DCAP4
XFILLER_incr_impl0_220 VDD VSS / DCAP4
XFILLER_incr_impl0_217 VDD VSS / DCAP4
XFILLER_incr_impl0_215 VDD VSS / DCAP4
XFILLER_incr_impl0_214 VDD VSS / DCAP4
XFILLER_incr_impl0_210 VDD VSS / DCAP4
XFILLER_incr_impl0_206 VDD VSS / DCAP4
XFILLER_incr_impl0_203 VDD VSS / DCAP4
XFILLER_incr_impl0_190 VDD VSS / DCAP4
XFILLER_incr_impl0_187 VDD VSS / DCAP4
XFILLER_incr_impl0_185 VDD VSS / DCAP4
XFILLER_incr_impl0_184 VDD VSS / DCAP4
XFILLER_incr_impl0_175 VDD VSS / DCAP4
XFILLER_incr_impl0_165 VDD VSS / DCAP4
XFILLER_incr_impl0_164 VDD VSS / DCAP4
XFILLER_incr_impl0_159 VDD VSS / DCAP4
XFILLER_incr_impl0_158 VDD VSS / DCAP4
XFILLER_incr_impl0_145 VDD VSS / DCAP4
XFILLER_incr_impl0_141 VDD VSS / DCAP4
XFILLER_incr_impl0_138 VDD VSS / DCAP4
XFILLER_incr_impl0_135 VDD VSS / DCAP4
XFILLER_incr_impl0_134 VDD VSS / DCAP4
XFILLER_incr_impl0_132 VDD VSS / DCAP4
XFILLER_incr_impl0_127 VDD VSS / DCAP4
XFILLER_incr_impl0_126 VDD VSS / DCAP4
XFILLER_incr_impl0_125 VDD VSS / DCAP4
XFILLER_incr_impl0_121 VDD VSS / DCAP4
XFILLER_incr_impl0_108 VDD VSS / DCAP4
XFILLER_incr_impl0_105 VDD VSS / DCAP4
XFILLER_incr_impl0_99 VDD VSS / DCAP4
XFILLER_incr_impl0_95 VDD VSS / DCAP4
XFILLER_incr_impl0_85 VDD VSS / DCAP4
XFILLER_incr_impl0_83 VDD VSS / DCAP4
XFILLER_incr_impl0_79 VDD VSS / DCAP4
XFILLER_incr_impl0_73 VDD VSS / DCAP4
XFILLER_incr_impl0_69 VDD VSS / DCAP4
XFILLER_incr_impl0_66 VDD VSS / DCAP4
XFILLER_incr_impl0_56 VDD VSS / DCAP4
XFILLER_incr_impl0_55 VDD VSS / DCAP4
XFILLER_incr_impl0_52 VDD VSS / DCAP4
XFILLER_incr_impl0_48 VDD VSS / DCAP4
XFILLER_incr_impl0_40 VDD VSS / DCAP4
XFILLER_incr_impl0_39 VDD VSS / DCAP4
XFILLER_incr_impl0_38 VDD VSS / DCAP4
XFILLER_incr_impl0_36 VDD VSS / DCAP4
XFILLER_incr_impl0_34 VDD VSS / DCAP4
XFILLER_incr_impl0_31 VDD VSS / DCAP4
XFILLER_incr_impl0_29 VDD VSS / DCAP4
XFILLER_incr_impl0_24 VDD VSS / DCAP4
XFILLER_incr_impl0_15 VDD VSS / DCAP4
XFILLER_impl0_890 VDD VSS / DCAP4
XFILLER_impl0_887 VDD VSS / DCAP4
XFILLER_impl0_886 VDD VSS / DCAP4
XFILLER_impl0_884 VDD VSS / DCAP4
XFILLER_impl0_881 VDD VSS / DCAP4
XFILLER_impl0_873 VDD VSS / DCAP4
XFILLER_impl0_868 VDD VSS / DCAP4
XFILLER_impl0_856 VDD VSS / DCAP4
XFILLER_impl0_851 VDD VSS / DCAP4
XFILLER_impl0_850 VDD VSS / DCAP4
XFILLER_impl0_835 VDD VSS / DCAP4
XFILLER_impl0_828 VDD VSS / DCAP4
XFILLER_impl0_824 VDD VSS / DCAP4
XFILLER_impl0_821 VDD VSS / DCAP4
XFILLER_impl0_818 VDD VSS / DCAP4
XFILLER_impl0_813 VDD VSS / DCAP4
XFILLER_impl0_811 VDD VSS / DCAP4
XFILLER_impl0_809 VDD VSS / DCAP4
XFILLER_impl0_801 VDD VSS / DCAP4
XFILLER_impl0_798 VDD VSS / DCAP4
XFILLER_impl0_795 VDD VSS / DCAP4
XFILLER_impl0_791 VDD VSS / DCAP4
XFILLER_impl0_788 VDD VSS / DCAP4
XFILLER_impl0_777 VDD VSS / DCAP4
XFILLER_impl0_775 VDD VSS / DCAP4
XFILLER_impl0_771 VDD VSS / DCAP4
XFILLER_impl0_769 VDD VSS / DCAP4
XFILLER_impl0_768 VDD VSS / DCAP4
XFILLER_impl0_763 VDD VSS / DCAP4
XFILLER_impl0_761 VDD VSS / DCAP4
XFILLER_impl0_757 VDD VSS / DCAP4
XFILLER_impl0_754 VDD VSS / DCAP4
XFILLER_impl0_749 VDD VSS / DCAP4
XFILLER_impl0_745 VDD VSS / DCAP4
XFILLER_impl0_740 VDD VSS / DCAP4
XFILLER_impl0_738 VDD VSS / DCAP4
XFILLER_impl0_726 VDD VSS / DCAP4
XFILLER_impl0_723 VDD VSS / DCAP4
XFILLER_impl0_721 VDD VSS / DCAP4
XFILLER_impl0_711 VDD VSS / DCAP4
XFILLER_impl0_705 VDD VSS / DCAP4
XFILLER_impl0_697 VDD VSS / DCAP4
XFILLER_impl0_685 VDD VSS / DCAP4
XFILLER_impl0_683 VDD VSS / DCAP4
XFILLER_impl0_681 VDD VSS / DCAP4
XFILLER_impl0_678 VDD VSS / DCAP4
XFILLER_impl0_674 VDD VSS / DCAP4
XFILLER_impl0_669 VDD VSS / DCAP4
XFILLER_impl0_663 VDD VSS / DCAP4
XFILLER_impl0_661 VDD VSS / DCAP4
XFILLER_impl0_660 VDD VSS / DCAP4
XFILLER_impl0_658 VDD VSS / DCAP4
XFILLER_impl0_648 VDD VSS / DCAP4
XFILLER_impl0_627 VDD VSS / DCAP4
XFILLER_impl0_624 VDD VSS / DCAP4
XFILLER_impl0_623 VDD VSS / DCAP4
XFILLER_impl0_622 VDD VSS / DCAP4
XFILLER_impl0_615 VDD VSS / DCAP4
XFILLER_impl0_614 VDD VSS / DCAP4
XFILLER_impl0_610 VDD VSS / DCAP4
XFILLER_impl0_609 VDD VSS / DCAP4
XFILLER_impl0_599 VDD VSS / DCAP4
XFILLER_impl0_592 VDD VSS / DCAP4
XFILLER_impl0_590 VDD VSS / DCAP4
XFILLER_impl0_583 VDD VSS / DCAP4
XFILLER_impl0_582 VDD VSS / DCAP4
XFILLER_impl0_566 VDD VSS / DCAP4
XFILLER_impl0_562 VDD VSS / DCAP4
XFILLER_impl0_544 VDD VSS / DCAP4
XFILLER_impl0_543 VDD VSS / DCAP4
XFILLER_impl0_536 VDD VSS / DCAP4
XFILLER_impl0_532 VDD VSS / DCAP4
XFILLER_impl0_531 VDD VSS / DCAP4
XFILLER_impl0_528 VDD VSS / DCAP4
XFILLER_impl0_523 VDD VSS / DCAP4
XFILLER_impl0_521 VDD VSS / DCAP4
XFILLER_impl0_517 VDD VSS / DCAP4
XFILLER_impl0_510 VDD VSS / DCAP4
XFILLER_impl0_504 VDD VSS / DCAP4
XFILLER_impl0_500 VDD VSS / DCAP4
XFILLER_impl0_494 VDD VSS / DCAP4
XFILLER_impl0_492 VDD VSS / DCAP4
XFILLER_impl0_485 VDD VSS / DCAP4
XFILLER_impl0_484 VDD VSS / DCAP4
XFILLER_impl0_483 VDD VSS / DCAP4
XFILLER_impl0_479 VDD VSS / DCAP4
XFILLER_impl0_469 VDD VSS / DCAP4
XFILLER_impl0_465 VDD VSS / DCAP4
XFILLER_impl0_457 VDD VSS / DCAP4
XFILLER_impl0_456 VDD VSS / DCAP4
XFILLER_impl0_454 VDD VSS / DCAP4
XFILLER_impl0_451 VDD VSS / DCAP4
XFILLER_impl0_450 VDD VSS / DCAP4
XFILLER_impl0_440 VDD VSS / DCAP4
XFILLER_impl0_432 VDD VSS / DCAP4
XFILLER_impl0_420 VDD VSS / DCAP4
XFILLER_impl0_418 VDD VSS / DCAP4
XFILLER_impl0_414 VDD VSS / DCAP4
XFILLER_impl0_409 VDD VSS / DCAP4
XFILLER_impl0_398 VDD VSS / DCAP4
XFILLER_impl0_397 VDD VSS / DCAP4
XFILLER_impl0_396 VDD VSS / DCAP4
XFILLER_impl0_394 VDD VSS / DCAP4
XFILLER_impl0_390 VDD VSS / DCAP4
XFILLER_impl0_387 VDD VSS / DCAP4
XFILLER_impl0_383 VDD VSS / DCAP4
XFILLER_impl0_381 VDD VSS / DCAP4
XFILLER_impl0_378 VDD VSS / DCAP4
XFILLER_impl0_376 VDD VSS / DCAP4
XFILLER_impl0_373 VDD VSS / DCAP4
XFILLER_impl0_370 VDD VSS / DCAP4
XFILLER_impl0_369 VDD VSS / DCAP4
XFILLER_impl0_367 VDD VSS / DCAP4
XFILLER_impl0_364 VDD VSS / DCAP4
XFILLER_impl0_361 VDD VSS / DCAP4
XFILLER_impl0_359 VDD VSS / DCAP4
XFILLER_impl0_351 VDD VSS / DCAP4
XFILLER_impl0_332 VDD VSS / DCAP4
XFILLER_impl0_331 VDD VSS / DCAP4
XFILLER_impl0_328 VDD VSS / DCAP4
XFILLER_impl0_325 VDD VSS / DCAP4
XFILLER_impl0_322 VDD VSS / DCAP4
XFILLER_impl0_318 VDD VSS / DCAP4
XFILLER_impl0_316 VDD VSS / DCAP4
XFILLER_impl0_309 VDD VSS / DCAP4
XFILLER_impl0_304 VDD VSS / DCAP4
XFILLER_impl0_294 VDD VSS / DCAP4
XFILLER_impl0_293 VDD VSS / DCAP4
XFILLER_impl0_287 VDD VSS / DCAP4
XFILLER_impl0_285 VDD VSS / DCAP4
XFILLER_impl0_273 VDD VSS / DCAP4
XFILLER_impl0_272 VDD VSS / DCAP4
XFILLER_impl0_265 VDD VSS / DCAP4
XFILLER_impl0_258 VDD VSS / DCAP4
XFILLER_impl0_248 VDD VSS / DCAP4
XFILLER_impl0_246 VDD VSS / DCAP4
XFILLER_impl0_241 VDD VSS / DCAP4
XFILLER_impl0_236 VDD VSS / DCAP4
XFILLER_impl0_234 VDD VSS / DCAP4
XFILLER_impl0_233 VDD VSS / DCAP4
XFILLER_impl0_228 VDD VSS / DCAP4
XFILLER_impl0_225 VDD VSS / DCAP4
XFILLER_impl0_220 VDD VSS / DCAP4
XFILLER_impl0_215 VDD VSS / DCAP4
XFILLER_impl0_191 VDD VSS / DCAP4
XFILLER_impl0_184 VDD VSS / DCAP4
XFILLER_impl0_183 VDD VSS / DCAP4
XFILLER_impl0_181 VDD VSS / DCAP4
XFILLER_impl0_178 VDD VSS / DCAP4
XFILLER_impl0_176 VDD VSS / DCAP4
XFILLER_impl0_175 VDD VSS / DCAP4
XFILLER_impl0_166 VDD VSS / DCAP4
XFILLER_impl0_158 VDD VSS / DCAP4
XFILLER_impl0_156 VDD VSS / DCAP4
XFILLER_impl0_155 VDD VSS / DCAP4
XFILLER_impl0_146 VDD VSS / DCAP4
XFILLER_impl0_145 VDD VSS / DCAP4
XFILLER_impl0_143 VDD VSS / DCAP4
XFILLER_impl0_141 VDD VSS / DCAP4
XFILLER_impl0_138 VDD VSS / DCAP4
XFILLER_impl0_137 VDD VSS / DCAP4
XFILLER_impl0_128 VDD VSS / DCAP4
XFILLER_impl0_124 VDD VSS / DCAP4
XFILLER_impl0_123 VDD VSS / DCAP4
XFILLER_impl0_122 VDD VSS / DCAP4
XFILLER_impl0_116 VDD VSS / DCAP4
XFILLER_impl0_114 VDD VSS / DCAP4
XFILLER_impl0_111 VDD VSS / DCAP4
XFILLER_impl0_110 VDD VSS / DCAP4
XFILLER_impl0_103 VDD VSS / DCAP4
XFILLER_impl0_101 VDD VSS / DCAP4
XFILLER_impl0_98 VDD VSS / DCAP4
XFILLER_impl0_92 VDD VSS / DCAP4
XFILLER_impl0_89 VDD VSS / DCAP4
XFILLER_impl0_87 VDD VSS / DCAP4
XFILLER_impl0_83 VDD VSS / DCAP4
XFILLER_impl0_81 VDD VSS / DCAP4
XFILLER_impl0_76 VDD VSS / DCAP4
XFILLER_impl0_75 VDD VSS / DCAP4
XFILLER_impl0_73 VDD VSS / DCAP4
XFILLER_impl0_71 VDD VSS / DCAP4
XFILLER_impl0_70 VDD VSS / DCAP4
XFILLER_impl0_60 VDD VSS / DCAP4
XFILLER_impl0_58 VDD VSS / DCAP4
XFILLER_impl0_54 VDD VSS / DCAP4
XFILLER_impl0_53 VDD VSS / DCAP4
XFILLER_impl0_38 VDD VSS / DCAP4
XFILLER_impl0_33 VDD VSS / DCAP4
XFILLER_impl0_24 VDD VSS / DCAP4
XFILLER_impl0_22 VDD VSS / DCAP4
XFILLER_impl0_19 VDD VSS / DCAP4
XFILLER_impl0_16 VDD VSS / DCAP4
XFILLER_impl0_13 VDD VSS / DCAP4
XFILLER_impl0_7 VDD VSS / DCAP4
XFILLER_impl0_6 VDD VSS / DCAP4
XFILLER_impl0_5 VDD VSS / DCAP4
XFILLER_impl0_3 VDD VSS / DCAP4
XFILLER_incr_impl0_1194 VDD VSS / DCAP8
XFILLER_incr_impl0_1157 VDD VSS / DCAP8
XFILLER_incr_impl0_1124 VDD VSS / DCAP8
XFILLER_incr_impl0_1114 VDD VSS / DCAP8
XFILLER_incr_impl0_1106 VDD VSS / DCAP8
XFILLER_incr_impl0_1100 VDD VSS / DCAP8
XFILLER_incr_impl0_1099 VDD VSS / DCAP8
XFILLER_incr_impl0_1052 VDD VSS / DCAP8
XFILLER_incr_impl0_1032 VDD VSS / DCAP8
XFILLER_incr_impl0_1023 VDD VSS / DCAP8
XFILLER_incr_impl0_977 VDD VSS / DCAP8
XFILLER_incr_impl0_973 VDD VSS / DCAP8
XFILLER_incr_impl0_950 VDD VSS / DCAP8
XFILLER_incr_impl0_922 VDD VSS / DCAP8
XFILLER_incr_impl0_921 VDD VSS / DCAP8
XFILLER_incr_impl0_896 VDD VSS / DCAP8
XFILLER_incr_impl0_894 VDD VSS / DCAP8
XFILLER_incr_impl0_890 VDD VSS / DCAP8
XFILLER_incr_impl0_878 VDD VSS / DCAP8
XFILLER_incr_impl0_850 VDD VSS / DCAP8
XFILLER_incr_impl0_849 VDD VSS / DCAP8
XFILLER_incr_impl0_831 VDD VSS / DCAP8
XFILLER_incr_impl0_829 VDD VSS / DCAP8
XFILLER_incr_impl0_828 VDD VSS / DCAP8
XFILLER_incr_impl0_824 VDD VSS / DCAP8
XFILLER_incr_impl0_809 VDD VSS / DCAP8
XFILLER_incr_impl0_807 VDD VSS / DCAP8
XFILLER_incr_impl0_777 VDD VSS / DCAP8
XFILLER_incr_impl0_773 VDD VSS / DCAP8
XFILLER_incr_impl0_767 VDD VSS / DCAP8
XFILLER_incr_impl0_761 VDD VSS / DCAP8
XFILLER_incr_impl0_747 VDD VSS / DCAP8
XFILLER_incr_impl0_745 VDD VSS / DCAP8
XFILLER_incr_impl0_721 VDD VSS / DCAP8
XFILLER_incr_impl0_719 VDD VSS / DCAP8
XFILLER_incr_impl0_715 VDD VSS / DCAP8
XFILLER_incr_impl0_686 VDD VSS / DCAP8
XFILLER_incr_impl0_673 VDD VSS / DCAP8
XFILLER_incr_impl0_666 VDD VSS / DCAP8
XFILLER_incr_impl0_661 VDD VSS / DCAP8
XFILLER_incr_impl0_637 VDD VSS / DCAP8
XFILLER_incr_impl0_632 VDD VSS / DCAP8
XFILLER_incr_impl0_619 VDD VSS / DCAP8
XFILLER_incr_impl0_593 VDD VSS / DCAP8
XFILLER_incr_impl0_567 VDD VSS / DCAP8
XFILLER_incr_impl0_546 VDD VSS / DCAP8
XFILLER_incr_impl0_543 VDD VSS / DCAP8
XFILLER_incr_impl0_531 VDD VSS / DCAP8
XFILLER_incr_impl0_502 VDD VSS / DCAP8
XFILLER_incr_impl0_425 VDD VSS / DCAP8
XFILLER_incr_impl0_421 VDD VSS / DCAP8
XFILLER_incr_impl0_419 VDD VSS / DCAP8
XFILLER_incr_impl0_410 VDD VSS / DCAP8
XFILLER_incr_impl0_409 VDD VSS / DCAP8
XFILLER_incr_impl0_398 VDD VSS / DCAP8
XFILLER_incr_impl0_397 VDD VSS / DCAP8
XFILLER_incr_impl0_395 VDD VSS / DCAP8
XFILLER_incr_impl0_387 VDD VSS / DCAP8
XFILLER_incr_impl0_365 VDD VSS / DCAP8
XFILLER_incr_impl0_330 VDD VSS / DCAP8
XFILLER_incr_impl0_317 VDD VSS / DCAP8
XFILLER_incr_impl0_294 VDD VSS / DCAP8
XFILLER_incr_impl0_286 VDD VSS / DCAP8
XFILLER_incr_impl0_256 VDD VSS / DCAP8
XFILLER_incr_impl0_243 VDD VSS / DCAP8
XFILLER_incr_impl0_240 VDD VSS / DCAP8
XFILLER_incr_impl0_194 VDD VSS / DCAP8
XFILLER_incr_impl0_177 VDD VSS / DCAP8
XFILLER_incr_impl0_136 VDD VSS / DCAP8
XFILLER_incr_impl0_114 VDD VSS / DCAP8
XFILLER_incr_impl0_110 VDD VSS / DCAP8
XFILLER_incr_impl0_84 VDD VSS / DCAP8
XFILLER_incr_impl0_72 VDD VSS / DCAP8
XFILLER_incr_impl0_68 VDD VSS / DCAP8
XFILLER_incr_impl0_28 VDD VSS / DCAP8
XFILLER_incr_impl0_20 VDD VSS / DCAP8
XFILLER_incr_impl0_14 VDD VSS / DCAP8
XFILLER_impl0_889 VDD VSS / DCAP8
XFILLER_impl0_880 VDD VSS / DCAP8
XFILLER_impl0_872 VDD VSS / DCAP8
XFILLER_impl0_866 VDD VSS / DCAP8
XFILLER_impl0_858 VDD VSS / DCAP8
XFILLER_impl0_852 VDD VSS / DCAP8
XFILLER_impl0_846 VDD VSS / DCAP8
XFILLER_impl0_834 VDD VSS / DCAP8
XFILLER_impl0_827 VDD VSS / DCAP8
XFILLER_impl0_802 VDD VSS / DCAP8
XFILLER_impl0_797 VDD VSS / DCAP8
XFILLER_impl0_794 VDD VSS / DCAP8
XFILLER_impl0_785 VDD VSS / DCAP8
XFILLER_impl0_767 VDD VSS / DCAP8
XFILLER_impl0_765 VDD VSS / DCAP8
XFILLER_impl0_760 VDD VSS / DCAP8
XFILLER_impl0_759 VDD VSS / DCAP8
XFILLER_impl0_747 VDD VSS / DCAP8
XFILLER_impl0_722 VDD VSS / DCAP8
XFILLER_impl0_613 VDD VSS / DCAP8
XFILLER_impl0_603 VDD VSS / DCAP8
XFILLER_impl0_589 VDD VSS / DCAP8
XFILLER_impl0_564 VDD VSS / DCAP8
XFILLER_impl0_540 VDD VSS / DCAP8
XFILLER_impl0_520 VDD VSS / DCAP8
XFILLER_impl0_499 VDD VSS / DCAP8
XFILLER_impl0_455 VDD VSS / DCAP8
XFILLER_impl0_413 VDD VSS / DCAP8
XFILLER_impl0_395 VDD VSS / DCAP8
XFILLER_impl0_393 VDD VSS / DCAP8
XFILLER_impl0_388 VDD VSS / DCAP8
XFILLER_impl0_371 VDD VSS / DCAP8
XFILLER_impl0_356 VDD VSS / DCAP8
XFILLER_impl0_338 VDD VSS / DCAP8
XFILLER_impl0_284 VDD VSS / DCAP8
XFILLER_impl0_283 VDD VSS / DCAP8
XFILLER_impl0_261 VDD VSS / DCAP8
XFILLER_impl0_259 VDD VSS / DCAP8
XFILLER_impl0_257 VDD VSS / DCAP8
XFILLER_impl0_250 VDD VSS / DCAP8
XFILLER_impl0_245 VDD VSS / DCAP8
XFILLER_impl0_232 VDD VSS / DCAP8
XFILLER_impl0_212 VDD VSS / DCAP8
XFILLER_impl0_200 VDD VSS / DCAP8
XFILLER_impl0_182 VDD VSS / DCAP8
XFILLER_impl0_153 VDD VSS / DCAP8
XFILLER_impl0_147 VDD VSS / DCAP8
XFILLER_impl0_121 VDD VSS / DCAP8
XFILLER_impl0_105 VDD VSS / DCAP8
XFILLER_impl0_97 VDD VSS / DCAP8
XFILLER_impl0_72 VDD VSS / DCAP8
XFILLER_impl0_64 VDD VSS / DCAP8
XFILLER_impl0_42 VDD VSS / DCAP8
XFILLER_impl0_37 VDD VSS / DCAP8
XFILLER_impl0_4 VDD VSS / DCAP8
XFILLER_impl0_878 VDD VSS / DCAP32
XFILLER_impl0_832 VDD VSS / DCAP32
XFILLER_impl0_800 VDD VSS / DCAP32
XFILLER_impl0_23 VDD VSS / DCAP32
XFILLER_impl0_25 VDD VSS / OD25DCAP16
XFILLER_incr_impl0_47 VDD VSS / DCAP16
XFILLER_incr_impl0_27 VDD VSS / DCAP16
XFILLER_incr_impl0_23 VDD VSS / DCAP16
XFILLER_incr_impl0_19 VDD VSS / DCAP16
XFILLER_incr_impl0_13 VDD VSS / DCAP16
XFILLER_impl0_879 VDD VSS / DCAP16
XFILLER_impl0_840 VDD VSS / DCAP16
XFILLER_impl0_833 VDD VSS / DCAP16
XFILLER_impl0_104 VDD VSS / DCAP16
XFILLER_impl0_57 VDD VSS / DCAP16
XFILLER_impl0_32 VDD VSS / DCAP16
XFILLER_impl0_49 VDD VSS / OD25DCAP32
XFILLER_impl0_877 VDD VSS / DCAP64
XFILLER_impl0_876 VDD VSS / DCAP64
XFILLER_impl0_861 VDD VSS / DCAP64
XFILLER_impl0_844 VDD VSS / DCAP64
XFILLER_impl0_843 VDD VSS / DCAP64
XFILLER_impl0_831 VDD VSS / DCAP64
XFILLER_impl0_799 VDD VSS / DCAP64
XFILLER_impl0_784 VDD VSS / DCAP64
XFILLER_impl0_860 VDD VSS / OD25DCAP64
XFE_DBTC19_iVotedA_3 iVotedA<3> VDD VSS FE_DBTN19_iVotedA_3 / CKND1
XFE_DBTC18_iVotedA_0 FE_OFN64_iVotedA_0 VDD VSS FE_DBTN18_iVotedA_0 / CKND1
XFE_DBTC17_iVotedB_3 iVotedB<3> VDD VSS FE_DBTN17_iVotedB_3 / CKND1
XFE_DBTC16_iVotedB_0 iVotedB<0> VDD VSS FE_DBTN16_iVotedB_0 / CKND1
XFE_DBTC15_iVotedC_3 iVotedC<3> VDD VSS FE_DBTN15_iVotedC_3 / CKND1
XFE_DBTC14_iVotedC_0 FE_OFN105_iVotedC_0 VDD VSS FE_DBTN14_iVotedC_0 / CKND1
XFE_DBTC13_ministateVoted FE_OFN85_ministateVoted VDD VSS 
+ FE_DBTN13_ministateVoted / CKND1
Xg17310 n_1670 VDD VSS n_926 / CKND1
Xg17328 CMD_regVotedC VDD VSS n_925 / CKND1
Xg17327 CMD_regVotedA VDD VSS n_924 / CKND1
Xg17326 CMD_regVotedB VDD VSS n_923 / CKND1
Xg17315 FE_PHN267_Auto_Scan_Done_nextB VDD VSS n_922 / CKND1
Xg17314 FE_PHN284_Auto_Scan_Done_nextC VDD VSS n_921 / CKND1
Xg17311 ministateVotedA VDD VSS n_907 / CKND1
Xg17312 ministateVotedB VDD VSS n_906 / CKND1
Xg17313 ministateVotedC VDD VSS n_905 / CKND1
Xg17335 FE_PHN455_counter_clkA_13 VDD VSS n_904 / CKND1
Xg17334 FE_PHN481_counter_clkB_13 VDD VSS n_903 / CKND1
Xg17333 FE_PHN443_counter_clkC_13 VDD VSS n_902 / CKND1
Xg20218 DiffAccB<12> VDD VSS n_863 / CKND1
Xg20314 FE_OFN120_n_802 VDD VSS n_1668 / CKND1
Xg20329 n_792 VDD VSS n_1664 / CKND1
Xg20337 state_nextB<2> VDD VSS n_787 / CKND1
Xg20244 FE_PDN764_n_640 VDD VSS n_639 / CKND1
Xg17790 n_625 VDD VSS n_626 / CKND1
Xg17356 state_nextC<1> VDD VSS n_607 / CKND1
Xg20409 n_599 VDD VSS n_600 / CKND1
Xg20441 state_nextB<1> VDD VSS n_582 / CKND1
Xg17833 n_1985 VDD VSS n_577 / CKND1
Xg17841 FE_OFN106_state_nextA_1 VDD VSS n_574 / CKND1
Xg17846 n_569 VDD VSS n_570 / CKND1
Xg20701 FE_OFN113_n_458 VDD VSS n_1694 / CKND1
Xg20716 n_448 VDD VSS n_1685 / CKND1
Xg20721 n_446 VDD VSS n_445 / CKND1
Xg20726 state_nextA<2> VDD VSS n_443 / CKND1
Xg19834 n_334 VDD VSS n_335 / CKND1
Xg19910 n_1677 VDD VSS n_304 / CKND1
Xg19911 n_1683 VDD VSS n_303 / CKND1
Xg19915 FE_PHN631_n_1707 VDD VSS n_299 / CKND1
Xg19916 FE_PHN262_Auto_Scan_Done_nextA VDD VSS n_298 / CKND1
Xg19917 FE_PHN244_counter_clkA_1 VDD VSS n_297 / CKND1
Xg19922 FE_PHN672_counter_clkA_9 VDD VSS n_296 / CKND1
Xg19467 n_219 VDD VSS n_220 / CKND1
Xg19468 n_215 VDD VSS n_216 / CKND1
Xg19478 n_208 VDD VSS n_209 / CKND1
Xg19479 n_206 VDD VSS n_207 / CKND1
Xg19496 n_193 VDD VSS n_194 / CKND1
Xg19503 n_188 VDD VSS n_189 / CKND1
Xg19554 n_162 VDD VSS n_161 / CKND1
Xg19578 n_1680 VDD VSS n_159 / CKND1
Xg19579 FE_PHN489_n_1662 VDD VSS n_158 / CKND1
Xg19585 FE_PHN307_counter_clkB_1 VDD VSS n_153 / CKND1
Xg19589 FE_PHN479_counter_clkB_9 VDD VSS n_152 / CKND1
Xg19598 FE_PHN318_counter_clkB_4 VDD VSS n_151 / CKND1
Xg20757 n_79 VDD VSS n_80 / CKND1
Xg20764 n_71 VDD VSS n_72 / CKND1
Xg20765 n_69 VDD VSS n_70 / CKND1
Xg20774 n_61 VDD VSS n_62 / CKND1
Xg20789 n_44 VDD VSS n_45 / CKND1
Xg20805 n_17 VDD VSS n_16 / CKND1
Xg19538 FE_PHN488_n_1675 VDD VSS n_14 / CKND1
Xg19539 n_1957 VDD VSS n_13 / CKND1
Xg19545 n_1953 VDD VSS n_7 / CKND1
Xg19546 FE_PHN205_counter_clkC_1 VDD VSS n_6 / CKND1
Xg20811 FE_PHN452_counter_clkC_9 VDD VSS n_5 / CKND1
Xadd_892_74_g116 FE_OFN103_TH_regVotedA_0 VDD VSS n_1715 / CKND1
Xadd_1018_74_g116 FE_OFN104_TH_regVotedB_0 VDD VSS n_1776 / CKND1
Xadd_1144_74_g116 TH_regVotedC<0> VDD VSS n_1837 / CKND1
Xlt_1451_93_g226 BLAccA<15> VDD VSS n_1950 / CKND1
Xlt_1473_93_g226 BLAccB<15> VDD VSS n_1947 / CKND1
Xlt_1495_93_g226 BLAccC<15> VDD VSS n_1944 / CKND1
Xsub_846_60_g71 sub_846_60_n_7 VDD VSS n_1987 / CKND1
Xsub_880_64_g181 TH_regVotedA<2> VDD VSS n_1727 / CKND1
Xsub_972_60_g71 sub_972_60_n_7 VDD VSS n_1971 / CKND1
Xsub_1006_64_g181 TH_regVotedB<2> VDD VSS n_1788 / CKND1
Xsub_1098_60_g71 sub_1098_60_n_7 VDD VSS n_1955 / CKND1
Xsub_1132_64_g181 TH_regVotedC<2> VDD VSS n_1849 / CKND1
Xsub_1565_79_g186 BLAccA<14> VDD VSS n_1754 / CKND1
Xsub_1567_78_g255 BLAccA<6> VDD VSS sub_1567_78_n_5 / CKND1
Xsub_1567_78_g256 BLAccA<4> VDD VSS sub_1567_78_n_4 / CKND1
Xsub_1567_78_g257 BLAccA<12> VDD VSS sub_1567_78_n_3 / CKND1
Xsub_1567_78_g258 BLAccA<2> VDD VSS sub_1567_78_n_2 / CKND1
Xsub_1567_78_g259 BLAccA<8> VDD VSS sub_1567_78_n_1 / CKND1
Xsub_1567_78_g260 BLAccA<10> VDD VSS sub_1567_78_n_0 / CKND1
Xsub_1603_79_g186 BLAccB<14> VDD VSS n_1815 / CKND1
Xsub_1605_78_g255 BLAccB<6> VDD VSS sub_1605_78_n_5 / CKND1
Xsub_1605_78_g256 BLAccB<4> VDD VSS sub_1605_78_n_4 / CKND1
Xsub_1605_78_g257 BLAccB<12> VDD VSS sub_1605_78_n_3 / CKND1
Xsub_1605_78_g258 BLAccB<2> VDD VSS sub_1605_78_n_2 / CKND1
Xsub_1605_78_g259 BLAccB<8> VDD VSS sub_1605_78_n_1 / CKND1
Xsub_1605_78_g260 BLAccB<10> VDD VSS sub_1605_78_n_0 / CKND1
Xsub_1641_79_g186 BLAccC<14> VDD VSS n_1876 / CKND1
Xsub_1643_78_g255 BLAccC<6> VDD VSS sub_1643_78_n_5 / CKND1
Xsub_1643_78_g256 BLAccC<4> VDD VSS sub_1643_78_n_4 / CKND1
Xsub_1643_78_g257 BLAccC<12> VDD VSS sub_1643_78_n_3 / CKND1
Xsub_1643_78_g258 BLAccC<2> VDD VSS sub_1643_78_n_2 / CKND1
Xsub_1643_78_g259 BLAccC<8> VDD VSS sub_1643_78_n_1 / CKND1
Xsub_1643_78_g260 BLAccC<10> VDD VSS sub_1643_78_n_0 / CKND1
Xg20158 n_886 n_882 VDD VSS n_889 / NR2D1
Xg20164 n_882 DiffAcc_preB<12> VDD VSS n_884 / NR2D1
Xg20167 DiffAcc_preB<13> FE_PHN454_DiffAccB_13 VDD VSS n_882 / NR2D1
Xg20202 n_789 DiffAccB<1> VDD VSS n_876 / NR2D1
Xg20204 n_789 DiffAccB<3> VDD VSS n_874 / NR2D1
Xg20206 n_789 DiffAccB<9> VDD VSS n_872 / NR2D1
Xg20210 n_789 DiffAccB<11> VDD VSS n_869 / NR2D1
Xg20211 n_789 n_863 VDD VSS n_868 / NR2D1
Xg20212 n_789 FE_PHN464_DiffAccB_14 VDD VSS n_867 / NR2D1
Xg20213 n_789 DiffAccB<7> VDD VSS n_866 / NR2D1
Xg20214 n_789 DiffAccB<5> VDD VSS n_865 / NR2D1
Xg20326 Auto_Scan_DoneVotedB n_789 VDD VSS n_797 / NR2D1
Xg20330 state_nextB<1> state_nextB<0> VDD VSS n_792 / NR2D1
Xg20335 Auto_Scan_DoneVotedB n_1669 VDD VSS n_791 / NR2D1
Xg20042 DiffAcc_preC<14> FE_PHN439_DiffAccC_14 VDD VSS n_763 / NR2D1
Xg20044 DiffAcc_preC<12> FE_PHN470_DiffAccC_12 VDD VSS n_760 / NR2D1
Xg20068 n_639 DiffAccC<7> VDD VSS n_756 / NR2D1
Xg20070 n_639 FE_PHN687_DiffAccC_1 VDD VSS n_754 / NR2D1
Xg20073 n_639 DiffAccC<5> VDD VSS n_751 / NR2D1
Xg20075 n_639 DiffAccC<8> VDD VSS n_749 / NR2D1
Xg20081 n_639 DiffAccC<3> VDD VSS n_743 / NR2D1
Xg20082 n_639 FE_PHN472_DiffAccC_11 VDD VSS n_742 / NR2D1
Xg20239 FE_OFN67_Auto_Scan_DoneVotedC n_639 VDD VSS n_660 / NR2D1
Xg20245 FE_OFN67_Auto_Scan_DoneVotedC n_930 VDD VSS n_641 / NR2D1
Xg17785 n_629 stateVotedC<0> VDD VSS n_630 / NR2D1
Xg17791 n_2000 n_624 VDD VSS n_625 / NR2D1
Xg17806 iVotedC<1> iVotedC<2> VDD VSS n_617 / NR2D1
Xg17809 FE_PHN447_counter_clkC_7 FE_PHN446_counter_clkC_6 VDD VSS n_614 / NR2D1
Xg17339 ScanActive_nextC BypassB VDD VSS n_613 / NR2D1
Xg17355 n_2027 BypassB VDD VSS n_608 / NR2D1
Xg20410 n_2001 n_598 VDD VSS n_599 / NR2D1
Xg20425 iVotedB<1> iVotedB<2> VDD VSS n_591 / NR2D1
Xg20428 FE_PHN477_counter_clkB_7 FE_PHN476_counter_clkB_6 VDD VSS n_588 / NR2D1
Xg20440 n_2025 BypassC VDD VSS n_583 / NR2D1
Xg17840 n_573 stateVotedA<0> VDD VSS n_575 / NR2D1
Xg17847 FE_PHN551_n_2002 n_568 VDD VSS n_569 / NR2D1
Xg17864 n_2026 BypassC VDD VSS n_564 / NR2D1
Xg17865 iVotedA<1> iVotedA<2> VDD VSS n_560 / NR2D1
Xg17868 FE_PHN465_counter_clkA_7 FE_PHN466_counter_clkA_6 VDD VSS n_557 / NR2D1
Xg20547 n_541 n_538 VDD VSS n_543 / NR2D1
Xg20585 n_445 DiffAccA<7> VDD VSS n_535 / NR2D1
Xg20588 n_445 DiffAccA<1> VDD VSS n_532 / NR2D1
Xg20595 n_445 DiffAccA<9> VDD VSS n_526 / NR2D1
Xg20599 n_445 FE_PHN467_DiffAccA_14 VDD VSS n_522 / NR2D1
Xg20600 n_445 DiffAccA<5> VDD VSS n_521 / NR2D1
Xg20713 Auto_Scan_DoneVotedA n_445 VDD VSS n_453 / NR2D1
Xg20718 state_nextA<0> FE_OFN106_state_nextA_1 VDD VSS n_448 / NR2D1
Xg20720 n_1687 state_nextA<0> VDD VSS n_10118_BAR / NR2D1
Xg20724 Auto_Scan_DoneVotedA n_931 VDD VSS n_447 / NR2D1
Xg19704 FE_PHN631_n_1707 n_435 VDD VSS n_436 / NR2D1
Xg19718 FE_PHN631_n_1707 n_424 VDD VSS n_426 / NR2D1
Xg19722 FE_PHN631_n_1707 n_421 VDD VSS n_423 / NR2D1
Xg19727 FE_PHN631_n_1707 FE_PHN737_n_417 VDD VSS n_420 / NR2D1
Xg19774 FE_PHN631_n_1707 n_365 VDD VSS n_384 / NR2D1
Xg19793 n_359 iVotedA<1> VDD VSS n_372 / NR2D1
Xg19796 n_360 n_1989 VDD VSS n_370 / NR2D1
Xg19811 n_1985 n_340 VDD VSS n_357 / NR2D1
Xg19812 n_1985 n_341 VDD VSS n_356 / NR2D1
Xg19813 n_1985 n_338 VDD VSS n_355 / NR2D1
Xg19816 FE_PHN631_n_1707 n_320 VDD VSS n_349 / NR2D1
Xg19823 FE_PHN631_n_1707 n_319 VDD VSS n_345 / NR2D1
Xg19826 FE_PHN631_n_1707 n_318 VDD VSS n_342 / NR2D1
Xg19831 n_333 FE_OFN64_iVotedA_0 VDD VSS n_340 / NR2D1
Xg19833 n_334 FE_OFN64_iVotedA_0 VDD VSS n_338 / NR2D1
Xg19857 n_1985 n_314 VDD VSS n_331 / NR2D1
Xg19858 n_1985 n_313 VDD VSS n_330 / NR2D1
Xg19891 n_1995 n_1996 VDD VSS n_313 / NR2D1
Xg19893 n_1994 n_1993 VDD VSS n_311 / NR2D1
Xg19909 n_298 BypassC VDD VSS n_305 / NR2D1
Xg19389 n_1708 n_275 VDD VSS n_278 / NR2D1
Xg19395 n_1708 n_269 VDD VSS n_272 / NR2D1
Xg19404 n_1708 n_253 VDD VSS n_266 / NR2D1
Xg19432 n_1708 n_222 VDD VSS n_247 / NR2D1
Xg19469 n_1708 n_186 VDD VSS n_211 / NR2D1
Xg19473 n_163 n_194 VDD VSS n_215 / NR2D1
Xg19476 n_195 iVotedB<0> VDD VSS n_212 / NR2D1
Xg19481 n_196 iVotedB<0> VDD VSS n_210 / NR2D1
Xg19490 n_1708 n_174 VDD VSS n_202 / NR2D1
Xg19491 n_1708 n_170 VDD VSS FE_PHN508_n_201 / NR2D1
Xg19492 n_1708 n_172 VDD VSS n_200 / NR2D1
Xg19501 n_188 iVotedB<0> VDD VSS n_192 / NR2D1
Xg19558 n_1978 n_1977 VDD VSS n_169 / NR2D1
Xg19561 n_1979 n_1980 VDD VSS n_166 / NR2D1
Xg19563 n_1969 FE_DBTN16_iVotedB_0 VDD VSS n_164 / NR2D1
Xg19334 n_1709 n_143 VDD VSS n_144 / NR2D1
Xg19337 n_1709 n_141 VDD VSS n_142 / NR2D1
Xg19340 n_1709 n_138 VDD VSS n_140 / NR2D1
Xg19344 n_1709 n_135 VDD VSS n_137 / NR2D1
Xg19348 n_1709 n_132 VDD VSS n_134 / NR2D1
Xg19352 n_1709 n_129 VDD VSS n_131 / NR2D1
Xg19357 n_1709 n_126 VDD VSS n_128 / NR2D1
Xg20733 n_1709 n_104 VDD VSS n_121 / NR2D1
Xg19397 n_1709 n_75 VDD VSS n_99 / NR2D1
Xg20766 n_1709 n_30 VDD VSS n_65 / NR2D1
Xg20767 n_1709 n_32 VDD VSS n_64 / NR2D1
Xg20776 n_0 FE_OFN105_iVotedC_0 VDD VSS n_63 / NR2D1
Xg20781 n_1709 n_27 VDD VSS n_56 / NR2D1
Xg19451 n_1709 n_31 VDD VSS n_55 / NR2D1
Xg20783 n_1709 n_29 VDD VSS n_53 / NR2D1
Xg20786 n_44 FE_OFN105_iVotedC_0 VDD VSS n_50 / NR2D1
Xg20807 n_1962 n_1961 VDD VSS n_25 / NR2D1
Xg20808 n_1956 n_1955 VDD VSS n_24 / NR2D1
Xg19521 n_1679 FE_PHN214_counter_clkC_4 VDD VSS n_21 / NR2D1
Xg19522 n_1953 n_1957 VDD VSS n_20 / NR2D1
Xg19523 n_1963 n_1964 VDD VSS n_19 / NR2D1
Xlt_839_47_g92 lt_839_47_n_0 iVotedA<4> VDD VSS n_1999 / NR2D1
Xlt_965_47_g92 lt_965_47_n_0 iVotedB<4> VDD VSS n_1983 / NR2D1
Xlt_1091_47_g92 lt_1091_47_n_0 iVotedC<4> VDD VSS n_1967 / NR2D1
Xsub_846_60_g72 sub_846_60_n_5 iVotedA<4> VDD VSS sub_846_60_n_7 / NR2D1
Xsub_846_60_g74 FE_DBTN19_iVotedA_3 sub_846_60_n_3 VDD VSS sub_846_60_n_5 / 
+ NR2D1
Xsub_846_60_g76 iVotedA<1> iVotedA<2> VDD VSS sub_846_60_n_3 / NR2D1
Xsub_972_60_g72 sub_972_60_n_5 iVotedB<4> VDD VSS sub_972_60_n_7 / NR2D1
Xsub_972_60_g74 FE_DBTN17_iVotedB_3 sub_972_60_n_3 VDD VSS sub_972_60_n_5 / 
+ NR2D1
Xsub_972_60_g76 iVotedB<1> iVotedB<2> VDD VSS sub_972_60_n_3 / NR2D1
Xsub_1098_60_g72 sub_1098_60_n_5 iVotedC<4> VDD VSS sub_1098_60_n_7 / NR2D1
Xsub_1098_60_g74 FE_DBTN15_iVotedC_3 sub_1098_60_n_3 VDD VSS sub_1098_60_n_5 / 
+ NR2D1
Xsub_1098_60_g76 iVotedC<1> iVotedC<2> VDD VSS sub_1098_60_n_3 / NR2D1
Xsub_1567_78_g230 sub_1567_78_n_28 BLAccA<13> VDD VSS sub_1567_78_n_30 / NR2D1
Xsub_1567_78_g234 sub_1567_78_n_24 BLAccA<11> VDD VSS sub_1567_78_n_26 / NR2D1
Xsub_1567_78_g238 sub_1567_78_n_20 FE_PDN765_BLAccA_9 VDD VSS sub_1567_78_n_22 
+ / NR2D1
Xsub_1567_78_g242 sub_1567_78_n_16 BLAccA<7> VDD VSS sub_1567_78_n_18 / NR2D1
Xsub_1567_78_g246 sub_1567_78_n_12 BLAccA<5> VDD VSS sub_1567_78_n_14 / NR2D1
Xsub_1567_78_g250 sub_1567_78_n_8 BLAccA<3> VDD VSS sub_1567_78_n_10 / NR2D1
Xsub_1567_78_g254 BLAccA<1> BLAccA<0> VDD VSS sub_1567_78_n_6 / NR2D1
Xsub_1605_78_g230 sub_1605_78_n_28 BLAccB<13> VDD VSS sub_1605_78_n_30 / NR2D1
Xsub_1605_78_g234 sub_1605_78_n_24 BLAccB<11> VDD VSS sub_1605_78_n_26 / NR2D1
Xsub_1605_78_g238 sub_1605_78_n_20 BLAccB<9> VDD VSS sub_1605_78_n_22 / NR2D1
Xsub_1605_78_g242 sub_1605_78_n_16 BLAccB<7> VDD VSS sub_1605_78_n_18 / NR2D1
Xsub_1605_78_g246 sub_1605_78_n_12 BLAccB<5> VDD VSS sub_1605_78_n_14 / NR2D1
Xsub_1605_78_g250 sub_1605_78_n_8 BLAccB<3> VDD VSS sub_1605_78_n_10 / NR2D1
Xsub_1605_78_g254 BLAccB<1> BLAccB<0> VDD VSS sub_1605_78_n_6 / NR2D1
Xsub_1643_78_g230 sub_1643_78_n_28 BLAccC<13> VDD VSS sub_1643_78_n_30 / NR2D1
Xsub_1643_78_g234 sub_1643_78_n_24 BLAccC<11> VDD VSS sub_1643_78_n_26 / NR2D1
Xsub_1643_78_g238 sub_1643_78_n_20 BLAccC<9> VDD VSS sub_1643_78_n_22 / NR2D1
Xsub_1643_78_g242 sub_1643_78_n_16 BLAccC<7> VDD VSS sub_1643_78_n_18 / NR2D1
Xsub_1643_78_g246 sub_1643_78_n_12 BLAccC<5> VDD VSS sub_1643_78_n_14 / NR2D1
Xsub_1643_78_g250 sub_1643_78_n_8 BLAccC<3> VDD VSS sub_1643_78_n_10 / NR2D1
Xsub_1643_78_g254 BLAccC<1> BLAccC<0> VDD VSS sub_1643_78_n_6 / NR2D1
Xg19756 n_310 n_350 n_395 VDD VSS n_402 / AOI21D1
Xg19758 n_381 n_374 n_2019 VDD VSS n_401 / AOI21D1
Xg19817 n_310 n_306 FE_PHN631_n_1707 VDD VSS n_348 / AOI21D1
Xg19399 n_1969 n_1968 n_268 VDD VSS n_271 / AOI21D1
Xg20799 n_1679 FE_PHN214_counter_clkC_4 n_21 VDD VSS n_30 / AOI21D1
Xsub_846_60_g70 sub_846_60_n_5 iVotedA<4> sub_846_60_n_7 VDD VSS n_1988 / 
+ AOI21D1
Xsub_846_60_g75 iVotedA<1> iVotedA<2> sub_846_60_n_3 VDD VSS n_1990 / AOI21D1
Xsub_972_60_g70 sub_972_60_n_5 iVotedB<4> sub_972_60_n_7 VDD VSS n_1972 / 
+ AOI21D1
Xsub_972_60_g75 iVotedB<1> iVotedB<2> sub_972_60_n_3 VDD VSS n_1974 / AOI21D1
Xsub_1098_60_g70 sub_1098_60_n_5 iVotedC<4> sub_1098_60_n_7 VDD VSS n_1956 / 
+ AOI21D1
Xsub_1098_60_g75 iVotedC<1> iVotedC<2> sub_1098_60_n_3 VDD VSS n_1958 / AOI21D1
Xsub_1567_78_g229 sub_1567_78_n_28 BLAccA<13> sub_1567_78_n_30 VDD VSS n_1768 
+ / AOI21D1
Xsub_1567_78_g233 sub_1567_78_n_24 BLAccA<11> sub_1567_78_n_26 VDD VSS n_1766 
+ / AOI21D1
Xsub_1567_78_g237 sub_1567_78_n_20 FE_PDN765_BLAccA_9 sub_1567_78_n_22 VDD VSS 
+ n_1764 / AOI21D1
Xsub_1567_78_g241 sub_1567_78_n_16 BLAccA<7> sub_1567_78_n_18 VDD VSS n_1762 / 
+ AOI21D1
Xsub_1567_78_g245 sub_1567_78_n_12 BLAccA<5> sub_1567_78_n_14 VDD VSS n_1760 / 
+ AOI21D1
Xsub_1567_78_g249 sub_1567_78_n_8 BLAccA<3> sub_1567_78_n_10 VDD VSS n_1758 / 
+ AOI21D1
Xsub_1567_78_g253 BLAccA<0> BLAccA<1> sub_1567_78_n_6 VDD VSS n_1756 / AOI21D1
Xsub_1605_78_g229 sub_1605_78_n_28 BLAccB<13> sub_1605_78_n_30 VDD VSS n_1829 
+ / AOI21D1
Xsub_1605_78_g233 sub_1605_78_n_24 BLAccB<11> sub_1605_78_n_26 VDD VSS n_1827 
+ / AOI21D1
Xsub_1605_78_g237 sub_1605_78_n_20 BLAccB<9> sub_1605_78_n_22 VDD VSS n_1825 / 
+ AOI21D1
Xsub_1605_78_g241 sub_1605_78_n_16 BLAccB<7> sub_1605_78_n_18 VDD VSS n_1823 / 
+ AOI21D1
Xsub_1605_78_g245 sub_1605_78_n_12 BLAccB<5> sub_1605_78_n_14 VDD VSS n_1821 / 
+ AOI21D1
Xsub_1605_78_g249 sub_1605_78_n_8 BLAccB<3> sub_1605_78_n_10 VDD VSS n_1819 / 
+ AOI21D1
Xsub_1605_78_g253 BLAccB<0> BLAccB<1> sub_1605_78_n_6 VDD VSS n_1817 / AOI21D1
Xsub_1643_78_g229 sub_1643_78_n_28 BLAccC<13> sub_1643_78_n_30 VDD VSS n_1890 
+ / AOI21D1
Xsub_1643_78_g233 sub_1643_78_n_24 BLAccC<11> sub_1643_78_n_26 VDD VSS n_1888 
+ / AOI21D1
Xsub_1643_78_g237 sub_1643_78_n_20 BLAccC<9> sub_1643_78_n_22 VDD VSS n_1886 / 
+ AOI21D1
Xsub_1643_78_g241 sub_1643_78_n_16 BLAccC<7> sub_1643_78_n_18 VDD VSS n_1884 / 
+ AOI21D1
Xsub_1643_78_g245 sub_1643_78_n_12 BLAccC<5> sub_1643_78_n_14 VDD VSS n_1882 / 
+ AOI21D1
Xsub_1643_78_g249 sub_1643_78_n_8 BLAccC<3> sub_1643_78_n_10 VDD VSS n_1880 / 
+ AOI21D1
Xsub_1643_78_g253 BLAccC<0> BLAccC<1> sub_1643_78_n_6 VDD VSS n_1878 / AOI21D1
Xg20310 n_1663 n_1968 VDD VSS n_807 / CKND2D1
Xg20331 state_nextB<0> n_787 VDD VSS n_1667 / CKND2D1
Xg20045 DiffAccC<8> DiffAcc_preC<8> VDD VSS n_759 / CKND2D1
Xg20173 n_674 n_664 VDD VSS n_705 / CKND2D1
Xg20174 n_679 n_669 VDD VSS n_704 / CKND2D1
Xg20175 n_678 n_668 VDD VSS n_703 / CKND2D1
Xg20176 n_677 n_667 VDD VSS n_702 / CKND2D1
Xg20177 n_676 n_666 VDD VSS n_701 / CKND2D1
Xg20178 n_675 n_665 VDD VSS n_700 / CKND2D1
Xg20179 n_680 n_681 VDD VSS n_699 / CKND2D1
Xg20180 n_673 n_663 VDD VSS n_698 / CKND2D1
Xg20181 n_672 n_662 VDD VSS n_697 / CKND2D1
Xg20182 n_670 n_671 VDD VSS n_696 / CKND2D1
Xg20184 n_1656 n_1952 VDD VSS n_706 / CKND2D1
Xg20391 n_1670 n_1649 VDD VSS n_656 / CKND2D1
Xg17784 state_nextC<1> state_nextC<2> VDD VSS n_1652 / CKND2D1
Xg17803 n_614 FE_PHN441_counter_clkC_15 VDD VSS n_619 / CKND2D1
Xg17811 FE_PHN199_counter_clkC_0 FE_PHN205_counter_clkC_1 VDD VSS n_1655 / 
+ CKND2D1
Xg17342 n_1659 n_1658 VDD VSS n_612 / CKND2D1
Xg17352 n_607 state_nextC<2> VDD VSS n_1649 / CKND2D1
Xg20404 state_nextB<1> state_nextB<2> VDD VSS n_1666 / CKND2D1
Xg20422 n_588 FE_PHN471_counter_clkB_15 VDD VSS n_593 / CKND2D1
Xg20430 FE_PHN311_counter_clkB_0 FE_PHN307_counter_clkB_1 VDD VSS n_1692 / 
+ CKND2D1
Xg20439 n_582 state_nextB<0> VDD VSS n_1680 / CKND2D1
Xg17837 n_574 state_nextA<0> VDD VSS n_1677 / CKND2D1
Xg17839 FE_OFN106_state_nextA_1 state_nextA<2> VDD VSS n_1687 / CKND2D1
Xg17861 n_557 FE_PHN457_counter_clkA_15 VDD VSS n_563 / CKND2D1
Xg17870 FE_PHN232_counter_clkA_0 FE_PHN244_counter_clkA_1 VDD VSS n_1691 / 
+ CKND2D1
Xg20697 n_459 n_1984 VDD VSS n_464 / CKND2D1
Xg20719 state_nextA<0> n_443 VDD VSS n_1689 / CKND2D1
Xg19748 n_399 n_382 VDD VSS n_410 / CKND2D1
Xg19750 n_397 n_383 VDD VSS n_408 / CKND2D1
Xg19751 n_398 n_391 VDD VSS n_407 / CKND2D1
Xg19778 n_370 FE_OFN64_iVotedA_0 VDD VSS n_381 / CKND2D1
Xg19821 n_309 FE_PHN465_counter_clkA_7 VDD VSS n_351 / CKND2D1
Xg19855 n_311 n_1997 VDD VSS n_333 / CKND2D1
Xg19887 n_1904 FE_PHN269_counter_clkA_4 VDD VSS n_306 / CKND2D1
Xg19453 n_225 FE_PHN301_TH_reg_nextB_9 VDD VSS n_228 / CKND2D1
Xg19456 n_205 FE_PHN288_TH_reg_nextB_3 VDD VSS n_224 / CKND2D1
Xg19470 n_164 n_193 VDD VSS n_219 / CKND2D1
Xg19472 n_191 n_166 VDD VSS n_217 / CKND2D1
Xg19474 n_192 n_166 VDD VSS n_214 / CKND2D1
Xg19475 n_192 n_167 VDD VSS n_213 / CKND2D1
Xg19484 n_197 iVotedB<1> VDD VSS n_208 / CKND2D1
Xg19488 n_165 FE_PHN477_counter_clkB_7 VDD VSS n_204 / CKND2D1
Xg19498 n_187 n_167 VDD VSS n_196 / CKND2D1
Xg19499 n_187 n_166 VDD VSS n_195 / CKND2D1
Xg19559 FE_PHN311_counter_clkB_0 n_153 VDD VSS n_168 / CKND2D1
Xg19564 n_154 FE_DBTN16_iVotedB_0 VDD VSS n_163 / CKND2D1
Xg19412 n_77 FE_PHN245_TH_reg_nextC_8 VDD VSS n_85 / CKND2D1
Xg20768 n_50 n_19 VDD VSS n_73 / CKND2D1
Xg20771 n_50 n_18 VDD VSS n_68 / CKND2D1
Xg20772 n_48 n_19 VDD VSS n_67 / CKND2D1
Xg20773 n_48 n_18 VDD VSS n_66 / CKND2D1
Xg20779 n_51 FE_OFN105_iVotedC_0 VDD VSS n_59 / CKND2D1
Xg20780 n_22 FE_PHN447_counter_clkC_7 VDD VSS n_58 / CKND2D1
Xg20803 n_24 n_1958 VDD VSS n_46 / CKND2D1
Xg19487 n_25 n_1965 VDD VSS n_43 / CKND2D1
Xg20809 FE_PHN199_counter_clkC_0 n_6 VDD VSS n_23 / CKND2D1
Xg17305 n_931 n_2018 VDD VSS n_2005 / CKND2D1
Xg17307 CLKEnC BypassC VDD VSS n_1671 / CKND2D1
Xg17308 L2H_ScanStartA BypassC VDD VSS n_1674 / CKND2D1
Xg20816 n_1669 n_2017 VDD VSS n_2004 / CKND2D1
Xg20818 CLKEnC BypassC VDD VSS n_1672 / CKND2D1
Xg20819 FE_OFN107_L2H_ScanStartB BypassC VDD VSS n_1660 / CKND2D1
Xg17402 n_930 n_2016 VDD VSS n_2003 / CKND2D1
Xg17403 DAC<5> BypassB VDD VSS n_1647 / CKND2D1
Xg17406 DAC<7> BypassB VDD VSS n_1641 / CKND2D1
Xg17407 DAC<8> BypassB VDD VSS n_1642 / CKND2D1
Xg17408 DAC<9> BypassB VDD VSS n_1643 / CKND2D1
Xg17411 DAC<2> BypassB VDD VSS n_1644 / CKND2D1
Xg17412 DAC<6> BypassB VDD VSS n_1645 / CKND2D1
Xg17415 DAC<1> BypassB VDD VSS n_1646 / CKND2D1
Xg17417 DAC<0> BypassB VDD VSS n_1640 / CKND2D1
Xg17425 FE_OFN112_L2H_ScanStartC BypassC VDD VSS n_1673 / CKND2D1
Xg17427 CLKEnC BypassC VDD VSS n_1638 / CKND2D1
Xg17428 DAC<3> BypassB VDD VSS n_1639 / CKND2D1
Xg17430 DAC<4> BypassB VDD VSS n_1648 / CKND2D1
Xg17286 SS_Scan_Done BypassC VDD VSS n_932 / CKND2D1
Xadd_841_64_g42 add_841_64_n_3 iVotedA<3> VDD VSS add_841_64_n_5 / CKND2D1
Xadd_892_74_g101 add_892_74_n_13 FE_OFN101_TH_regVotedA_8 VDD VSS 
+ add_892_74_n_15 / CKND2D1
Xadd_967_64_g42 add_967_64_n_3 iVotedB<3> VDD VSS add_967_64_n_5 / CKND2D1
Xadd_1018_74_g101 add_1018_74_n_13 TH_regVotedB<8> VDD VSS add_1018_74_n_15 / 
+ CKND2D1
Xadd_1093_64_g42 add_1093_64_n_3 iVotedC<3> VDD VSS add_1093_64_n_5 / CKND2D1
Xadd_1144_74_g101 add_1144_74_n_13 TH_regVotedC<8> VDD VSS add_1144_74_n_15 / 
+ CKND2D1
Xadd_1452_79_g59 add_1452_79_n_2 NW_regVotedA<2> VDD VSS add_1452_79_n_4 / 
+ CKND2D1
Xadd_1474_79_g59 add_1474_79_n_2 NW_regVotedB<2> VDD VSS add_1474_79_n_4 / 
+ CKND2D1
Xadd_1496_79_g59 add_1496_79_n_2 NW_regVotedC<2> VDD VSS add_1496_79_n_4 / 
+ CKND2D1
Xadd_1748_54_g177 FE_OFN20_BL_8 add_1748_54_n_14 VDD VSS add_1748_54_n_16 / 
+ CKND2D1
Xsub_843_66_g118 sub_843_66_n_3 iVotedA<3> VDD VSS sub_843_66_n_5 / CKND2D1
Xsub_843_66_g122 FE_OFN64_iVotedA_0 iVotedA<1> VDD VSS sub_843_66_n_1 / CKND2D1
Xsub_969_66_g118 sub_969_66_n_3 iVotedB<3> VDD VSS sub_969_66_n_5 / CKND2D1
Xsub_969_66_g122 iVotedB<0> iVotedB<1> VDD VSS sub_969_66_n_1 / CKND2D1
Xsub_1095_66_g118 sub_1095_66_n_3 iVotedC<3> VDD VSS sub_1095_66_n_5 / CKND2D1
Xsub_1095_66_g122 FE_OFN105_iVotedC_0 iVotedC<1> VDD VSS sub_1095_66_n_1 / 
+ CKND2D1
Xsub_1567_78_g232 sub_1567_78_n_26 sub_1567_78_n_3 VDD VSS sub_1567_78_n_28 / 
+ CKND2D1
Xsub_1567_78_g236 sub_1567_78_n_22 sub_1567_78_n_0 VDD VSS sub_1567_78_n_24 / 
+ CKND2D1
Xsub_1567_78_g240 sub_1567_78_n_18 sub_1567_78_n_1 VDD VSS sub_1567_78_n_20 / 
+ CKND2D1
Xsub_1567_78_g244 sub_1567_78_n_14 sub_1567_78_n_5 VDD VSS sub_1567_78_n_16 / 
+ CKND2D1
Xsub_1567_78_g248 sub_1567_78_n_10 sub_1567_78_n_4 VDD VSS sub_1567_78_n_12 / 
+ CKND2D1
Xsub_1567_78_g252 sub_1567_78_n_6 sub_1567_78_n_2 VDD VSS sub_1567_78_n_8 / 
+ CKND2D1
Xsub_1605_78_g232 sub_1605_78_n_26 sub_1605_78_n_3 VDD VSS sub_1605_78_n_28 / 
+ CKND2D1
Xsub_1605_78_g236 sub_1605_78_n_22 sub_1605_78_n_0 VDD VSS sub_1605_78_n_24 / 
+ CKND2D1
Xsub_1605_78_g240 sub_1605_78_n_18 sub_1605_78_n_1 VDD VSS sub_1605_78_n_20 / 
+ CKND2D1
Xsub_1605_78_g244 sub_1605_78_n_14 sub_1605_78_n_5 VDD VSS sub_1605_78_n_16 / 
+ CKND2D1
Xsub_1605_78_g248 sub_1605_78_n_10 sub_1605_78_n_4 VDD VSS sub_1605_78_n_12 / 
+ CKND2D1
Xsub_1605_78_g252 sub_1605_78_n_6 sub_1605_78_n_2 VDD VSS sub_1605_78_n_8 / 
+ CKND2D1
Xsub_1643_78_g232 sub_1643_78_n_26 sub_1643_78_n_3 VDD VSS sub_1643_78_n_28 / 
+ CKND2D1
Xsub_1643_78_g236 sub_1643_78_n_22 sub_1643_78_n_0 VDD VSS sub_1643_78_n_24 / 
+ CKND2D1
Xsub_1643_78_g240 sub_1643_78_n_18 sub_1643_78_n_1 VDD VSS sub_1643_78_n_20 / 
+ CKND2D1
Xsub_1643_78_g244 sub_1643_78_n_14 sub_1643_78_n_5 VDD VSS sub_1643_78_n_16 / 
+ CKND2D1
Xsub_1643_78_g248 sub_1643_78_n_10 sub_1643_78_n_4 VDD VSS sub_1643_78_n_12 / 
+ CKND2D1
Xsub_1643_78_g252 sub_1643_78_n_6 sub_1643_78_n_2 VDD VSS sub_1643_78_n_8 / 
+ CKND2D1
Xg19780 n_331 n_355 FE_PHN289_TH_reg_nextA_4 VDD VSS n_379 / OA21D1
Xg19781 n_331 n_357 FE_PHN272_TH_reg_nextA_6 VDD VSS n_378 / OA21D1
Xg19782 n_331 n_356 FE_PHN270_TH_reg_nextA_7 VDD VSS n_377 / OA21D1
Xg19783 n_357 n_330 FE_PHN258_TH_reg_nextA_2 VDD VSS n_376 / OA21D1
Xg19784 n_356 n_330 FE_PHN273_TH_reg_nextA_3 VDD VSS n_375 / OA21D1
Xadd_841_64_g41 add_841_64_n_3 iVotedA<3> add_841_64_n_5 VDD VSS n_1713 / 
+ OA21D1
Xadd_892_74_g100 add_892_74_n_13 FE_OFN101_TH_regVotedA_8 add_892_74_n_15 VDD 
+ VSS n_1723 / OA21D1
Xadd_967_64_g41 add_967_64_n_3 iVotedB<3> add_967_64_n_5 VDD VSS n_1774 / 
+ OA21D1
Xadd_1018_74_g100 add_1018_74_n_13 TH_regVotedB<8> add_1018_74_n_15 VDD VSS 
+ n_1784 / OA21D1
Xadd_1093_64_g41 add_1093_64_n_3 iVotedC<3> add_1093_64_n_5 VDD VSS n_1835 / 
+ OA21D1
Xadd_1144_74_g100 add_1144_74_n_13 TH_regVotedC<8> add_1144_74_n_15 VDD VSS 
+ n_1845 / OA21D1
Xadd_1452_79_g58 add_1452_79_n_2 NW_regVotedA<2> add_1452_79_n_4 VDD VSS 
+ n_1738 / OA21D1
Xadd_1474_79_g58 add_1474_79_n_2 NW_regVotedB<2> add_1474_79_n_4 VDD VSS 
+ n_1799 / OA21D1
Xadd_1496_79_g58 add_1496_79_n_2 NW_regVotedC<2> add_1496_79_n_4 VDD VSS 
+ n_1860 / OA21D1
Xadd_1748_54_g176 FE_OFN20_BL_8 add_1748_54_n_14 add_1748_54_n_16 VDD VSS 
+ n_1901 / OA21D1
Xsub_1567_78_g231 sub_1567_78_n_26 sub_1567_78_n_3 sub_1567_78_n_28 VDD VSS 
+ n_1767 / OA21D1
Xsub_1567_78_g235 sub_1567_78_n_22 sub_1567_78_n_0 sub_1567_78_n_24 VDD VSS 
+ n_1765 / OA21D1
Xsub_1567_78_g239 sub_1567_78_n_18 sub_1567_78_n_1 sub_1567_78_n_20 VDD VSS 
+ n_1763 / OA21D1
Xsub_1567_78_g243 sub_1567_78_n_14 sub_1567_78_n_5 sub_1567_78_n_16 VDD VSS 
+ n_1761 / OA21D1
Xsub_1567_78_g247 sub_1567_78_n_10 sub_1567_78_n_4 sub_1567_78_n_12 VDD VSS 
+ n_1759 / OA21D1
Xsub_1567_78_g251 sub_1567_78_n_6 sub_1567_78_n_2 sub_1567_78_n_8 VDD VSS 
+ n_1757 / OA21D1
Xsub_1605_78_g231 sub_1605_78_n_26 sub_1605_78_n_3 sub_1605_78_n_28 VDD VSS 
+ n_1828 / OA21D1
Xsub_1605_78_g235 sub_1605_78_n_22 sub_1605_78_n_0 sub_1605_78_n_24 VDD VSS 
+ n_1826 / OA21D1
Xsub_1605_78_g239 sub_1605_78_n_18 sub_1605_78_n_1 sub_1605_78_n_20 VDD VSS 
+ n_1824 / OA21D1
Xsub_1605_78_g243 sub_1605_78_n_14 sub_1605_78_n_5 sub_1605_78_n_16 VDD VSS 
+ n_1822 / OA21D1
Xsub_1605_78_g247 sub_1605_78_n_10 sub_1605_78_n_4 sub_1605_78_n_12 VDD VSS 
+ n_1820 / OA21D1
Xsub_1605_78_g251 sub_1605_78_n_6 sub_1605_78_n_2 sub_1605_78_n_8 VDD VSS 
+ n_1818 / OA21D1
Xsub_1643_78_g231 sub_1643_78_n_26 sub_1643_78_n_3 sub_1643_78_n_28 VDD VSS 
+ n_1889 / OA21D1
Xsub_1643_78_g235 sub_1643_78_n_22 sub_1643_78_n_0 sub_1643_78_n_24 VDD VSS 
+ n_1887 / OA21D1
Xsub_1643_78_g239 sub_1643_78_n_18 sub_1643_78_n_1 sub_1643_78_n_20 VDD VSS 
+ n_1885 / OA21D1
Xsub_1643_78_g243 sub_1643_78_n_14 sub_1643_78_n_5 sub_1643_78_n_16 VDD VSS 
+ n_1883 / OA21D1
Xsub_1643_78_g247 sub_1643_78_n_10 sub_1643_78_n_4 sub_1643_78_n_12 VDD VSS 
+ n_1881 / OA21D1
Xsub_1643_78_g251 sub_1643_78_n_6 sub_1643_78_n_2 sub_1643_78_n_8 VDD VSS 
+ n_1879 / OA21D1
Xg19706 n_431 FE_PHN457_counter_clkA_15 VDD VSS n_435 / CKXOR2D1
Xg19709 n_428 FE_PHN458_counter_clkA_14 VDD VSS n_433 / CKXOR2D1
Xg19713 n_425 FE_PHN455_counter_clkA_13 VDD VSS n_430 / CKXOR2D1
Xg19717 n_422 FE_PHN463_counter_clkA_12 VDD VSS n_427 / CKXOR2D1
Xg19721 n_419 FE_PHN462_counter_clkA_11 VDD VSS n_424 / CKXOR2D1
Xg19726 n_413 FE_PHN456_counter_clkA_10 VDD VSS n_421 / CKXOR2D1
Xg19732 n_386 FE_PHN672_counter_clkA_9 VDD VSS n_417 / CKXOR2D1
Xg19768 n_351 counter_clkA<8> VDD VSS n_390 / CKXOR2D1
Xg19847 n_1704 FE_PHN466_counter_clkA_6 VDD VSS n_320 / CKXOR2D1
Xg19848 n_1688 FE_PHN274_counter_clkA_5 VDD VSS n_319 / CKXOR2D1
Xg19849 n_1686 FE_PHN237_counter_clkA_3 VDD VSS n_318 / CKXOR2D1
Xg19851 n_1691 FE_PHN253_counter_clkA_2 VDD VSS n_316 / CKXOR2D1
Xg19372 n_286 FE_PHN471_counter_clkB_15 VDD VSS n_290 / CKXOR2D1
Xg19375 n_283 FE_PHN480_counter_clkB_14 VDD VSS n_288 / CKXOR2D1
Xg19379 n_280 FE_PHN481_counter_clkB_13 VDD VSS n_285 / CKXOR2D1
Xg19383 n_277 FE_PHN475_counter_clkB_12 VDD VSS n_282 / CKXOR2D1
Xg19388 n_273 FE_PHN473_counter_clkB_11 VDD VSS n_279 / CKXOR2D1
Xg19393 n_267 FE_PHN474_counter_clkB_10 VDD VSS n_275 / CKXOR2D1
Xg19401 n_248 FE_PHN479_counter_clkB_9 VDD VSS n_269 / CKXOR2D1
Xg19426 n_204 FE_PHN478_counter_clkB_8 VDD VSS n_253 / CKXOR2D1
Xg19504 n_1706 FE_PHN476_counter_clkB_6 VDD VSS n_186 / CKXOR2D1
Xg19516 n_1690 FE_PHN333_counter_clkB_5 VDD VSS n_174 / CKXOR2D1
Xg19518 n_1665 FE_PHN317_counter_clkB_3 VDD VSS n_172 / CKXOR2D1
Xg19520 n_1692 FE_PHN303_counter_clkB_2 VDD VSS n_170 / CKXOR2D1
Xg19336 n_139 FE_PHN441_counter_clkC_15 VDD VSS n_143 / CKXOR2D1
Xg19339 n_136 FE_PHN450_counter_clkC_14 VDD VSS n_141 / CKXOR2D1
Xg19343 n_133 FE_PHN443_counter_clkC_13 VDD VSS n_138 / CKXOR2D1
Xg19347 n_130 FE_PHN448_counter_clkC_12 VDD VSS n_135 / CKXOR2D1
Xg19351 n_127 FE_PHN444_counter_clkC_11 VDD VSS n_132 / CKXOR2D1
Xg19355 n_119 FE_PHN440_counter_clkC_10 VDD VSS n_129 / CKXOR2D1
Xg19363 n_100 FE_PHN452_counter_clkC_9 VDD VSS n_126 / CKXOR2D1
Xg19392 n_58 FE_PHN451_counter_clkC_8 VDD VSS n_104 / CKXOR2D1
Xg20797 n_1705 FE_PHN446_counter_clkC_6 VDD VSS n_32 / CKXOR2D1
Xg20798 n_1654 FE_PHN221_counter_clkC_5 VDD VSS n_31 / CKXOR2D1
Xg19477 n_1682 FE_PHN200_counter_clkC_3 VDD VSS n_29 / CKXOR2D1
Xg20801 n_1655 FE_PHN211_counter_clkC_2 VDD VSS n_27 / CKXOR2D1
Xsub_1567_78_g228 sub_1567_78_n_30 BLAccA<14> VDD VSS n_1769 / CKXOR2D1
Xsub_1605_78_g228 sub_1605_78_n_30 BLAccB<14> VDD VSS n_1830 / CKXOR2D1
Xsub_1643_78_g228 sub_1643_78_n_30 BLAccC<14> VDD VSS n_1891 / CKXOR2D1
Xg20168 FE_PHN464_DiffAccB_14 DiffAcc_preB<14> VDD VSS n_881 / CKAN2D1
Xg20199 n_790 DiffAccB<6> VDD VSS n_879 / CKAN2D1
Xg20201 n_790 DiffAccB<0> VDD VSS n_877 / CKAN2D1
Xg20203 n_790 DiffAccB<2> VDD VSS n_875 / CKAN2D1
Xg20205 n_790 DiffAccB<4> VDD VSS n_873 / CKAN2D1
Xg20208 n_790 DiffAccB<8> VDD VSS n_871 / CKAN2D1
Xg20209 n_790 DiffAccB<10> VDD VSS n_870 / CKAN2D1
Xg20215 n_790 FE_PHN454_DiffAccB_13 VDD VSS n_864 / CKAN2D1
Xg20265 n_807 n_1773 VDD VSS n_849 / CKAN2D1
Xg20275 n_807 n_1775 VDD VSS n_839 / CKAN2D1
Xg20325 n_791 n_789 VDD VSS n_798 / CKAN2D1
Xg20036 n_766 n_762 VDD VSS n_768 / CKAN2D1
Xg20069 FE_PDN764_n_640 DiffAccC<0> VDD VSS n_755 / CKAN2D1
Xg20071 FE_PDN764_n_640 DiffAccC<2> VDD VSS n_753 / CKAN2D1
Xg20072 FE_PDN764_n_640 DiffAccC<4> VDD VSS n_752 / CKAN2D1
Xg20074 FE_PDN764_n_640 DiffAccC<6> VDD VSS n_750 / CKAN2D1
Xg20076 FE_PDN764_n_640 DiffAccC<9> VDD VSS n_748 / CKAN2D1
Xg20077 FE_PDN764_n_640 DiffAccC<10> VDD VSS n_747 / CKAN2D1
Xg20078 FE_PDN764_n_640 FE_PHN470_DiffAccC_12 VDD VSS n_746 / CKAN2D1
Xg20079 FE_PDN764_n_640 FE_PHN460_DiffAccC_13 VDD VSS n_745 / CKAN2D1
Xg20080 FE_PDN764_n_640 FE_PHN439_DiffAccC_14 VDD VSS n_744 / CKAN2D1
Xg20131 n_706 n_1834 VDD VSS n_737 / CKAN2D1
Xg20132 n_706 n_1836 VDD VSS n_736 / CKAN2D1
Xg20238 n_641 n_639 VDD VSS n_661 / CKAN2D1
Xg20553 FE_PHN467_DiffAccA_14 DiffAcc_preA<14> VDD VSS n_538 / CKAN2D1
Xg20587 n_446 DiffAccA<0> VDD VSS n_533 / CKAN2D1
Xg20589 n_446 DiffAccA<2> VDD VSS n_531 / CKAN2D1
Xg20591 n_446 DiffAccA<4> VDD VSS n_529 / CKAN2D1
Xg20592 n_446 DiffAccA<6> VDD VSS n_528 / CKAN2D1
Xg20594 n_446 DiffAccA<8> VDD VSS n_527 / CKAN2D1
Xg20596 n_446 DiffAccA<10> VDD VSS n_525 / CKAN2D1
Xg20597 n_446 DiffAccA<11> VDD VSS n_524 / CKAN2D1
Xg20598 n_446 DiffAccA<12> VDD VSS n_523 / CKAN2D1
Xg20601 n_446 FE_PDN771_FE_PHN468_DiffAccA_13 VDD VSS n_520 / CKAN2D1
Xg20650 n_464 n_1714 VDD VSS n_506 / CKAN2D1
Xg20660 n_464 n_1712 VDD VSS n_496 / CKAN2D1
Xg20712 n_447 n_445 VDD VSS n_454 / CKAN2D1
Xg19818 n_339 n_312 VDD VSS n_353 / CKAN2D1
Xg19819 n_338 n_312 VDD VSS n_352 / CKAN2D1
Xg19832 n_335 FE_OFN64_iVotedA_0 VDD VSS n_339 / CKAN2D1
Xg19856 n_308 n_313 VDD VSS n_332 / CKAN2D1
Xg19859 n_308 n_314 VDD VSS n_329 / CKAN2D1
Xg19889 FE_PHN232_counter_clkA_0 n_297 VDD VSS n_315 / CKAN2D1
Xg19471 n_191 n_167 VDD VSS n_218 / CKAN2D1
Xg19502 n_189 iVotedB<0> VDD VSS n_191 / CKAN2D1
Xg19528 n_169 n_1981 VDD VSS n_187 / CKAN2D1
Xg20788 n_45 FE_OFN105_iVotedC_0 VDD VSS n_48 / CKAN2D1
Xg17404 BLAcc<10> BypassC VDD VSS FE_OFN38_Acc_10 / CKAN2D1
Xg17405 BLAcc<4> BypassC VDD VSS FE_OFN44_Acc_4 / CKAN2D1
Xg17409 BLAcc<9> BypassC VDD VSS FE_OFN39_Acc_9 / CKAN2D1
Xg17410 BLAcc<3> BypassC VDD VSS FE_OFN45_Acc_3 / CKAN2D1
Xg17413 BLAcc<12> BypassC VDD VSS FE_OFN36_Acc_12 / CKAN2D1
Xg17414 BLAcc<2> BypassC VDD VSS FE_OFN46_Acc_2 / CKAN2D1
Xg17416 BLAcc<14> BypassC VDD VSS FE_OFN34_Acc_14 / CKAN2D1
Xg17418 BLAcc<8> BypassC VDD VSS FE_OFN40_Acc_8 / CKAN2D1
Xg17419 BLAcc<0> BypassC VDD VSS FE_OFN48_Acc_0 / CKAN2D1
Xg17420 BLAcc<15> BypassC VDD VSS FE_OFN33_Acc_15 / CKAN2D1
Xg17421 BLAcc<13> BypassC VDD VSS FE_OFN35_Acc_13 / CKAN2D1
Xg17422 BLAcc<7> BypassC VDD VSS FE_OFN41_Acc_7 / CKAN2D1
Xg17423 BLAcc<1> BypassC VDD VSS FE_OFN47_Acc_1 / CKAN2D1
Xg17424 BLAcc<11> BypassC VDD VSS FE_OFN37_Acc_11 / CKAN2D1
Xg17426 BLAcc<6> BypassC VDD VSS FE_OFN42_Acc_6 / CKAN2D1
Xg17429 BLAcc<5> BypassC VDD VSS FE_OFN43_Acc_5 / CKAN2D1
Xadd_841_64_g44 add_841_64_n_1 iVotedA<2> VDD VSS add_841_64_n_3 / CKAN2D1
Xadd_841_64_g46 iVotedA<1> FE_OFN64_iVotedA_0 VDD VSS add_841_64_n_1 / CKAN2D1
Xadd_892_74_g103 add_892_74_n_11 TH_regVotedA<7> VDD VSS add_892_74_n_13 / 
+ CKAN2D1
Xadd_892_74_g105 add_892_74_n_9 TH_regVotedA<6> VDD VSS add_892_74_n_11 / 
+ CKAN2D1
Xadd_892_74_g107 add_892_74_n_7 TH_regVotedA<5> VDD VSS add_892_74_n_9 / 
+ CKAN2D1
Xadd_892_74_g109 add_892_74_n_5 TH_regVotedA<4> VDD VSS add_892_74_n_7 / 
+ CKAN2D1
Xadd_892_74_g111 add_892_74_n_3 TH_regVotedA<3> VDD VSS add_892_74_n_5 / 
+ CKAN2D1
Xadd_892_74_g113 add_892_74_n_1 TH_regVotedA<2> VDD VSS add_892_74_n_3 / 
+ CKAN2D1
Xadd_892_74_g115 FE_OFN103_TH_regVotedA_0 FE_OFN102_TH_regVotedA_1 VDD VSS 
+ add_892_74_n_1 / CKAN2D1
Xadd_967_64_g44 add_967_64_n_1 iVotedB<2> VDD VSS add_967_64_n_3 / CKAN2D1
Xadd_967_64_g46 iVotedB<1> iVotedB<0> VDD VSS add_967_64_n_1 / CKAN2D1
Xadd_1018_74_g103 add_1018_74_n_11 TH_regVotedB<7> VDD VSS add_1018_74_n_13 / 
+ CKAN2D1
Xadd_1018_74_g105 add_1018_74_n_9 TH_regVotedB<6> VDD VSS add_1018_74_n_11 / 
+ CKAN2D1
Xadd_1018_74_g107 add_1018_74_n_7 FE_PDN757_FE_PHN492_TH_regVotedB_5 VDD VSS 
+ add_1018_74_n_9 / CKAN2D1
Xadd_1018_74_g109 add_1018_74_n_5 TH_regVotedB<4> VDD VSS add_1018_74_n_7 / 
+ CKAN2D1
Xadd_1018_74_g111 add_1018_74_n_3 TH_regVotedB<3> VDD VSS add_1018_74_n_5 / 
+ CKAN2D1
Xadd_1018_74_g113 add_1018_74_n_1 TH_regVotedB<2> VDD VSS add_1018_74_n_3 / 
+ CKAN2D1
Xadd_1018_74_g115 FE_OFN104_TH_regVotedB_0 TH_regVotedB<1> VDD VSS 
+ add_1018_74_n_1 / CKAN2D1
Xadd_1093_64_g44 add_1093_64_n_1 iVotedC<2> VDD VSS add_1093_64_n_3 / CKAN2D1
Xadd_1093_64_g46 iVotedC<1> FE_OFN105_iVotedC_0 VDD VSS add_1093_64_n_1 / 
+ CKAN2D1
Xadd_1144_74_g103 add_1144_74_n_11 FE_PHN490_TH_regVotedC_7 VDD VSS 
+ add_1144_74_n_13 / CKAN2D1
Xadd_1144_74_g105 add_1144_74_n_9 TH_regVotedC<6> VDD VSS add_1144_74_n_11 / 
+ CKAN2D1
Xadd_1144_74_g107 add_1144_74_n_7 FE_PHN491_TH_regVotedC_5 VDD VSS 
+ add_1144_74_n_9 / CKAN2D1
Xadd_1144_74_g109 add_1144_74_n_5 TH_regVotedC<4> VDD VSS add_1144_74_n_7 / 
+ CKAN2D1
Xadd_1144_74_g111 add_1144_74_n_3 TH_regVotedC<3> VDD VSS add_1144_74_n_5 / 
+ CKAN2D1
Xadd_1144_74_g113 add_1144_74_n_1 TH_regVotedC<2> VDD VSS add_1144_74_n_3 / 
+ CKAN2D1
Xadd_1144_74_g115 TH_regVotedC<0> TH_regVotedC<1> VDD VSS add_1144_74_n_1 / 
+ CKAN2D1
Xadd_1452_79_g61 add_1452_79_n_0 NW_regVotedA<1> VDD VSS add_1452_79_n_2 / 
+ CKAN2D1
Xadd_1452_79_g63 NW_regVotedA<0> NoiseFlagA VDD VSS add_1452_79_n_0 / CKAN2D1
Xadd_1474_79_g61 add_1474_79_n_0 NW_regVotedB<1> VDD VSS add_1474_79_n_2 / 
+ CKAN2D1
Xadd_1474_79_g63 NW_regVotedB<0> NoiseFlagB VDD VSS add_1474_79_n_0 / CKAN2D1
Xadd_1496_79_g61 add_1496_79_n_0 NW_regVotedC<1> VDD VSS add_1496_79_n_2 / 
+ CKAN2D1
Xadd_1496_79_g63 NW_regVotedC<0> NoiseFlagC VDD VSS add_1496_79_n_0 / CKAN2D1
Xadd_1748_54_g179 FE_OFN21_BL_7 add_1748_54_n_12 VDD VSS add_1748_54_n_14 / 
+ CKAN2D1
Xadd_1748_54_g181 FE_OFN22_BL_6 add_1748_54_n_11 VDD VSS add_1748_54_n_12 / 
+ CKAN2D1
Xadd_1748_54_g188 FE_OFN28_BL_0 FE_OFN7_TH_offset_0 VDD VSS add_1748_54_n_0 / 
+ CKAN2D1
Xsub_880_64_g180 TH_regVotedA<2> TH_regVotedA<3> VDD VSS sub_880_64_n_1 / 
+ CKAN2D1
Xsub_1006_64_g180 TH_regVotedB<2> TH_regVotedB<3> VDD VSS sub_1006_64_n_1 / 
+ CKAN2D1
Xsub_1132_64_g180 TH_regVotedC<2> TH_regVotedC<3> VDD VSS sub_1132_64_n_1 / 
+ CKAN2D1
Xg20166 n_878 n_2025 BypassC VDD VSS n_883 / IAO21D1
Xg20041 n_757 n_2027 BypassB VDD VSS n_761 / IAO21D1
Xg20552 n_534 n_2026 BypassC VDD VSS n_539 / IAO21D1
Xg20737 n_21 n_57 n_108 VDD VSS n_115 / IAO21D1
Xadd_841_64_g43 add_841_64_n_1 iVotedA<2> add_841_64_n_3 VDD VSS n_1712 / 
+ IAO21D1
Xadd_841_64_g45 FE_OFN64_iVotedA_0 iVotedA<1> add_841_64_n_1 VDD VSS n_1711 / 
+ IAO21D1
Xadd_892_74_g102 add_892_74_n_11 TH_regVotedA<7> add_892_74_n_13 VDD VSS 
+ n_1722 / IAO21D1
Xadd_892_74_g104 add_892_74_n_9 TH_regVotedA<6> add_892_74_n_11 VDD VSS n_1721 
+ / IAO21D1
Xadd_892_74_g106 add_892_74_n_7 TH_regVotedA<5> add_892_74_n_9 VDD VSS n_1720 
+ / IAO21D1
Xadd_892_74_g108 add_892_74_n_5 TH_regVotedA<4> add_892_74_n_7 VDD VSS n_1719 
+ / IAO21D1
Xadd_892_74_g110 add_892_74_n_3 TH_regVotedA<3> add_892_74_n_5 VDD VSS n_1718 
+ / IAO21D1
Xadd_892_74_g112 add_892_74_n_1 TH_regVotedA<2> add_892_74_n_3 VDD VSS n_1717 
+ / IAO21D1
Xadd_892_74_g114 FE_OFN102_TH_regVotedA_1 FE_OFN103_TH_regVotedA_0 
+ add_892_74_n_1 VDD VSS n_1716 / IAO21D1
Xadd_967_64_g43 add_967_64_n_1 iVotedB<2> add_967_64_n_3 VDD VSS n_1773 / 
+ IAO21D1
Xadd_967_64_g45 iVotedB<0> iVotedB<1> add_967_64_n_1 VDD VSS n_1772 / IAO21D1
Xadd_1018_74_g102 add_1018_74_n_11 TH_regVotedB<7> add_1018_74_n_13 VDD VSS 
+ n_1783 / IAO21D1
Xadd_1018_74_g104 add_1018_74_n_9 TH_regVotedB<6> add_1018_74_n_11 VDD VSS 
+ n_1782 / IAO21D1
Xadd_1018_74_g106 add_1018_74_n_7 FE_PDN757_FE_PHN492_TH_regVotedB_5 
+ add_1018_74_n_9 VDD VSS n_1781 / IAO21D1
Xadd_1018_74_g108 add_1018_74_n_5 TH_regVotedB<4> add_1018_74_n_7 VDD VSS 
+ n_1780 / IAO21D1
Xadd_1018_74_g110 add_1018_74_n_3 TH_regVotedB<3> add_1018_74_n_5 VDD VSS 
+ n_1779 / IAO21D1
Xadd_1018_74_g112 add_1018_74_n_1 TH_regVotedB<2> add_1018_74_n_3 VDD VSS 
+ n_1778 / IAO21D1
Xadd_1018_74_g114 TH_regVotedB<1> FE_OFN104_TH_regVotedB_0 add_1018_74_n_1 VDD 
+ VSS n_1777 / IAO21D1
Xadd_1093_64_g43 add_1093_64_n_1 iVotedC<2> add_1093_64_n_3 VDD VSS n_1834 / 
+ IAO21D1
Xadd_1093_64_g45 FE_OFN105_iVotedC_0 iVotedC<1> add_1093_64_n_1 VDD VSS n_1833 
+ / IAO21D1
Xadd_1144_74_g102 add_1144_74_n_11 FE_PHN490_TH_regVotedC_7 add_1144_74_n_13 
+ VDD VSS n_1844 / IAO21D1
Xadd_1144_74_g104 add_1144_74_n_9 TH_regVotedC<6> add_1144_74_n_11 VDD VSS 
+ n_1843 / IAO21D1
Xadd_1144_74_g106 add_1144_74_n_7 FE_PHN491_TH_regVotedC_5 add_1144_74_n_9 VDD 
+ VSS n_1842 / IAO21D1
Xadd_1144_74_g108 add_1144_74_n_5 TH_regVotedC<4> add_1144_74_n_7 VDD VSS 
+ n_1841 / IAO21D1
Xadd_1144_74_g110 add_1144_74_n_3 TH_regVotedC<3> add_1144_74_n_5 VDD VSS 
+ n_1840 / IAO21D1
Xadd_1144_74_g112 add_1144_74_n_1 TH_regVotedC<2> add_1144_74_n_3 VDD VSS 
+ n_1839 / IAO21D1
Xadd_1144_74_g114 TH_regVotedC<1> TH_regVotedC<0> add_1144_74_n_1 VDD VSS 
+ n_1838 / IAO21D1
Xadd_1452_79_g60 add_1452_79_n_0 NW_regVotedA<1> add_1452_79_n_2 VDD VSS 
+ n_1737 / IAO21D1
Xadd_1452_79_g62 NW_regVotedA<0> NoiseFlagA add_1452_79_n_0 VDD VSS n_1736 / 
+ IAO21D1
Xadd_1474_79_g60 add_1474_79_n_0 NW_regVotedB<1> add_1474_79_n_2 VDD VSS 
+ n_1798 / IAO21D1
Xadd_1474_79_g62 NW_regVotedB<0> NoiseFlagB add_1474_79_n_0 VDD VSS n_1797 / 
+ IAO21D1
Xadd_1496_79_g60 add_1496_79_n_0 NW_regVotedC<1> add_1496_79_n_2 VDD VSS 
+ n_1859 / IAO21D1
Xadd_1496_79_g62 NW_regVotedC<0> NoiseFlagC add_1496_79_n_0 VDD VSS n_1858 / 
+ IAO21D1
Xadd_1748_54_g178 FE_OFN21_BL_7 add_1748_54_n_12 add_1748_54_n_14 VDD VSS 
+ n_1900 / IAO21D1
Xadd_1748_54_g180 FE_OFN22_BL_6 add_1748_54_n_11 add_1748_54_n_12 VDD VSS 
+ n_1899 / IAO21D1
Xadd_1748_54_g187 FE_OFN28_BL_0 FE_OFN7_TH_offset_0 add_1748_54_n_0 VDD VSS 
+ n_1893 / IAO21D1
Xsub_880_64_g179 TH_regVotedA<3> TH_regVotedA<2> sub_880_64_n_1 VDD VSS n_1728 
+ / IAO21D1
Xsub_1006_64_g179 TH_regVotedB<3> TH_regVotedB<2> sub_1006_64_n_1 VDD VSS 
+ n_1789 / IAO21D1
Xsub_1132_64_g179 TH_regVotedC<3> TH_regVotedC<2> sub_1132_64_n_1 VDD VSS 
+ n_1850 / IAO21D1
Xg20165 FE_OFN121_n_1700 n_806 VDD VSS n_1699 / OR2D1
Xg20207 FE_PHN489_n_1662 n_2025 VDD VSS n_1698 / OR2D1
Xg20234 n_1708 FE_PHN311_counter_clkB_0 VDD VSS n_1662 / OR2D1
Xg20319 n_1969 n_2020 VDD VSS n_1663 / OR2D1
Xg20043 DiffAcc_preC<13> FE_PHN460_DiffAccC_13 VDD VSS n_762 / OR2D1
Xg20065 n_1697 n_695 VDD VSS n_1696 / OR2D1
Xg20066 FE_PHN488_n_1675 n_2027 VDD VSS n_1695 / OR2D1
Xg20099 n_1709 FE_PHN199_counter_clkC_0 VDD VSS n_1675 / OR2D1
Xg20186 n_655 BypassB VDD VSS n_693 / OR2D1
Xg20187 n_654 BypassB VDD VSS n_692 / OR2D1
Xg20188 n_653 BypassB VDD VSS n_691 / OR2D1
Xg20189 n_652 BypassB VDD VSS n_690 / OR2D1
Xg20190 n_651 BypassB VDD VSS n_689 / OR2D1
Xg20191 n_650 BypassB VDD VSS n_688 / OR2D1
Xg20192 n_649 BypassB VDD VSS n_687 / OR2D1
Xg20193 n_648 BypassB VDD VSS n_686 / OR2D1
Xg20194 n_657 BypassB VDD VSS n_685 / OR2D1
Xg20195 n_644 BypassB VDD VSS n_684 / OR2D1
Xg20388 n_1953 n_2021 VDD VSS n_1656 / OR2D1
Xg17782 n_1652 state_nextC<0> VDD VSS n_1657 / OR2D1
Xg17349 n_1649 state_nextC<0> VDD VSS n_1658 / OR2D1
Xg17780 n_1666 state_nextB<0> VDD VSS n_1693 / OR2D1
Xg20551 FE_OFN116_n_1703 n_463 VDD VSS n_1702 / OR2D1
Xg20554 DiffAcc_preA<13> FE_PDN771_FE_PHN468_DiffAccA_13 VDD VSS n_537 / OR2D1
Xg20593 n_1683 n_2026 VDD VSS n_1701 / OR2D1
Xg20618 FE_PHN631_n_1707 FE_PHN232_counter_clkA_0 VDD VSS n_1683 / OR2D1
Xg20706 n_1985 n_2019 VDD VSS n_459 / OR2D1
Xg19810 n_1985 n_339 VDD VSS n_358 / OR2D1
Xg19894 n_1904 FE_PHN269_counter_clkA_4 VDD VSS n_310 / OR2D1
Xg19371 n_1653 n_115 VDD VSS n_120 / OR2D1
Xgte_1564_66_g239 BLAccA<15> BLAccA<14> VDD VSS n_1770 / OR2D1
Xgte_1602_66_g239 BLAccB<15> BLAccB<14> VDD VSS n_1831 / OR2D1
Xgte_1640_66_g239 BLAccC<15> BLAccC<14> VDD VSS n_1892 / OR2D1
Xsub_880_64_g170 sub_880_64_n_9 FE_OFN101_TH_regVotedA_8 VDD VSS 
+ sub_880_64_n_11 / OR2D1
Xsub_880_64_g172 sub_880_64_n_7 TH_regVotedA<7> VDD VSS sub_880_64_n_9 / OR2D1
Xsub_880_64_g174 sub_880_64_n_5 TH_regVotedA<6> VDD VSS sub_880_64_n_7 / OR2D1
Xsub_880_64_g176 sub_880_64_n_3 TH_regVotedA<5> VDD VSS sub_880_64_n_5 / OR2D1
Xsub_880_64_g178 sub_880_64_n_1 TH_regVotedA<4> VDD VSS sub_880_64_n_3 / OR2D1
Xsub_1006_64_g170 sub_1006_64_n_9 TH_regVotedB<8> VDD VSS sub_1006_64_n_11 / 
+ OR2D1
Xsub_1006_64_g172 sub_1006_64_n_7 TH_regVotedB<7> VDD VSS sub_1006_64_n_9 / 
+ OR2D1
Xsub_1006_64_g174 sub_1006_64_n_5 TH_regVotedB<6> VDD VSS sub_1006_64_n_7 / 
+ OR2D1
Xsub_1006_64_g176 sub_1006_64_n_3 FE_PDN757_FE_PHN492_TH_regVotedB_5 VDD VSS 
+ sub_1006_64_n_5 / OR2D1
Xsub_1006_64_g178 sub_1006_64_n_1 TH_regVotedB<4> VDD VSS sub_1006_64_n_3 / 
+ OR2D1
Xsub_1132_64_g170 sub_1132_64_n_9 TH_regVotedC<8> VDD VSS sub_1132_64_n_11 / 
+ OR2D1
Xsub_1132_64_g172 sub_1132_64_n_7 FE_PHN490_TH_regVotedC_7 VDD VSS 
+ sub_1132_64_n_9 / OR2D1
Xsub_1132_64_g174 sub_1132_64_n_5 TH_regVotedC<6> VDD VSS sub_1132_64_n_7 / 
+ OR2D1
Xsub_1132_64_g176 sub_1132_64_n_3 FE_PHN491_TH_regVotedC_5 VDD VSS 
+ sub_1132_64_n_5 / OR2D1
Xsub_1132_64_g178 sub_1132_64_n_1 TH_regVotedC<4> VDD VSS sub_1132_64_n_3 / 
+ OR2D1
Xg17795 n_623 stateVotedC<2> n_621 VDD VSS state_nextC<2> / IOA21D1
Xg17800 FE_OFN112_L2H_ScanStartC stateVotedC<2> stateVotedC<1> VDD VSS n_622 / 
+ IOA21D1
Xg20414 n_597 stateVotedB<2> n_595 VDD VSS state_nextB<2> / IOA21D1
Xg20419 FE_OFN107_L2H_ScanStartB stateVotedB<2> stateVotedB<1> VDD VSS n_596 / 
+ IOA21D1
Xg17851 n_565 stateVotedA<2> n_567 VDD VSS state_nextA<2> / IOA21D1
Xg17857 L2H_ScanStartA stateVotedA<2> stateVotedA<1> VDD VSS n_566 / IOA21D1
Xsub_880_64_g169 sub_880_64_n_9 FE_OFN101_TH_regVotedA_8 sub_880_64_n_11 VDD 
+ VSS n_1733 / IOA21D1
Xsub_880_64_g171 sub_880_64_n_7 TH_regVotedA<7> sub_880_64_n_9 VDD VSS n_1732 
+ / IOA21D1
Xsub_880_64_g173 sub_880_64_n_5 TH_regVotedA<6> sub_880_64_n_7 VDD VSS n_1731 
+ / IOA21D1
Xsub_880_64_g175 sub_880_64_n_3 TH_regVotedA<5> sub_880_64_n_5 VDD VSS n_1730 
+ / IOA21D1
Xsub_880_64_g177 sub_880_64_n_1 TH_regVotedA<4> sub_880_64_n_3 VDD VSS n_1729 
+ / IOA21D1
Xsub_1006_64_g169 sub_1006_64_n_9 TH_regVotedB<8> sub_1006_64_n_11 VDD VSS 
+ n_1794 / IOA21D1
Xsub_1006_64_g171 sub_1006_64_n_7 TH_regVotedB<7> sub_1006_64_n_9 VDD VSS 
+ n_1793 / IOA21D1
Xsub_1006_64_g173 sub_1006_64_n_5 TH_regVotedB<6> sub_1006_64_n_7 VDD VSS 
+ n_1792 / IOA21D1
Xsub_1006_64_g175 sub_1006_64_n_3 FE_PDN757_FE_PHN492_TH_regVotedB_5 
+ sub_1006_64_n_5 VDD VSS n_1791 / IOA21D1
Xsub_1006_64_g177 sub_1006_64_n_1 TH_regVotedB<4> sub_1006_64_n_3 VDD VSS 
+ n_1790 / IOA21D1
Xsub_1132_64_g169 sub_1132_64_n_9 TH_regVotedC<8> sub_1132_64_n_11 VDD VSS 
+ n_1855 / IOA21D1
Xsub_1132_64_g171 sub_1132_64_n_7 FE_PHN490_TH_regVotedC_7 sub_1132_64_n_9 VDD 
+ VSS n_1854 / IOA21D1
Xsub_1132_64_g173 sub_1132_64_n_5 TH_regVotedC<6> sub_1132_64_n_7 VDD VSS 
+ n_1853 / IOA21D1
Xsub_1132_64_g175 sub_1132_64_n_3 FE_PHN491_TH_regVotedC_5 sub_1132_64_n_5 VDD 
+ VSS n_1852 / IOA21D1
Xsub_1132_64_g177 sub_1132_64_n_1 TH_regVotedC<4> sub_1132_64_n_3 VDD VSS 
+ n_1851 / IOA21D1
Xg19797 n_309 FE_PHN465_counter_clkA_7 VDD VSS n_365 / XNR2D1
Xg19458 n_165 FE_PHN477_counter_clkB_7 VDD VSS n_222 / XNR2D1
Xg19517 n_1903 n_151 VDD VSS n_173 / XNR2D1
Xg20759 n_22 FE_PHN447_counter_clkC_7 VDD VSS n_75 / XNR2D1
Xadd_841_64_g40 add_841_64_n_5 iVotedA<4> VDD VSS n_1714 / XNR2D1
Xadd_892_74_g99 add_892_74_n_15 FE_OFN100_TH_regVotedA_9 VDD VSS n_1724 / 
+ XNR2D1
Xadd_967_64_g40 add_967_64_n_5 iVotedB<4> VDD VSS n_1775 / XNR2D1
Xadd_1018_74_g99 add_1018_74_n_15 TH_regVotedB<9> VDD VSS n_1785 / XNR2D1
Xadd_1093_64_g40 add_1093_64_n_5 iVotedC<4> VDD VSS n_1836 / XNR2D1
Xadd_1144_74_g99 add_1144_74_n_15 TH_regVotedC<9> VDD VSS n_1846 / XNR2D1
Xadd_1452_79_g57 add_1452_79_n_4 NW_regVotedA<3> VDD VSS n_1739 / XNR2D1
Xadd_1474_79_g57 add_1474_79_n_4 NW_regVotedB<3> VDD VSS n_1800 / XNR2D1
Xadd_1496_79_g57 add_1496_79_n_4 NW_regVotedC<3> VDD VSS n_1861 / XNR2D1
Xadd_1748_54_g175 FE_OFN19_BL_9 add_1748_54_n_16 VDD VSS n_1902 / XNR2D1
Xsub_843_66_g115 sub_843_66_n_5 iVotedA<4> VDD VSS n_1994 / XNR2D1
Xsub_843_66_g119 sub_843_66_n_1 iVotedA<2> VDD VSS n_1996 / XNR2D1
Xsub_880_64_g168 sub_880_64_n_11 FE_OFN100_TH_regVotedA_9 VDD VSS n_1734 / 
+ XNR2D1
Xsub_969_66_g115 sub_969_66_n_5 iVotedB<4> VDD VSS n_1978 / XNR2D1
Xsub_969_66_g119 sub_969_66_n_1 iVotedB<2> VDD VSS n_1980 / XNR2D1
Xsub_1006_64_g168 sub_1006_64_n_11 TH_regVotedB<9> VDD VSS n_1795 / XNR2D1
Xsub_1095_66_g115 sub_1095_66_n_5 iVotedC<4> VDD VSS n_1962 / XNR2D1
Xsub_1095_66_g119 sub_1095_66_n_1 iVotedC<2> VDD VSS n_1964 / XNR2D1
Xsub_1132_64_g168 sub_1132_64_n_11 TH_regVotedC<9> VDD VSS n_1856 / XNR2D1
Xg20220 n_807 n_1772 n_803 VDD VSS n_861 / AO21D1
Xg20221 n_807 n_1774 n_803 VDD VSS n_860 / AO21D1
Xg20313 n_791 Linear_Scan_BusyVotedB n_798 VDD VSS n_1939 / AO21D1
Xg20087 n_706 n_1835 n_682 VDD VSS n_740 / AO21D1
Xg20091 n_706 n_1833 n_682 VDD VSS n_739 / AO21D1
Xg20197 n_641 Linear_Scan_BusyVotedC n_661 VDD VSS n_1937 / AO21D1
Xg17783 n_626 n_618 n_630 VDD VSS state_nextC<0> / AO21D1
Xg17838 n_570 n_561 n_575 VDD VSS state_nextA<0> / AO21D1
Xg20605 n_464 n_1711 n_460 VDD VSS n_518 / AO21D1
Xg20606 n_464 n_1713 n_460 VDD VSS n_517 / AO21D1
Xg20700 n_447 Linear_Scan_BusyVotedA n_454 VDD VSS n_1941 / AO21D1
Xsub_846_60_g73 FE_DBTN19_iVotedA_3 sub_846_60_n_3 sub_846_60_n_5 VDD VSS 
+ n_1989 / AO21D1
Xsub_972_60_g73 FE_DBTN17_iVotedB_3 sub_972_60_n_3 sub_972_60_n_5 VDD VSS 
+ n_1973 / AO21D1
Xsub_1098_60_g73 FE_DBTN15_iVotedC_3 sub_1098_60_n_3 sub_1098_60_n_5 VDD VSS 
+ n_1957 / AO21D1
Xg20317 state_nextB<1> n_787 n_1680 VDD VSS n_799 / OAI21D1
Xg20322 n_923 BypassC n_1660 VDD VSS CMDB / OAI21D1
Xg17799 FE_OFN112_L2H_ScanStartC stateVotedC<0> stateVotedC<1> VDD VSS n_623 / 
+ OAI21D1
Xg20418 FE_OFN107_L2H_ScanStartB stateVotedB<0> stateVotedB<1> VDD VSS n_597 / 
+ OAI21D1
Xg17858 L2H_ScanStartA stateVotedA<0> stateVotedA<1> VDD VSS n_565 / OAI21D1
Xg20704 FE_OFN106_state_nextA_1 n_443 n_1677 VDD VSS n_455 / OAI21D1
Xg20709 n_924 BypassC n_1674 VDD VSS CMDA / OAI21D1
Xg19785 n_330 n_355 FE_PHN281_TH_reg_nextA_0 VDD VSS n_374 / OAI21D1
Xgt_842_56_g381 gt_842_56_n_3 gt_842_56_n_0 BLAccA<14> VDD VSS gt_842_56_n_4 / 
+ OAI21D1
Xgt_968_56_g381 gt_968_56_n_3 gt_968_56_n_0 BLAccB<14> VDD VSS gt_968_56_n_4 / 
+ OAI21D1
Xgt_1094_56_g381 gt_1094_56_n_3 gt_1094_56_n_0 BLAccC<14> VDD VSS 
+ gt_1094_56_n_4 / OAI21D1
Xsub_843_66_g117 sub_843_66_n_3 iVotedA<3> sub_843_66_n_5 VDD VSS n_1995 / 
+ OAI21D1
Xsub_843_66_g121 FE_OFN64_iVotedA_0 iVotedA<1> sub_843_66_n_1 VDD VSS n_1997 / 
+ OAI21D1
Xsub_969_66_g117 sub_969_66_n_3 iVotedB<3> sub_969_66_n_5 VDD VSS n_1979 / 
+ OAI21D1
Xsub_969_66_g121 iVotedB<0> iVotedB<1> sub_969_66_n_1 VDD VSS n_1981 / OAI21D1
Xsub_1095_66_g117 sub_1095_66_n_3 iVotedC<3> sub_1095_66_n_5 VDD VSS n_1963 / 
+ OAI21D1
Xsub_1095_66_g121 FE_OFN105_iVotedC_0 iVotedC<1> sub_1095_66_n_1 VDD VSS 
+ n_1965 / OAI21D1
Xg17299 BypassC Auto_Scan_DoneVoted VDD VSS n_901 / IND2D1
Xg20162 n_883 n_1672 VDD VSS clkEnableGlithesB / IND2D1
Xg20332 n_2001 n_1983 VDD VSS n_2020 / IND2D1
Xg20334 n_2001 n_1970 VDD VSS n_788 / IND2D1
Xg20038 n_761 n_1638 VDD VSS clkEnableGlithesC / IND2D1
Xg20242 state_nextC<1> state_nextC<0> VDD VSS n_1670 / IND2D1
Xg20243 n_2000 n_1967 VDD VSS n_2021 / IND2D1
Xg17794 n_1654 FE_PHN221_counter_clkC_5 VDD VSS n_1705 / IND2D1
Xg17796 n_1679 FE_PHN214_counter_clkC_4 VDD VSS n_1654 / IND2D1
Xg17798 n_1682 FE_PHN200_counter_clkC_3 VDD VSS n_1679 / IND2D1
Xg17804 n_1655 FE_PHN211_counter_clkC_2 VDD VSS n_1682 / IND2D1
Xg17807 stateVotedC<1> stateVotedC<0> VDD VSS n_616 / IND2D1
Xg17810 stateVotedC<2> stateVotedC<1> VDD VSS n_615 / IND2D1
Xg17348 n_1649 state_nextC<0> VDD VSS n_1952 / IND2D1
Xg17350 n_1676 state_nextC<1> VDD VSS n_1659 / IND2D1
Xg17354 state_nextC<2> state_nextC<0> VDD VSS n_1676 / IND2D1
Xg17290 BLScan_BusyC BLScan_Busy_int2C VDD VSS n_930 / IND2D1
Xg20413 n_1690 FE_PHN333_counter_clkB_5 VDD VSS n_1706 / IND2D1
Xg20415 n_1903 FE_PHN318_counter_clkB_4 VDD VSS n_1690 / IND2D1
Xg20417 n_1665 FE_PHN317_counter_clkB_3 VDD VSS n_1903 / IND2D1
Xg20423 n_1692 FE_PHN303_counter_clkB_2 VDD VSS n_1665 / IND2D1
Xg20426 stateVotedB<1> stateVotedB<0> VDD VSS n_590 / IND2D1
Xg20429 stateVotedB<2> stateVotedB<1> VDD VSS n_589 / IND2D1
Xg20436 n_1680 state_nextB<2> VDD VSS n_1968 / IND2D1
Xg17832 n_1677 state_nextA<2> VDD VSS n_1984 / IND2D1
Xg17850 n_1688 FE_PHN274_counter_clkA_5 VDD VSS n_1704 / IND2D1
Xg17853 n_1904 FE_PHN269_counter_clkA_4 VDD VSS n_1688 / IND2D1
Xg17855 n_1686 FE_PHN237_counter_clkA_3 VDD VSS n_1904 / IND2D1
Xg17859 n_1691 FE_PHN253_counter_clkA_2 VDD VSS n_1686 / IND2D1
Xg17866 stateVotedA<1> stateVotedA<0> VDD VSS n_559 / IND2D1
Xg17869 stateVotedA<2> stateVotedA<1> VDD VSS n_558 / IND2D1
Xg17871 FE_OFN133_porA RSTnB VDD VSS n_2026 / IND2D1
Xg17288 BLScan_BusyA BLScan_Busy_int2A VDD VSS n_931 / IND2D1
Xg20549 n_539 n_1671 VDD VSS clkEnableGlithesA / IND2D1
Xg20722 FE_PHN551_n_2002 n_1986 VDD VSS n_444 / IND2D1
Xg20723 FE_PHN551_n_2002 n_1999 VDD VSS n_2019 / IND2D1
Xg17289 BLScan_BusyB BLScan_Busy_int2B VDD VSS n_1669 / IND2D1
Xg19711 n_428 FE_PHN458_counter_clkA_14 VDD VSS n_431 / IND2D1
Xg19715 n_425 FE_PHN455_counter_clkA_13 VDD VSS n_428 / IND2D1
Xg19719 n_422 FE_PHN463_counter_clkA_12 VDD VSS n_425 / IND2D1
Xg19723 n_419 FE_PHN462_counter_clkA_11 VDD VSS n_422 / IND2D1
Xg19729 n_413 FE_PHN456_counter_clkA_10 VDD VSS n_419 / IND2D1
Xg19746 n_386 FE_PHN672_counter_clkA_9 VDD VSS n_413 / IND2D1
Xg19775 n_351 FE_PHN706_counter_clkA_8 VDD VSS n_386 / IND2D1
Xg19788 n_331 n_358 VDD VSS n_369 / IND2D1
Xg19798 n_352 FE_PHN239_TH_reg_nextA_8 VDD VSS n_364 / IND2D1
Xg19799 n_353 FE_PHN240_TH_reg_nextA_9 VDD VSS n_363 / IND2D1
Xg19801 n_330 n_358 VDD VSS n_361 / IND2D1
Xg19808 iVotedA<1> n_347 VDD VSS n_360 / IND2D1
Xg19854 n_1997 n_311 VDD VSS n_334 / IND2D1
Xg20731 n_360 n_1989 VDD VSS n_292 / IND2D1
Xg19377 n_283 FE_PHN480_counter_clkB_14 VDD VSS n_286 / IND2D1
Xg19381 n_280 FE_PHN481_counter_clkB_13 VDD VSS n_283 / IND2D1
Xg19386 n_277 FE_PHN475_counter_clkB_12 VDD VSS n_280 / IND2D1
Xg19390 n_273 FE_PHN473_counter_clkB_11 VDD VSS n_277 / IND2D1
Xg19396 n_267 FE_PHN474_counter_clkB_10 VDD VSS n_273 / IND2D1
Xg19408 n_248 FE_PHN479_counter_clkB_9 VDD VSS n_267 / IND2D1
Xg19435 n_204 FE_PHN478_counter_clkB_8 VDD VSS n_248 / IND2D1
Xg19486 n_195 iVotedB<0> VDD VSS n_205 / IND2D1
Xg19527 n_1981 n_169 VDD VSS n_188 / IND2D1
Xg19603 n_196 iVotedB<0> VDD VSS n_146 / IND2D1
Xg19604 iVotedB<1> n_197 VDD VSS n_145 / IND2D1
Xg19341 n_136 FE_PHN450_counter_clkC_14 VDD VSS n_139 / IND2D1
Xg19345 n_133 FE_PHN443_counter_clkC_13 VDD VSS n_136 / IND2D1
Xg19349 n_130 FE_PHN448_counter_clkC_12 VDD VSS n_133 / IND2D1
Xg19353 n_127 FE_PHN444_counter_clkC_11 VDD VSS n_130 / IND2D1
Xg19358 n_119 FE_PHN440_counter_clkC_10 VDD VSS n_127 / IND2D1
Xg20734 n_100 FE_PHN452_counter_clkC_9 VDD VSS n_119 / IND2D1
Xg20749 n_58 FE_PHN451_counter_clkC_8 VDD VSS n_100 / IND2D1
Xg20778 FE_OFN105_iVotedC_0 n_51 VDD VSS n_60 / IND2D1
Xg20804 n_1965 n_25 VDD VSS n_44 / IND2D1
Xg20815 n_0 FE_OFN105_iVotedC_0 VDD VSS n_1 / IND2D1
Xg19566 n_43 n_19 VDD VSS n_0 / IND2D1
Xgt_842_56_g380 BLAccA<15> gt_842_56_n_4 VDD VSS n_1735 / IND2D1
Xgt_1094_56_g380 BLAccC<15> gt_1094_56_n_4 VDD VSS n_1857 / IND2D1
Xsub_843_66_g116 iVotedA<4> sub_843_66_n_5 VDD VSS n_1993 / IND2D1
Xsub_843_66_g120 iVotedA<2> sub_843_66_n_1 VDD VSS sub_843_66_n_3 / IND2D1
Xsub_969_66_g116 iVotedB<4> sub_969_66_n_5 VDD VSS n_1977 / IND2D1
Xsub_969_66_g120 iVotedB<2> sub_969_66_n_1 VDD VSS sub_969_66_n_3 / IND2D1
Xsub_1095_66_g116 iVotedC<4> sub_1095_66_n_5 VDD VSS n_1961 / IND2D1
Xsub_1095_66_g120 iVotedC<2> sub_1095_66_n_1 VDD VSS sub_1095_66_n_3 / IND2D1
Xg20232 Auto_Scan_DoneVotedB n_798 n_804 VDD VSS n_1946 / OR3D1
Xg20315 TH_regTmrErrorB FE_OFN72_BL_intTmrErrorB L2H_ScanDoneB VDD VSS n_801 / 
+ OR3D1
Xg20089 FE_OFN67_Auto_Scan_DoneVotedC n_661 n_683 VDD VSS n_1943 / OR3D1
Xg20233 TH_regTmrErrorC FE_OFN73_BL_intTmrErrorC L2H_ScanDoneC VDD VSS n_645 / 
+ OR3D1
Xg17347 state_nextC<2> state_nextC<0> n_607 VDD VSS n_1953 / OR3D1
Xg20434 state_nextB<2> state_nextB<0> n_582 VDD VSS n_1969 / OR3D1
Xg20617 Auto_Scan_DoneVotedA n_454 n_461 VDD VSS n_1949 / OR3D1
Xg20711 PulGen_Done_InsttmrErrorA SAR_Scan_BusyTmrErrorA 
+ SAR_Scan_DoneTmrErrorA VDD VSS n_449 / OR3D1
Xg19850 FE_PHN457_counter_clkA_15 FE_PHN274_counter_clkA_5 n_1681 VDD VSS 
+ n_317 / OR3D1
Xg19406 FE_PHN318_counter_clkB_4 n_1903 n_257 VDD VSS n_268 / OR3D1
Xg19519 FE_PHN471_counter_clkB_15 FE_PHN333_counter_clkB_5 n_1684 VDD VSS 
+ n_171 / OR3D1
Xg20777 iVotedC<1> n_1957 n_46 VDD VSS n_61 / OR3D1
Xg20800 FE_PHN441_counter_clkC_15 FE_PHN221_counter_clkC_5 n_1651 VDD VSS n_28 
+ / OR3D1
Xlt_889_47_g83 iVotedA<2> iVotedA<1> FE_OFN64_iVotedA_0 VDD VSS lt_889_47_n_0 
+ / OR3D1
Xlt_1015_47_g83 iVotedB<2> iVotedB<1> iVotedB<0> VDD VSS lt_1015_47_n_0 / OR3D1
Xlt_1141_47_g83 iVotedC<2> iVotedC<1> FE_OFN105_iVotedC_0 VDD VSS 
+ lt_1141_47_n_0 / OR3D1
Xg19731 n_415 n_321 n_325 VDD VSS n_418 / ND3D1
Xg19752 n_392 n_385 n_327 VDD VSS n_406 / ND3D1
Xg19753 n_396 n_368 n_326 VDD VSS n_405 / ND3D1
Xg19754 n_394 n_328 n_323 VDD VSS n_404 / ND3D1
Xg19755 FE_PDN779_n_393 n_322 n_324 VDD VSS n_403 / ND3D1
Xg19421 n_249 n_175 n_183 VDD VSS n_259 / ND3D1
Xg19422 n_250 n_185 n_181 VDD VSS n_258 / ND3D1
Xg19433 n_154 n_226 FE_PDN758_FE_PHN294_TH_reg_nextB_8 VDD VSS n_246 / ND3D1
Xg19452 n_154 n_146 FE_PHN285_TH_reg_nextB_7 VDD VSS n_229 / ND3D1
Xg20735 n_106 n_98 n_34 VDD VSS n_117 / ND3D1
Xg19385 n_103 n_38 n_42 VDD VSS n_112 / ND3D1
Xg20750 n_7 n_67 FE_PHN250_TH_reg_nextC_1 VDD VSS n_96 / ND3D1
Xg19411 n_7 n_59 FE_PHN265_TH_reg_nextC_7 VDD VSS n_86 / ND3D1
Xg19414 n_7 n_1 FE_PHN255_TH_reg_nextC_3 VDD VSS n_83 / ND3D1
Xg20760 n_7 n_49 n_1957 VDD VSS n_79 / ND3D1
Xg20770 n_20 n_47 iVotedC<1> VDD VSS n_69 / ND3D1
Xlt_889_47_g82 lt_889_47_n_0 iVotedA<3> iVotedA<4> VDD VSS n_1986 / ND3D1
Xlt_1015_47_g82 lt_1015_47_n_0 iVotedB<3> iVotedB<4> VDD VSS n_1970 / ND3D1
Xlt_1141_47_g82 lt_1141_47_n_0 iVotedC<3> iVotedC<4> VDD VSS n_1954 / ND3D1
Xlt_839_47_g93 iVotedA<2> iVotedA<1> FE_OFN64_iVotedA_0 iVotedA<3> VDD VSS 
+ lt_839_47_n_0 / OA31D1
Xlt_965_47_g93 iVotedB<2> iVotedB<1> iVotedB<0> iVotedB<3> VDD VSS 
+ lt_965_47_n_0 / OA31D1
Xlt_1091_47_g93 iVotedC<2> iVotedC<1> FE_OFN105_iVotedC_0 iVotedC<3> VDD VSS 
+ lt_1091_47_n_0 / OA31D1
Xg20200 n_793 n_800 n_837 FE_OFN107_L2H_ScanStartB VDD VSS n_878 / OR4D1
Xg20277 ScanActiveB Auto_Scan_DoneTmrErrorB n_794 n_801 VDD VSS n_837 / OR4D1
Xg20316 CMD_regTmrErrorB SAR_Scan_DoneTmrErrorB BL_regTmrErrorB 
+ bl_scan_InsttmrErrorB VDD VSS n_800 / OR4D1
Xg20323 PulGen_Done_InsttmrErrorB ScanActiveTmrErrorB SAR_Scan_BusyTmrErrorB 
+ stateTmrErrorB VDD VSS n_794 / OR4D1
Xg20324 Linear_Scan_BusyTmrErrorB ministateTmrErrorB FE_OFN78_NW_regTmrErrorB 
+ iTmrErrorB VDD VSS n_793 / OR4D1
Xg20067 n_642 n_646 n_728 FE_OFN112_L2H_ScanStartC VDD VSS n_757 / OR4D1
Xg20348 ScanActiveC Auto_Scan_DoneTmrErrorC n_643 n_645 VDD VSS n_728 / OR4D1
Xg20400 ministateTmrErrorC SAR_Scan_DoneTmrErrorC iTmrErrorC 
+ bl_scan_InsttmrErrorC VDD VSS n_646 / OR4D1
Xg20235 ScanActiveTmrErrorC CMD_regTmrErrorC stateTmrErrorC BL_regTmrErrorC 
+ VDD VSS n_643 / OR4D1
Xg20236 PulGen_Done_InsttmrErrorC Linear_Scan_BusyTmrErrorC 
+ SAR_Scan_BusyTmrErrorC NW_regTmrErrorC VDD VSS n_642 / OR4D1
Xg17792 iVotedC<2> iVotedC<4> FE_DBTN15_iVotedC_3 n_2000 VDD VSS n_1650 / OR4D1
Xg17793 n_619 n_1651 n_620 n_1705 VDD VSS n_2000 / OR4D1
Xg20411 iVotedB<2> iVotedB<4> FE_DBTN17_iVotedB_3 n_2001 VDD VSS n_1661 / OR4D1
Xg20412 n_593 n_1684 n_594 n_1706 VDD VSS n_2001 / OR4D1
Xg17848 iVotedA<2> iVotedA<4> FE_DBTN19_iVotedA_3 FE_PHN551_n_2002 VDD VSS 
+ n_1678 / OR4D1
Xg17849 n_563 n_1681 n_562 n_1704 VDD VSS n_2002 / OR4D1
Xg20586 n_450 n_457 n_465 L2H_ScanStartA VDD VSS n_534 / OR4D1
Xg20693 ScanActiveA Auto_Scan_DoneTmrErrorA n_449 n_456 VDD VSS n_465 / OR4D1
Xg20702 CMD_regTmrErrorA ministateTmrErrorA iTmrErrorA BL_regTmrErrorA VDD VSS 
+ n_457 / OR4D1
Xg20703 stateTmrErrorA FE_OFN71_BL_intTmrErrorA bl_scan_InsttmrErrorA 
+ L2H_ScanDoneA VDD VSS n_456 / OR4D1
Xg20710 ScanActiveTmrErrorA Linear_Scan_BusyTmrErrorA NW_regTmrErrorA 
+ TH_regTmrErrorA VDD VSS n_450 / OR4D1
Xg19769 FE_PHN463_counter_clkA_12 FE_PHN462_counter_clkA_11 n_296 n_362 VDD 
+ VSS n_395 / OR4D1
Xg19400 FE_PHN317_counter_clkB_3 FE_PHN303_counter_clkB_2 n_168 n_257 VDD VSS 
+ n_270 / OR4D1
Xg19427 FE_PHN475_counter_clkB_12 FE_PHN473_counter_clkB_11 n_152 n_221 VDD 
+ VSS n_257 / OR4D1
Xg20744 FE_PHN448_counter_clkC_12 FE_PHN444_counter_clkC_11 n_5 n_74 VDD VSS 
+ n_108 / OR4D1
Xgt_842_56_g382 BLAccA<4> BLAccA<11> gt_842_56_n_1 gt_842_56_n_2 VDD VSS 
+ gt_842_56_n_3 / OR4D1
Xgt_842_56_g383 BLAccA<13> BLAccA<12> FE_PDN765_BLAccA_9 BLAccA<8> VDD VSS 
+ gt_842_56_n_2 / OR4D1
Xgt_842_56_g384 BLAccA<3> BLAccA<2> BLAccA<1> BLAccA<0> VDD VSS gt_842_56_n_1 
+ / OR4D1
Xgt_842_56_g385 BLAccA<10> BLAccA<7> BLAccA<6> BLAccA<5> VDD VSS gt_842_56_n_0 
+ / OR4D1
Xgt_968_56_g382 BLAccB<4> BLAccB<11> gt_968_56_n_1 gt_968_56_n_2 VDD VSS 
+ gt_968_56_n_3 / OR4D1
Xgt_968_56_g383 BLAccB<13> BLAccB<12> BLAccB<9> BLAccB<8> VDD VSS 
+ gt_968_56_n_2 / OR4D1
Xgt_968_56_g384 BLAccB<3> BLAccB<2> BLAccB<1> BLAccB<0> VDD VSS gt_968_56_n_1 
+ / OR4D1
Xgt_968_56_g385 BLAccB<10> BLAccB<7> BLAccB<6> BLAccB<5> VDD VSS gt_968_56_n_0 
+ / OR4D1
Xgt_1094_56_g382 BLAccC<4> BLAccC<11> gt_1495_83_n_0 gt_1094_56_n_2 VDD VSS 
+ gt_1094_56_n_3 / OR4D1
Xgt_1094_56_g383 BLAccC<13> BLAccC<12> BLAccC<9> BLAccC<8> VDD VSS 
+ gt_1094_56_n_2 / OR4D1
Xgt_1094_56_g385 BLAccC<10> BLAccC<7> BLAccC<6> BLAccC<5> VDD VSS 
+ gt_1094_56_n_0 / OR4D1
Xgt_1451_83_g320 gt_842_56_n_1 gt_1451_83_n_2 gt_1451_83_n_1 gt_1451_83_n_3 
+ VDD VSS n_1951 / OR4D1
Xgt_1451_83_g321 BLAccA<13> BLAccA<12> BLAccA<14> BLAccA<15> VDD VSS 
+ gt_1451_83_n_3 / OR4D1
Xgt_1451_83_g322 BLAccA<7> BLAccA<6> BLAccA<5> BLAccA<4> VDD VSS 
+ gt_1451_83_n_2 / OR4D1
Xgt_1451_83_g323 BLAccA<11> BLAccA<10> FE_PDN765_BLAccA_9 BLAccA<8> VDD VSS 
+ gt_1451_83_n_1 / OR4D1
Xgt_1473_83_g320 gt_968_56_n_1 gt_1473_83_n_2 gt_1473_83_n_1 gt_1473_83_n_3 
+ VDD VSS n_1948 / OR4D1
Xgt_1473_83_g321 BLAccB<13> BLAccB<12> BLAccB<14> BLAccB<15> VDD VSS 
+ gt_1473_83_n_3 / OR4D1
Xgt_1473_83_g322 BLAccB<7> BLAccB<6> BLAccB<5> BLAccB<4> VDD VSS 
+ gt_1473_83_n_2 / OR4D1
Xgt_1473_83_g323 BLAccB<11> BLAccB<10> BLAccB<9> BLAccB<8> VDD VSS 
+ gt_1473_83_n_1 / OR4D1
Xgt_1495_83_g320 gt_1495_83_n_0 gt_1495_83_n_2 gt_1495_83_n_1 gt_1495_83_n_3 
+ VDD VSS n_1945 / OR4D1
Xgt_1495_83_g321 BLAccC<13> BLAccC<12> BLAccC<14> BLAccC<15> VDD VSS 
+ gt_1495_83_n_3 / OR4D1
Xgt_1495_83_g322 BLAccC<7> BLAccC<6> BLAccC<5> BLAccC<4> VDD VSS 
+ gt_1495_83_n_2 / OR4D1
Xgt_1495_83_g323 BLAccC<11> BLAccC<10> BLAccC<9> BLAccC<8> VDD VSS 
+ gt_1495_83_n_1 / OR4D1
Xgt_1495_83_g324 BLAccC<3> BLAccC<2> BLAccC<1> BLAccC<0> VDD VSS 
+ gt_1495_83_n_0 / OR4D1
Xg17812 porC RSTnB VDD VSS n_2027 / IND2D2
Xg20431 porB RSTnB VDD VSS n_2025 / IND2D2
Xgt_968_56_g380 BLAccB<15> gt_968_56_n_4 VDD VSS n_1796 / IND2D2
Xadd_1748_54_g182 TH_offset<5> add_1748_54_n_8 FE_OFN23_BL_5 add_1748_54_n_11 
+ n_1898 VDD VSS / FA1D1
Xadd_1748_54_g183 TH_offset<4> add_1748_54_n_6 FE_OFN24_BL_4 add_1748_54_n_8 
+ n_1897 VDD VSS / FA1D1
Xadd_1748_54_g184 TH_offset<3> add_1748_54_n_4 FE_OFN25_BL_3 add_1748_54_n_6 
+ n_1896 VDD VSS / FA1D1
Xadd_1748_54_g185 TH_offset<2> add_1748_54_n_2 FE_OFN26_BL_2 add_1748_54_n_4 
+ n_1895 VDD VSS / FA1D1
Xadd_1748_54_g186 TH_offset<1> add_1748_54_n_0 FE_OFN27_BL_1 add_1748_54_n_2 
+ n_1894 VDD VSS / FA1D1
Xg20169 DiffAcc_preB<0> DiffAccB<0> VDD VSS n_880 / INR2D1
Xg20318 n_2020 n_1969 VDD VSS n_803 / INR2D1
Xg20320 state_nextB<1> n_1667 VDD VSS n_802 / INR2D1
Xg20046 DiffAcc_preC<0> DiffAccC<0> VDD VSS n_758 / INR2D1
Xg20387 n_2021 n_1953 VDD VSS n_682 / INR2D1
Xg17808 stateVotedC<2> stateVotedC<1> VDD VSS n_618 / INR2D1
Xg17351 n_1652 BypassB VDD VSS n_609 / INR2D1
Xg20427 stateVotedB<2> stateVotedB<1> VDD VSS n_592 / INR2D1
Xg20437 n_1666 BypassC VDD VSS n_584 / INR2D1
Xg17867 stateVotedA<2> stateVotedA<1> VDD VSS n_561 / INR2D1
Xg20555 DiffAcc_preA<0> DiffAccA<0> VDD VSS n_536 / INR2D1
Xg20705 n_2019 n_1985 VDD VSS n_460 / INR2D1
Xg20707 FE_OFN106_state_nextA_1 n_1689 VDD VSS n_458 / INR2D1
Xg19792 iVotedA<1> n_359 VDD VSS n_373 / INR2D1
Xg19827 n_336 n_1990 VDD VSS n_347 / INR2D1
Xg19830 FE_OFN64_iVotedA_0 n_333 VDD VSS n_341 / INR2D1
Xg19886 FE_OFN106_state_nextA_1 FE_OFN100_TH_regVotedA_9 VDD VSS n_307 / INR2D1
Xg19890 n_1996 n_1995 VDD VSS n_314 / INR2D1
Xg19892 n_1995 n_1996 VDD VSS n_312 / INR2D1
Xg19895 FE_PHN466_counter_clkA_6 n_1704 VDD VSS n_309 / INR2D1
Xg19457 n_214 n_2020 VDD VSS n_223 / INR2D1
Xg19497 n_190 n_1973 VDD VSS n_197 / INR2D1
Xg19555 state_nextB<1> TH_regVotedB<9> VDD VSS n_160 / INR2D1
Xg19560 n_1980 n_1979 VDD VSS n_167 / INR2D1
Xg19562 FE_PHN476_counter_clkB_6 n_1706 VDD VSS n_165 / INR2D1
Xg20758 n_73 n_2021 VDD VSS n_76 / INR2D1
Xg20785 n_18 n_43 VDD VSS n_51 / INR2D1
Xg20787 n_47 iVotedC<1> VDD VSS n_49 / INR2D1
Xg20802 n_24 n_1958 VDD VSS n_47 / INR2D1
Xg20806 state_nextC<1> TH_regVotedC<9> VDD VSS n_15 / INR2D1
Xg20810 FE_PHN446_counter_clkC_6 n_1705 VDD VSS n_22 / INR2D1
Xg19524 n_1964 n_1963 VDD VSS n_18 / INR2D1
Xg17306 BypassC L2H_ScanStartA VDD VSS n_2018 / INR2D1
Xg20817 BypassC FE_OFN107_L2H_ScanStartB VDD VSS n_2017 / INR2D1
Xg17431 BypassB FE_OFN112_L2H_ScanStartC VDD VSS n_2016 / INR2D1
Xg20285 n_805 n_2001 VDD VSS n_1708 / CKND2D2
Xg20349 n_694 n_2000 VDD VSS n_1709 / CKND2D2
Xg20670 n_462 FE_PHN551_n_2002 VDD VSS n_1707 / CKND2D2
Xg19525 n_7 n_1857 VDD VSS n_17 / CKND2D2
Xg20159 n_884 DiffAccB<12> DiffAcc_preB<13> FE_PHN454_DiffAccB_13 VDD VSS 
+ n_888 / AOI22D1
Xg20198 FE_DBTN9_n_1658 TH_regVotedC<6> FE_DBTN10_n_1657 BL_intVotedC<6> VDD 
+ VSS n_681 / AOI22D1
Xg20370 FE_DBTN8_n_1952 BL_intVotedC<6> FE_DBTN7_n_1659 TH_regVotedC<6> VDD 
+ VSS n_680 / AOI22D1
Xg20371 FE_DBTN8_n_1952 BL_intVotedC<7> FE_DBTN7_n_1659 
+ FE_PDN762_FE_PHN490_TH_regVotedC_7 VDD VSS n_679 / AOI22D1
Xg20372 FE_DBTN8_n_1952 BL_intVotedC<8> FE_DBTN7_n_1659 TH_regVotedC<8> VDD 
+ VSS n_678 / AOI22D1
Xg20373 FE_DBTN8_n_1952 BL_intVotedC<9> FE_DBTN7_n_1659 TH_regVotedC<9> VDD 
+ VSS n_677 / AOI22D1
Xg20374 FE_DBTN8_n_1952 BL_intVotedC<0> FE_DBTN7_n_1659 TH_regVotedC<0> VDD 
+ VSS n_676 / AOI22D1
Xg20375 FE_DBTN8_n_1952 BL_intVotedC<1> FE_DBTN7_n_1659 TH_regVotedC<1> VDD 
+ VSS n_675 / AOI22D1
Xg20376 FE_DBTN8_n_1952 BL_intVotedC<2> FE_DBTN7_n_1659 TH_regVotedC<2> VDD 
+ VSS n_674 / AOI22D1
Xg20377 FE_DBTN8_n_1952 BL_intVotedC<3> FE_DBTN7_n_1659 TH_regVotedC<3> VDD 
+ VSS n_673 / AOI22D1
Xg20378 FE_DBTN8_n_1952 BL_intVotedC<4> FE_DBTN7_n_1659 TH_regVotedC<4> VDD 
+ VSS n_672 / AOI22D1
Xg20379 FE_DBTN9_n_1658 FE_PHN491_TH_regVotedC_5 FE_DBTN10_n_1657 
+ BL_intVotedC<5> VDD VSS n_671 / AOI22D1
Xg20380 FE_DBTN8_n_1952 BL_intVotedC<5> FE_DBTN7_n_1659 
+ FE_PHN491_TH_regVotedC_5 VDD VSS n_670 / AOI22D1
Xg20381 FE_DBTN9_n_1658 FE_PDN762_FE_PHN490_TH_regVotedC_7 FE_DBTN10_n_1657 
+ BL_intVotedC<7> VDD VSS n_669 / AOI22D1
Xg20382 FE_DBTN9_n_1658 TH_regVotedC<8> FE_DBTN10_n_1657 BL_intVotedC<8> VDD 
+ VSS n_668 / AOI22D1
Xg20383 FE_DBTN9_n_1658 TH_regVotedC<9> FE_DBTN10_n_1657 BL_intVotedC<9> VDD 
+ VSS n_667 / AOI22D1
Xg20384 FE_DBTN9_n_1658 TH_regVotedC<0> FE_DBTN10_n_1657 BL_intVotedC<0> VDD 
+ VSS n_666 / AOI22D1
Xg20385 FE_DBTN9_n_1658 TH_regVotedC<1> FE_DBTN10_n_1657 BL_intVotedC<1> VDD 
+ VSS n_665 / AOI22D1
Xg20386 FE_DBTN9_n_1658 TH_regVotedC<2> FE_DBTN10_n_1657 BL_intVotedC<2> VDD 
+ VSS n_664 / AOI22D1
Xg20216 FE_DBTN9_n_1658 TH_regVotedC<3> FE_DBTN10_n_1657 BL_intVotedC<3> VDD 
+ VSS n_663 / AOI22D1
Xg20217 FE_DBTN9_n_1658 TH_regVotedC<4> FE_DBTN10_n_1657 BL_intVotedC<4> VDD 
+ VSS n_662 / AOI22D1
Xg20389 FE_DBTN13_ministateVoted TH_regVoted<1> FE_OFN85_ministateVoted n_1894 
+ VDD VSS n_657 / AOI22D1
Xg20392 FE_DBTN13_ministateVoted TH_regVoted<9> FE_OFN85_ministateVoted n_1902 
+ VDD VSS n_655 / AOI22D1
Xg20393 FE_DBTN13_ministateVoted TH_regVoted<8> FE_OFN85_ministateVoted n_1901 
+ VDD VSS n_654 / AOI22D1
Xg20394 FE_DBTN13_ministateVoted TH_regVoted<7> FE_OFN85_ministateVoted n_1900 
+ VDD VSS n_653 / AOI22D1
Xg20395 FE_DBTN13_ministateVoted TH_regVoted<6> FE_OFN85_ministateVoted n_1899 
+ VDD VSS n_652 / AOI22D1
Xg20396 FE_DBTN13_ministateVoted TH_regVoted<5> FE_OFN85_ministateVoted n_1898 
+ VDD VSS n_651 / AOI22D1
Xg20397 FE_DBTN13_ministateVoted TH_regVoted<4> FE_OFN85_ministateVoted n_1897 
+ VDD VSS n_650 / AOI22D1
Xg20398 FE_DBTN13_ministateVoted TH_regVoted<3> FE_OFN85_ministateVoted n_1896 
+ VDD VSS n_649 / AOI22D1
Xg20230 FE_DBTN13_ministateVoted TH_regVoted<2> FE_OFN85_ministateVoted n_1895 
+ VDD VSS n_648 / AOI22D1
Xg20401 FE_DBTN13_ministateVoted TH_regVoted<0> FE_OFN85_ministateVoted n_1893 
+ VDD VSS n_644 / AOI22D1
Xg19779 n_308 n_352 n_10116_BAR n_1733 VDD VSS n_380 / AOI22D1
Xg19789 n_329 n_340 FE_DBTN0_n_1984 n_1721 VDD VSS n_368 / AOI22D1
Xg19836 n_10116_BAR n_1732 FE_DBTN0_n_1984 n_1722 VDD VSS n_328 / AOI22D1
Xg19837 FE_OFN118_n_10118_BAR TH_regVotedA<3> n_10116_BAR n_1728 VDD VSS n_327 
+ / AOI22D1
Xg19838 FE_OFN118_n_10118_BAR TH_regVotedA<6> n_10116_BAR n_1731 VDD VSS n_326 
+ / AOI22D1
Xg19839 FE_OFN113_n_458 FE_OFN103_TH_regVotedA_0 FE_OFN118_n_10118_BAR 
+ FE_OFN103_TH_regVotedA_0 VDD VSS n_325 / AOI22D1
Xg19840 FE_OFN113_n_458 TH_regVotedA<4> FE_OFN118_n_10118_BAR TH_regVotedA<4> 
+ VDD VSS n_324 / AOI22D1
Xg19841 FE_OFN113_n_458 TH_regVotedA<7> FE_OFN118_n_10118_BAR TH_regVotedA<7> 
+ VDD VSS n_323 / AOI22D1
Xg19844 n_10116_BAR n_1729 FE_DBTN0_n_1984 n_1719 VDD VSS n_322 / AOI22D1
Xg19846 n_10116_BAR FE_OFN103_TH_regVotedA_0 FE_DBTN0_n_1984 n_1715 VDD VSS 
+ n_321 / AOI22D1
Xg19436 n_215 iVotedB<1> n_10112_BAR n_1793 VDD VSS n_244 / AOI22D1
Xg19438 n_220 iVotedB<1> n_10112_BAR n_1792 VDD VSS n_242 / AOI22D1
Xg19440 n_164 n_209 n_10112_BAR n_1788 VDD VSS n_240 / AOI22D1
Xg19441 n_164 n_207 n_10112_BAR n_1794 VDD VSS n_239 / AOI22D1
Xg19445 n_161 n_212 FE_DBTN3_n_1968 n_1778 VDD VSS n_235 / AOI22D1
Xg19447 n_161 n_210 FE_DBTN3_n_1968 n_1782 VDD VSS n_233 / AOI22D1
Xg19505 n_10112_BAR n_1790 FE_DBTN3_n_1968 n_1780 VDD VSS n_185 / AOI22D1
Xg19506 n_10112_BAR n_1791 FE_DBTN3_n_1968 n_1781 VDD VSS n_184 / AOI22D1
Xg19507 FE_OFN120_n_802 TH_regVotedB<1> FE_DBTN4_n_1693 TH_regVotedB<1> VDD 
+ VSS n_183 / AOI22D1
Xg19508 FE_OFN120_n_802 TH_regVotedB<2> FE_DBTN4_n_1693 TH_regVotedB<2> VDD 
+ VSS n_182 / AOI22D1
Xg19509 FE_OFN120_n_802 TH_regVotedB<4> FE_DBTN4_n_1693 TH_regVotedB<4> VDD 
+ VSS n_181 / AOI22D1
Xg19510 FE_OFN120_n_802 FE_PDN757_FE_PHN492_TH_regVotedB_5 FE_DBTN4_n_1693 
+ FE_PDN757_FE_PHN492_TH_regVotedB_5 VDD VSS n_180 / AOI22D1
Xg19511 FE_OFN120_n_802 TH_regVotedB<6> FE_DBTN4_n_1693 TH_regVotedB<6> VDD 
+ VSS n_179 / AOI22D1
Xg19512 FE_OFN120_n_802 TH_regVotedB<7> FE_DBTN4_n_1693 TH_regVotedB<7> VDD 
+ VSS n_178 / AOI22D1
Xg19513 FE_OFN120_n_802 TH_regVotedB<8> FE_DBTN4_n_1693 TH_regVotedB<8> VDD 
+ VSS n_177 / AOI22D1
Xg19514 n_10112_BAR FE_OFN104_TH_regVotedB_0 FE_DBTN3_n_1968 n_1776 VDD VSS 
+ n_176 / AOI22D1
Xg19515 n_10112_BAR TH_regVotedB<1> FE_DBTN3_n_1968 n_1777 VDD VSS n_175 / 
+ AOI22D1
Xg19398 n_80 FE_DBTN14_iVotedC_0 FE_DBTN9_n_1658 n_1856 VDD VSS n_98 / AOI22D1
Xg19402 n_72 FE_DBTN14_iVotedC_0 FE_DBTN9_n_1658 n_1854 VDD VSS n_95 / AOI22D1
Xg19409 n_70 FE_DBTN14_iVotedC_0 FE_DBTN9_n_1658 n_1850 VDD VSS n_88 / AOI22D1
Xg20755 n_66 FE_PHN282_TH_reg_nextC_5 n_62 FE_DBTN14_iVotedC_0 VDD VSS n_82 / 
+ AOI22D1
Xg19464 FE_DBTN7_n_1659 TH_regVotedC<6> FE_DBTN10_n_1657 TH_regVotedC<6> VDD 
+ VSS n_42 / AOI22D1
Xg19465 FE_DBTN8_n_1952 n_1840 FE_DBTN7_n_1659 TH_regVotedC<3> VDD VSS n_41 / 
+ AOI22D1
Xg19466 FE_DBTN8_n_1952 n_1844 FE_DBTN7_n_1659 FE_PHN490_TH_regVotedC_7 VDD 
+ VSS n_40 / AOI22D1
Xg20790 FE_DBTN8_n_1952 n_1839 FE_DBTN9_n_1658 n_1849 VDD VSS n_39 / AOI22D1
Xg20791 FE_DBTN8_n_1952 n_1843 FE_DBTN9_n_1658 n_1853 VDD VSS n_38 / AOI22D1
Xg20792 FE_DBTN10_n_1657 TH_regVotedC<0> FE_DBTN9_n_1658 TH_regVotedC<0> VDD 
+ VSS n_37 / AOI22D1
Xg20793 FE_DBTN10_n_1657 TH_regVotedC<4> FE_DBTN9_n_1658 n_1851 VDD VSS n_36 / 
+ AOI22D1
Xg20794 FE_DBTN10_n_1657 FE_PHN491_TH_regVotedC_5 FE_DBTN9_n_1658 n_1852 VDD 
+ VSS n_35 / AOI22D1
Xg20795 n_926 n_1846 FE_DBTN10_n_1657 TH_regVotedC<9> VDD VSS n_34 / AOI22D1
Xg20796 FE_DBTN7_n_1659 TH_regVotedC<1> FE_DBTN10_n_1657 TH_regVotedC<1> VDD 
+ VSS n_33 / AOI22D1
Xg19483 FE_DBTN7_n_1659 TH_regVotedC<2> FE_DBTN10_n_1657 TH_regVotedC<2> VDD 
+ VSS n_26 / AOI22D1
Xg20156 FE_PHN464_DiffAccB_14 DiffAcc_preB<14> n_881 n_888 
+ Linear_Scan_BusyVotedB VDD VSS n_891 / OAI221D1
Xg17842 n_559 stateVotedA<2> stateVotedA<0> n_566 n_571 VDD VSS state_nextA<1> 
+ / OAI221D1
Xg20543 FE_PHN467_DiffAccA_14 DiffAcc_preA<14> n_538 n_544 
+ Linear_Scan_BusyVotedA VDD VSS n_546 / OAI221D1
Xg20548 DiffAcc_preA<11> DiffAccA<11> DiffAccA<12> DiffAcc_preA<12> n_537 VDD 
+ VSS n_541 / OAI221D1
Xg19828 ministateVotedA n_298 n_907 L2H_ScanStartA FE_OFN98_FE_DBTN2_n_2026 
+ VDD VSS n_337 / OAI221D1
Xg19416 n_1663 n_227 n_223 n_162 n_176 VDD VSS n_263 / OAI221D1
Xg19494 ministateVotedB n_922 n_906 FE_OFN107_L2H_ScanStartB FE_DBTN6_n_2025 
+ VDD VSS n_198 / OAI221D1
Xg20736 n_1656 n_87 n_76 n_17 n_37 VDD VSS n_116 / OAI221D1
Xg19382 n_1953 n_84 n_68 n_17 n_36 VDD VSS n_114 / OAI221D1
Xg20738 n_1953 n_82 n_66 n_17 n_35 VDD VSS n_113 / OAI221D1
Xg20784 ministateVotedC n_921 n_905 FE_OFN112_L2H_ScanStartC FE_DBTN12_n_2027 
+ VDD VSS n_52 / OAI221D1
Xg19439 n_162 n_213 n_219 iVotedB<1> VDD VSS n_241 / OAI22D1
Xg19444 n_162 n_217 n_163 n_145 VDD VSS n_236 / OAI22D1
Xg19489 n_1708 n_168 FE_PHN489_n_1662 n_153 VDD VSS n_203 / OAI22D1
Xg20747 n_17 n_78 n_1676 n_15 VDD VSS n_101 / OAI22D1
Xg20751 n_17 n_60 n_71 FE_DBTN14_iVotedC_0 VDD VSS n_93 / OAI22D1
Xg20782 n_1709 n_23 FE_PHN488_n_1675 n_6 VDD VSS n_54 / OAI22D1
Xg20309 iVotedB<0> iVotedB<1> n_1661 n_1969 VDD VSS n_806 / INR4D1
Xg20369 FE_OFN105_iVotedC_0 iVotedC<1> n_1650 n_1953 VDD VSS n_695 / INR4D1
Xg17788 iVotedC<1> FE_OFN105_iVotedC_0 n_615 n_1650 VDD VSS n_628 / INR4D1
Xg20407 iVotedB<1> iVotedB<0> n_589 n_1661 VDD VSS n_602 / INR4D1
Xg17844 iVotedA<1> FE_OFN64_iVotedA_0 n_558 n_1678 VDD VSS n_572 / INR4D1
Xg20696 FE_OFN64_iVotedA_0 iVotedA<1> n_1678 n_1985 VDD VSS n_463 / INR4D1
Xg19500 n_1974 n_1973 n_1971 n_1972 VDD VSS n_193 / INR4D1
Xg20775 FE_PHN214_counter_clkC_4 FE_PHN200_counter_clkC_3 
+ FE_PHN211_counter_clkC_2 n_23 VDD VSS n_57 / INR4D1
Xg20399 n_2000 n_1954 FE_DBTN8_n_1952 VDD VSS n_647 / IND3D1
Xg17789 stateVotedC<1> stateVotedC<0> n_625 VDD VSS n_627 / IND3D1
Xg17801 stateVotedC<2> stateVotedC<0> stateVotedC<1> VDD VSS n_621 / IND3D1
Xg17805 FE_PHN450_counter_clkC_14 FE_PHN440_counter_clkC_10 n_902 VDD VSS 
+ n_1651 / IND3D1
Xg20408 stateVotedB<1> stateVotedB<0> n_599 VDD VSS n_601 / IND3D1
Xg20420 stateVotedB<2> stateVotedB<0> stateVotedB<1> VDD VSS n_595 / IND3D1
Xg20424 FE_PHN480_counter_clkB_14 FE_PHN474_counter_clkB_10 n_903 VDD VSS 
+ n_1684 / IND3D1
Xg17845 stateVotedA<1> stateVotedA<0> n_569 VDD VSS n_571 / IND3D1
Xg17856 stateVotedA<2> stateVotedA<0> stateVotedA<1> VDD VSS n_567 / IND3D1
Xg17863 FE_PHN458_counter_clkA_14 FE_PHN456_counter_clkA_10 n_904 VDD VSS 
+ n_1681 / IND3D1
Xg19794 n_1989 iVotedA<1> n_347 VDD VSS n_371 / IND3D1
Xg19809 n_1989 n_1990 n_336 VDD VSS n_359 / IND3D1
Xg19391 n_274 n_268 n_1667 VDD VSS n_276 / IND3D1
Xg19449 n_212 FE_PHN268_TH_reg_nextB_2 n_154 VDD VSS n_231 / IND3D1
Xg19450 n_218 FE_PHN252_TH_reg_nextB_5 n_154 VDD VSS n_230 / IND3D1
Xg19459 n_1980 n_1979 n_192 VDD VSS n_226 / IND3D1
Xg19460 n_1980 n_1979 n_191 VDD VSS n_225 / IND3D1
Xg19485 iVotedB<1> n_1973 n_190 VDD VSS n_206 / IND3D1
Xg20732 n_210 n_154 FE_PHN266_TH_reg_nextB_6 VDD VSS n_147 / IND3D1
Xg20756 n_63 FE_PHN246_TH_reg_nextC_2 n_7 VDD VSS n_81 / IND3D1
Xg20761 n_1964 n_1963 n_48 VDD VSS n_78 / IND3D1
Xg20762 n_1964 n_1963 n_50 VDD VSS n_77 / IND3D1
Xg20769 n_46 iVotedC<1> n_20 VDD VSS n_71 / IND3D1
Xg20183 n_848 n_1663 n_1664 FE_OFN114_n_583 VDD VSS n_1700 / IND4D1
Xg20568 n_505 n_1685 n_1689 n_564 VDD VSS n_1703 / IND4D1
Xg19736 n_402 n_1685 n_1689 n_1687 VDD VSS n_416 / IND4D1
Xg19800 n_317 FE_PHN466_counter_clkA_6 FE_PHN465_counter_clkA_7 
+ FE_PHN706_counter_clkA_8 VDD VSS n_362 / IND4D1
Xg19461 n_171 FE_PHN476_counter_clkB_6 FE_PHN477_counter_clkB_7 
+ FE_PHN478_counter_clkB_8 VDD VSS n_221 / IND4D1
Xg20763 n_28 FE_PHN446_counter_clkC_6 FE_PHN447_counter_clkC_7 
+ FE_PHN451_counter_clkC_8 VDD VSS n_74 / IND4D1
Xg19771 n_308 n_353 n_292 FE_OFN64_iVotedA_0 VDD VSS n_388 / MAOI22D1
Xg19773 FE_DBTN0_n_1984 n_1718 n_371 FE_OFN64_iVotedA_0 VDD VSS n_385 / 
+ MAOI22D1
Xg19434 FE_DBTN3_n_1968 n_1784 n_162 n_226 VDD VSS n_245 / MAOI22D1
Xg19437 n_161 n_218 n_216 iVotedB<1> VDD VSS n_243 / MAOI22D1
Xg19446 FE_DBTN3_n_1968 n_1779 n_162 n_205 VDD VSS n_234 / MAOI22D1
Xg19448 FE_DBTN3_n_1968 n_1783 n_162 n_146 VDD VSS n_232 / MAOI22D1
Xg19454 n_214 FE_PHN283_TH_reg_nextB_0 n_145 FE_DBTN16_iVotedB_0 VDD VSS n_227 
+ / MAOI22D1
Xg20746 FE_DBTN9_n_1658 n_1855 n_17 n_77 VDD VSS n_102 / MAOI22D1
Xg19403 n_16 n_63 n_69 FE_DBTN14_iVotedC_0 VDD VSS n_94 / MAOI22D1
Xg20753 FE_DBTN9_n_1658 TH_regVotedC<1> n_17 n_67 VDD VSS n_91 / MAOI22D1
Xg19407 FE_DBTN10_n_1657 TH_regVotedC<3> n_17 n_1 VDD VSS n_90 / MAOI22D1
Xg20754 FE_DBTN10_n_1657 FE_PHN490_TH_regVotedC_7 n_17 n_59 VDD VSS n_89 / 
+ MAOI22D1
Xg19413 n_68 FE_PHN286_TH_reg_nextC_4 n_61 FE_DBTN14_iVotedC_0 VDD VSS n_84 / 
+ MAOI22D1
Xg20026 n_776 n_770 n_759 n_768 n_764 VDD VSS n_777 / AOI32D1
Xg20034 n_762 DiffAcc_preC<12> FE_PHN470_DiffAccC_12 DiffAcc_preC<13> 
+ FE_PHN460_DiffAccC_13 VDD VSS n_769 / AOI32D1
Xg20545 n_537 DiffAcc_preA<12> DiffAccA<12> DiffAcc_preA<13> 
+ FE_PDN771_FE_PHN468_DiffAccA_13 VDD VSS n_544 / AOI32D1
Xg20752 n_20 n_49 FE_DBTN14_iVotedC_0 FE_DBTN8_n_1952 FE_PHN699_n_1838 VDD VSS 
+ n_92 / AOI32D1
Xg19410 n_49 n_13 FE_OFN105_iVotedC_0 n_73 FE_PHN287_TH_reg_nextC_0 VDD VSS 
+ n_87 / AOI32D1
Xg20163 DiffAccB<11> DiffAcc_preB<11> DiffAcc_preB<10> DiffAccB<10> VDD VSS 
+ n_885 / MOAI22D1
Xg20039 DiffAccC<8> DiffAcc_preC<8> DiffAcc_preC<9> DiffAccC<9> VDD VSS n_765 
+ / MOAI22D1
Xg20040 FE_PHN472_DiffAccC_11 DiffAcc_preC<11> DiffAcc_preC<10> DiffAccC<10> 
+ VDD VSS n_764 / MOAI22D1
Xg19770 n_292 FE_DBTN18_iVotedA_0 FE_DBTN0_n_1984 n_1723 VDD VSS n_389 / 
+ MOAI22D1
Xg19772 n_371 FE_DBTN18_iVotedA_0 FE_DBTN0_n_1984 n_1717 VDD VSS n_387 / 
+ MOAI22D1
Xg19822 n_1689 n_307 n_10116_BAR n_1734 VDD VSS n_346 / MOAI22D1
Xg19824 n_1683 n_297 n_299 n_315 VDD VSS n_344 / MOAI22D1
Xg19442 n_163 n_208 n_10112_BAR n_1789 VDD VSS n_238 / MOAI22D1
Xg19443 n_163 n_206 n_10112_BAR n_1795 VDD VSS n_237 / MOAI22D1
Xg20748 n_79 FE_DBTN14_iVotedC_0 FE_DBTN7_n_1659 TH_regVotedC<8> VDD VSS n_97 
+ / MOAI22D1
Xg19430 n_154 n_213 FE_PHN249_TH_reg_nextB_4 n_241 VDD VSS n_250 / AOI31D1
Xg19431 n_154 n_217 FE_PHN280_TH_reg_nextB_1 n_236 VDD VSS n_249 / AOI31D1
Xg20742 n_7 n_78 FE_PHN259_TH_reg_nextC_9 n_101 VDD VSS n_106 / AOI31D1
Xg20745 n_7 n_60 FE_PHN276_TH_reg_nextC_6 n_93 VDD VSS n_103 / AOI31D1
Xg17797 iVotedC<3> iVotedC<4> n_617 FE_OFN105_iVotedC_0 VDD VSS n_624 / ND4D1
Xg20416 iVotedB<3> iVotedB<4> n_591 iVotedB<0> VDD VSS n_598 / ND4D1
Xg17854 iVotedA<3> iVotedA<4> n_560 FE_OFN64_iVotedA_0 VDD VSS n_568 / ND4D1
Xg19415 n_239 n_245 n_177 n_246 VDD VSS n_264 / ND4D1
Xg19418 n_242 n_233 n_179 n_147 VDD VSS n_262 / ND4D1
Xg19419 n_243 n_184 n_180 n_230 VDD VSS n_261 / ND4D1
Xg19420 n_244 n_232 n_178 n_229 VDD VSS n_260 / ND4D1
Xg19425 n_240 n_235 n_182 n_231 VDD VSS n_254 / ND4D1
Xg20739 n_95 n_89 n_40 n_86 VDD VSS n_111 / ND4D1
Xg19387 n_88 n_90 n_41 n_83 VDD VSS n_110 / ND4D1
Xg20740 n_94 n_39 n_26 n_81 VDD VSS n_109 / ND4D1
Xg20743 n_92 n_91 n_33 n_96 VDD VSS n_105 / ND4D1
Xg20024 n_770 n_765 DiffAcc_preC<14> FE_PHN439_DiffAccC_14 n_778 VDD VSS n_779 
+ / AOI221D1
Xg19743 n_332 n_338 n_308 n_2019 n_401 VDD VSS n_415 / AOI221D1
Xg19759 FE_OFN113_n_458 FE_OFN101_TH_regVotedA_8 FE_OFN118_n_10118_BAR 
+ FE_OFN101_TH_regVotedA_8 n_389 VDD VSS n_400 / AOI221D1
Xg19761 FE_OFN118_n_10118_BAR TH_regVotedA<2> n_10116_BAR n_1727 n_387 VDD VSS 
+ n_398 / AOI221D1
Xg19763 n_373 FE_OFN64_iVotedA_0 FE_OFN113_n_458 TH_regVotedA<6> n_378 VDD VSS 
+ n_396 / AOI221D1
Xg19764 n_329 n_341 n_373 FE_DBTN18_iVotedA_0 n_377 VDD VSS n_394 / AOI221D1
Xg19765 n_329 n_338 n_372 FE_OFN64_iVotedA_0 n_379 VDD VSS n_393 / AOI221D1
Xg19766 n_332 n_341 FE_OFN113_n_458 TH_regVotedA<3> n_375 VDD VSS n_392 / 
+ AOI221D1
Xg19767 n_332 n_340 FE_OFN113_n_458 TH_regVotedA<2> n_376 VDD VSS n_391 / 
+ AOI221D1
Xg19776 FE_OFN118_n_10118_BAR TH_regVotedA<5> n_10116_BAR n_1730 n_366 VDD VSS 
+ n_383 / AOI221D1
Xg19777 FE_OFN118_n_10118_BAR FE_OFN102_TH_regVotedA_1 n_10116_BAR 
+ FE_OFN102_TH_regVotedA_1 n_367 VDD VSS n_382 / AOI221D1
Xg19807 FE_OFN118_n_10118_BAR FE_OFN100_TH_regVotedA_9 n_304 n_1724 n_346 VDD 
+ VSS n_354 / AOI221D1
Xg19428 FE_DBTN4_n_1693 TH_regVotedB<9> n_159 n_1785 n_237 VDD VSS n_252 / 
+ AOI221D1
Xg19429 FE_OFN120_n_802 TH_regVotedB<3> FE_DBTN4_n_1693 TH_regVotedB<3> n_238 
+ VDD VSS n_251 / AOI221D1
Xg20741 FE_DBTN8_n_1952 n_1845 FE_DBTN10_n_1657 TH_regVotedC<8> n_97 VDD VSS 
+ n_107 / AOI221D1
Xg20266 n_788 n_1968 n_1667 n_1666 VDD VSS n_848 / OAI211D1
Xg20025 n_763 n_769 n_777 Linear_Scan_BusyVotedC VDD VSS n_778 / OAI211D1
Xg20651 n_444 n_1984 n_459 n_1687 VDD VSS n_505 / OAI211D1
Xg19747 n_364 n_1985 n_400 n_380 VDD VSS n_411 / OAI211D1
Xg19749 n_363 n_1985 n_388 n_354 VDD VSS n_409 / OAI211D1
Xg19394 n_151 n_270 n_1664 n_1666 VDD VSS n_274 / OAI211D1
Xg19424 n_224 n_1969 n_251 n_234 VDD VSS n_255 / OAI211D1
Xg19378 n_85 n_1953 n_107 n_102 VDD VSS n_118 / OAI211D1
Xg17779 FE_PHN284_Auto_Scan_Done_nextC BypassB n_2027 VDD VSS n_632 / INR3D1
Xg17777 FE_PHN267_Auto_Scan_Done_nextB BypassC n_2025 VDD VSS n_605 / INR3D1
Xg17828 FE_PHN432_ScanActive_nextA BypassC n_2026 VDD VSS n_579 / INR3D1
Xg17836 n_1687 BypassC n_2026 VDD VSS n_576 / INR3D1
Xg20730 FE_OFN118_n_10118_BAR n_2026 BypassC VDD VSS n_438 / INR3D1
Xg19369 n_21 n_108 n_1653 VDD VSS n_122 / INR3D1
Xg20161 DiffAccB<11> DiffAcc_preB<11> n_863 DiffAcc_preB<12> n_881 VDD VSS 
+ n_886 / AO221D1
Xg20219 n_10112_BAR TH_regVotedB<8> FE_DBTN4_n_1693 BL_intVotedB<8> n_850 VDD 
+ VSS n_862 / AO221D1
Xg20222 n_10112_BAR FE_OFN104_TH_regVotedB_0 FE_DBTN4_n_1693 BL_intVotedB<0> 
+ n_847 VDD VSS n_859 / AO221D1
Xg20223 n_10112_BAR TH_regVotedB<1> FE_DBTN4_n_1693 BL_intVotedB<1> n_846 VDD 
+ VSS n_858 / AO221D1
Xg20224 n_10112_BAR TH_regVotedB<2> FE_DBTN4_n_1693 BL_intVotedB<2> n_845 VDD 
+ VSS n_857 / AO221D1
Xg20225 n_10112_BAR TH_regVotedB<3> FE_DBTN4_n_1693 BL_intVotedB<3> n_844 VDD 
+ VSS n_856 / AO221D1
Xg20226 n_10112_BAR TH_regVotedB<4> FE_DBTN4_n_1693 BL_intVotedB<4> n_843 VDD 
+ VSS n_855 / AO221D1
Xg20227 n_10112_BAR FE_PDN757_FE_PHN492_TH_regVotedB_5 FE_DBTN4_n_1693 
+ BL_intVotedB<5> n_842 VDD VSS n_854 / AO221D1
Xg20228 n_10112_BAR TH_regVotedB<6> FE_DBTN4_n_1693 BL_intVotedB<6> n_841 VDD 
+ VSS n_853 / AO221D1
Xg20229 n_10112_BAR TH_regVotedB<7> FE_DBTN4_n_1693 BL_intVotedB<7> n_840 VDD 
+ VSS n_852 / AO221D1
Xg20231 n_10112_BAR TH_regVotedB<9> FE_DBTN4_n_1693 BL_intVotedB<9> n_838 VDD 
+ VSS n_851 / AO221D1
Xg20604 n_10116_BAR FE_OFN101_TH_regVotedA_8 FE_DBTN0_n_1984 BL_intVotedA<8> 
+ n_507 VDD VSS n_519 / AO221D1
Xg20607 n_10116_BAR FE_OFN103_TH_regVotedA_0 FE_DBTN0_n_1984 BL_intVotedA<0> 
+ n_504 VDD VSS n_516 / AO221D1
Xg20608 n_10116_BAR FE_OFN102_TH_regVotedA_1 FE_DBTN0_n_1984 BL_intVotedA<1> 
+ n_503 VDD VSS n_515 / AO221D1
Xg20609 n_10116_BAR TH_regVotedA<2> FE_DBTN0_n_1984 BL_intVotedA<2> n_502 VDD 
+ VSS n_514 / AO221D1
Xg20610 n_10116_BAR TH_regVotedA<3> FE_DBTN0_n_1984 BL_intVotedA<3> n_501 VDD 
+ VSS n_513 / AO221D1
Xg20611 n_10116_BAR TH_regVotedA<4> FE_DBTN0_n_1984 BL_intVotedA<4> n_500 VDD 
+ VSS n_512 / AO221D1
Xg20612 n_10116_BAR TH_regVotedA<5> FE_DBTN0_n_1984 BL_intVotedA<5> n_499 VDD 
+ VSS n_511 / AO221D1
Xg20613 n_10116_BAR TH_regVotedA<6> FE_DBTN0_n_1984 BL_intVotedA<6> n_498 VDD 
+ VSS n_510 / AO221D1
Xg20614 n_10116_BAR TH_regVotedA<7> FE_DBTN0_n_1984 BL_intVotedA<7> n_497 VDD 
+ VSS n_509 / AO221D1
Xg20616 n_10116_BAR FE_OFN100_TH_regVotedA_9 FE_DBTN0_n_1984 BL_intVotedA<9> 
+ n_495 VDD VSS n_508 / AO221D1
Xg19405 FE_OFN120_n_802 FE_OFN104_TH_regVotedB_0 FE_DBTN4_n_1693 
+ FE_OFN104_TH_regVotedB_0 n_263 VDD VSS n_265 / AO221D1
Xg19366 FE_DBTN8_n_1952 n_1841 FE_DBTN7_n_1659 TH_regVotedC<4> n_114 VDD VSS 
+ n_125 / AO221D1
Xg19367 FE_DBTN8_n_1952 n_1837 FE_DBTN7_n_1659 TH_regVotedC<0> n_116 VDD VSS 
+ n_124 / AO221D1
Xg19368 FE_DBTN8_n_1952 n_1842 FE_DBTN7_n_1659 FE_PHN491_TH_regVotedC_5 n_113 
+ VDD VSS n_123 / AO221D1
XBL_int_nextB_reg[0] FE_OFN115_n_583 CTS_25 FE_PHN589_n_859 BL_int_nextB<0> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[1] FE_OFN115_n_583 CTS_25 FE_PHN529_n_858 BL_int_nextB<1> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[2] FE_OFN115_n_583 CTS_25 FE_PHN550_n_857 BL_int_nextB<2> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[3] FE_OFN115_n_583 CTS_25 FE_PHN540_n_856 BL_int_nextB<3> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[4] FE_OFN115_n_583 CTS_25 FE_PHN559_n_855 BL_int_nextB<4> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[5] FE_OFN115_n_583 CTS_25 FE_PHN616_n_854 BL_int_nextB<5> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[6] FE_OFN115_n_583 CTS_25 FE_PHN556_n_853 BL_int_nextB<6> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[7] FE_OFN115_n_583 CTS_25 FE_PHN610_n_852 BL_int_nextB<7> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[8] FE_OFN115_n_583 CTS_25 FE_PHN554_n_862 BL_int_nextB<8> 
+ VDD VSS / DFKCNQD1
XBL_int_nextB_reg[9] FE_OFN115_n_583 CTS_25 FE_PHN542_n_851 BL_int_nextB<9> 
+ VDD VSS / DFKCNQD1
Xi_nextB_reg[0] FE_OFN114_n_583 rc_gclk_9342 n_780 i_nextB<0> VDD VSS / 
+ DFKCNQD1
Xi_nextB_reg[1] FE_OFN114_n_583 rc_gclk_9342 n_861 i_nextB<1> VDD VSS / 
+ DFKCNQD1
Xi_nextB_reg[2] FE_OFN114_n_583 rc_gclk_9342 n_849 i_nextB<2> VDD VSS / 
+ DFKCNQD1
Xi_nextB_reg[3] FE_OFN114_n_583 rc_gclk_9342 n_860 i_nextB<3> VDD VSS / 
+ DFKCNQD1
Xi_nextB_reg[4] FE_OFN114_n_583 rc_gclk_9342 n_839 i_nextB<4> VDD VSS / 
+ DFKCNQD1
XBL_int_nextC_reg[0] FE_OFN124_n_608 CTS_19 FE_PHN654_n_701 BL_int_nextC<0> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[1] FE_OFN124_n_608 CTS_19 FE_PHN664_n_700 BL_int_nextC<1> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[2] FE_OFN124_n_608 CTS_19 FE_PHN658_n_705 BL_int_nextC<2> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[3] FE_OFN124_n_608 CTS_19 FE_PHN657_n_698 BL_int_nextC<3> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[4] FE_OFN124_n_608 CTS_19 FE_PHN655_n_697 BL_int_nextC<4> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[5] FE_OFN124_n_608 CTS_19 FE_PHN650_n_696 BL_int_nextC<5> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[6] FE_OFN124_n_608 CTS_19 FE_PHN661_n_699 BL_int_nextC<6> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[7] FE_OFN124_n_608 CTS_19 FE_PHN659_n_704 BL_int_nextC<7> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[8] FE_OFN124_n_608 CTS_19 FE_PHN662_n_703 BL_int_nextC<8> 
+ VDD VSS / DFKCNQD1
XBL_int_nextC_reg[9] FE_OFN124_n_608 CTS_19 FE_PHN670_n_702 BL_int_nextC<9> 
+ VDD VSS / DFKCNQD1
Xi_nextC_reg[0] FE_OFN123_n_608 rc_gclk_9358 n_741 i_nextC<0> VDD VSS / 
+ DFKCNQD1
Xi_nextC_reg[1] FE_OFN123_n_608 rc_gclk_9358 n_739 i_nextC<1> VDD VSS / 
+ DFKCNQD1
Xi_nextC_reg[2] FE_OFN123_n_608 rc_gclk_9358 n_737 i_nextC<2> VDD VSS / 
+ DFKCNQD1
Xi_nextC_reg[3] FE_OFN123_n_608 rc_gclk_9358 n_740 i_nextC<3> VDD VSS / 
+ DFKCNQD1
Xi_nextC_reg[4] FE_OFN123_n_608 rc_gclk_9358 n_736 i_nextC<4> VDD VSS / 
+ DFKCNQD1
XSAR_Scan_DoneC_reg FE_OFN123_n_608 CTS_19 FE_PHN402_SAR_Scan_Done_nextC 
+ SAR_Scan_DoneC VDD VSS / DFKCNQD1
XLinear_Scan_BusyC_reg FE_OFN123_n_608 CTS_19 FE_PHN376_Linear_Scan_Busy_nextC 
+ Linear_Scan_BusyC VDD VSS / DFKCNQD1
XScanActiveC_reg FE_DBTN12_n_2027 CTS_19 FE_PHN429_n_613 ScanActiveC VDD VSS / 
+ DFKCNQD1
XSAR_Scan_BusyC_reg FE_OFN123_n_608 CTS_19 FE_PHN379_SAR_Scan_Busy_nextC 
+ SAR_Scan_BusyC VDD VSS / DFKCNQD1
XSAR_Scan_Done_nextC_reg FE_OFN123_n_608 CTS_19 n_612 SAR_Scan_Done_nextC VDD 
+ VSS / DFKCNQD1
XLinear_Scan_Busy_nextC_reg FE_OFN123_n_608 CTS_19 FE_DBTN8_n_1952 
+ Linear_Scan_Busy_nextC VDD VSS / DFKCNQD1
XSAR_Scan_Busy_nextC_reg FE_OFN123_n_608 CTS_19 n_7 SAR_Scan_Busy_nextC VDD 
+ VSS / DFKCNQD1
XCMD_regC_reg FE_OFN123_n_608 CTS_19 FE_PHN423_CMD_reg_nextC CMD_regC VDD VSS 
+ / DFKCNQD1
XBLScan_Busy_int2C_reg FE_DBTN12_n_2027 CTS_19 FE_PHN399_BLScan_Busy_int1C 
+ BLScan_Busy_int2C VDD VSS / DFKCNQD1
XBLScan_Busy_int1C_reg FE_DBTN12_n_2027 CTS_19 BLScan_BusyC BLScan_Busy_int1C 
+ VDD VSS / DFKCNQD1
XLinear_Scan_BusyB_reg FE_OFN114_n_583 CTS_25 FE_PHN419_Linear_Scan_Busy_nextB 
+ Linear_Scan_BusyB VDD VSS / DFKCNQD1
XScanActiveB_reg FE_DBTN6_n_2025 CTS_25 FE_PHN428_n_587 ScanActiveB VDD VSS / 
+ DFKCNQD1
XSAR_Scan_BusyB_reg FE_OFN114_n_583 CTS_25 FE_PHN363_SAR_Scan_Busy_nextB 
+ SAR_Scan_BusyB VDD VSS / DFKCNQD1
XLinear_Scan_Busy_nextB_reg FE_OFN114_n_583 CTS_25 FE_DBTN3_n_1968 
+ Linear_Scan_Busy_nextB VDD VSS / DFKCNQD1
XSAR_Scan_Busy_nextB_reg FE_OFN114_n_583 CTS_25 n_154 SAR_Scan_Busy_nextB VDD 
+ VSS / DFKCNQD1
XCMD_regB_reg n_583 CTS_25 FE_PHN389_CMD_reg_nextB CMD_regB VDD VSS / DFKCNQD1
XLinear_Scan_BusyA_reg FE_OFN109_n_564 CTS_23 FE_PHN395_Linear_Scan_Busy_nextA 
+ Linear_Scan_BusyA VDD VSS / DFKCNQD1
XSAR_Scan_BusyA_reg FE_OFN109_n_564 CTS_23 FE_PHN392_SAR_Scan_Busy_nextA 
+ SAR_Scan_BusyA VDD VSS / DFKCNQD1
XLinear_Scan_Busy_nextA_reg FE_OFN109_n_564 CTS_23 FE_DBTN0_n_1984 
+ Linear_Scan_Busy_nextA VDD VSS / DFKCNQD1
XSAR_Scan_Busy_nextA_reg FE_OFN109_n_564 CTS_23 n_577 SAR_Scan_Busy_nextA VDD 
+ VSS / DFKCNQD1
XCMD_regA_reg n_564 CTS_23 FE_PHN408_CMD_reg_nextA CMD_regA VDD VSS / DFKCNQD1
XBLScan_Busy_int2A_reg FE_OFN98_FE_DBTN2_n_2026 CTS_23 
+ FE_PHN393_BLScan_Busy_int1A BLScan_Busy_int2A VDD VSS / DFKCNQD1
XBLScan_Busy_int1A_reg FE_OFN98_FE_DBTN2_n_2026 CTS_23 BLScan_BusyA 
+ BLScan_Busy_int1A VDD VSS / DFKCNQD1
XBL_int_nextA_reg[0] FE_OFN109_n_564 CTS_23 FE_PHN669_n_516 BL_int_nextA<0> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[1] FE_OFN109_n_564 CTS_23 FE_PHN656_n_515 BL_int_nextA<1> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[2] FE_OFN109_n_564 CTS_23 FE_PHN652_n_514 BL_int_nextA<2> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[3] FE_OFN109_n_564 CTS_23 FE_PHN649_n_513 BL_int_nextA<3> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[4] FE_OFN109_n_564 CTS_23 FE_PHN653_n_512 BL_int_nextA<4> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[5] FE_OFN109_n_564 CTS_23 FE_PHN646_n_511 BL_int_nextA<5> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[6] FE_OFN109_n_564 CTS_23 FE_PHN647_n_510 BL_int_nextA<6> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[7] FE_OFN109_n_564 CTS_23 FE_PHN648_n_509 BL_int_nextA<7> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[8] FE_OFN109_n_564 CTS_23 FE_PHN644_n_519 BL_int_nextA<8> 
+ VDD VSS / DFKCNQD1
XBL_int_nextA_reg[9] FE_OFN109_n_564 CTS_23 FE_PHN666_n_508 BL_int_nextA<9> 
+ VDD VSS / DFKCNQD1
Xi_nextA_reg[0] FE_OFN109_n_564 rc_gclk_9326 n_439 i_nextA<0> VDD VSS / 
+ DFKCNQD1
Xi_nextA_reg[1] FE_OFN109_n_564 rc_gclk_9326 n_518 i_nextA<1> VDD VSS / 
+ DFKCNQD1
Xi_nextA_reg[2] FE_OFN109_n_564 rc_gclk_9326 n_496 i_nextA<2> VDD VSS / 
+ DFKCNQD1
Xi_nextA_reg[3] FE_OFN109_n_564 rc_gclk_9326 n_517 i_nextA<3> VDD VSS / 
+ DFKCNQD1
Xi_nextA_reg[4] FE_OFN109_n_564 rc_gclk_9326 n_506 i_nextA<4> VDD VSS / 
+ DFKCNQD1
XBLScan_Busy_int2B_reg FE_DBTN6_n_2025 CTS_25 FE_PHN382_BLScan_Busy_int1B 
+ BLScan_Busy_int2B VDD VSS / DFKCNQD1
XBLScan_Busy_int1B_reg FE_DBTN6_n_2025 CTS_25 BLScan_BusyB BLScan_Busy_int1B 
+ VDD VSS / DFKCNQD1
XAuto_Scan_DoneA_reg FE_OFN98_FE_DBTN2_n_2026 CTS_23 n_305 Auto_Scan_DoneA VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[0] FE_OFN109_n_564 CTS_23 FE_PHN396_BL_int_nextA_0 BL_intA<0> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[1] FE_OFN109_n_564 CTS_23 FE_PHN405_BL_int_nextA_1 BL_intA<1> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[2] FE_OFN109_n_564 CTS_23 FE_PHN385_BL_int_nextA_2 BL_intA<2> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[3] FE_OFN109_n_564 CTS_23 FE_PHN384_BL_int_nextA_3 BL_intA<3> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[4] FE_OFN109_n_564 CTS_23 FE_PHN390_BL_int_nextA_4 BL_intA<4> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[5] FE_OFN109_n_564 CTS_23 FE_PHN386_BL_int_nextA_5 BL_intA<5> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[6] FE_OFN109_n_564 CTS_23 FE_PHN375_BL_int_nextA_6 BL_intA<6> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[7] FE_OFN109_n_564 CTS_23 FE_PHN378_BL_int_nextA_7 BL_intA<7> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[8] FE_OFN109_n_564 CTS_23 FE_PHN391_BL_int_nextA_8 BL_intA<8> VDD 
+ VSS / DFKCNQD1
XBL_intA_reg[9] FE_OFN109_n_564 CTS_23 FE_PHN388_BL_int_nextA_9 BL_intA<9> VDD 
+ VSS / DFKCNQD1
XSAR_Scan_DoneA_reg FE_OFN109_n_564 CTS_23 FE_PHN421_SAR_Scan_Done_nextA 
+ SAR_Scan_DoneA VDD VSS / DFKCNQD1
XTH_regA_reg[0] FE_OFN109_n_564 CTS_23 FE_PHN281_TH_reg_nextA_0 TH_regA<0> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[1] FE_OFN109_n_564 CTS_23 FE_PHN242_TH_reg_nextA_1 TH_regA<1> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[2] FE_OFN109_n_564 CTS_23 FE_PHN258_TH_reg_nextA_2 TH_regA<2> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[3] FE_OFN109_n_564 CTS_23 FE_PHN273_TH_reg_nextA_3 TH_regA<3> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[4] FE_OFN109_n_564 CTS_23 FE_PHN289_TH_reg_nextA_4 TH_regA<4> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[5] FE_OFN109_n_564 CTS_23 FE_PHN243_TH_reg_nextA_5 TH_regA<5> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[6] FE_OFN109_n_564 CTS_23 FE_PHN272_TH_reg_nextA_6 TH_regA<6> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[7] FE_OFN109_n_564 CTS_23 FE_PHN270_TH_reg_nextA_7 TH_regA<7> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[8] FE_OFN109_n_564 CTS_23 FE_PHN239_TH_reg_nextA_8 TH_regA<8> VDD 
+ VSS / DFKCNQD1
XTH_regA_reg[9] FE_OFN109_n_564 CTS_23 FE_PHN240_TH_reg_nextA_9 TH_regA<9> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextA_reg[0] FE_OFN109_n_564 rc_gclk_9326 n_418 TH_reg_nextA<0> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextA_reg[1] FE_OFN109_n_564 rc_gclk_9323 n_410 TH_reg_nextA<1> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextA_reg[2] FE_OFN109_n_564 rc_gclk_9323 n_407 TH_reg_nextA<2> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextA_reg[3] FE_OFN109_n_564 rc_gclk_9323 n_406 TH_reg_nextA<3> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextA_reg[4] FE_OFN109_n_564 rc_gclk_9323 n_403 TH_reg_nextA<4> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextA_reg[5] FE_OFN109_n_564 rc_gclk_9323 FE_PHN640_n_408 
+ TH_reg_nextA<5> VDD VSS / DFKCNQD1
XTH_reg_nextA_reg[6] FE_OFN109_n_564 rc_gclk_9323 FE_PHN665_n_405 
+ TH_reg_nextA<6> VDD VSS / DFKCNQD1
XTH_reg_nextA_reg[7] FE_OFN109_n_564 rc_gclk_9323 FE_PHN663_n_404 
+ TH_reg_nextA<7> VDD VSS / DFKCNQD1
XTH_reg_nextA_reg[8] FE_OFN109_n_564 rc_gclk_9323 FE_PHN633_n_411 
+ TH_reg_nextA<8> VDD VSS / DFKCNQD1
XTH_reg_nextA_reg[9] FE_OFN109_n_564 rc_gclk_9323 FE_PHN637_n_409 
+ TH_reg_nextA<9> VDD VSS / DFKCNQD1
Xcounter_clkA_reg[0] FE_DBTN2_n_2026 CTS_23 n_303 counter_clkA<0> VDD VSS / 
+ DFKCNQD1
Xcounter_clkA_reg[1] FE_DBTN2_n_2026 rc_gclk_9332 n_344 counter_clkA<1> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[2] FE_DBTN2_n_2026 rc_gclk_9332 FE_PHN636_n_343 
+ counter_clkA<2> VDD VSS / DFKCNQD1
Xcounter_clkA_reg[3] FE_DBTN2_n_2026 rc_gclk_9332 n_342 counter_clkA<3> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[4] FE_DBTN2_n_2026 rc_gclk_9332 n_348 counter_clkA<4> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[5] FE_DBTN2_n_2026 rc_gclk_9332 n_345 counter_clkA<5> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[6] FE_DBTN2_n_2026 rc_gclk_9332 n_349 counter_clkA<6> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[7] FE_DBTN2_n_2026 rc_gclk_9332 n_384 counter_clkA<7> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[8] FE_DBTN2_n_2026 rc_gclk_9332 FE_PHN639_n_412 
+ counter_clkA<8> VDD VSS / DFKCNQD1
Xcounter_clkA_reg[9] FE_DBTN2_n_2026 rc_gclk_9332 n_420 counter_clkA<9> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[10] FE_DBTN2_n_2026 rc_gclk_9332 n_423 counter_clkA<10> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[11] FE_DBTN2_n_2026 rc_gclk_9332 n_426 counter_clkA<11> VDD 
+ VSS / DFKCNQD1
Xcounter_clkA_reg[12] FE_DBTN2_n_2026 rc_gclk_9332 FE_PHN638_n_429 
+ counter_clkA<12> VDD VSS / DFKCNQD1
Xcounter_clkA_reg[13] FE_DBTN2_n_2026 rc_gclk_9332 FE_PHN634_n_432 
+ counter_clkA<13> VDD VSS / DFKCNQD1
Xcounter_clkA_reg[14] FE_DBTN2_n_2026 rc_gclk_9332 FE_PDN786_FE_PHN635_n_434 
+ counter_clkA<14> VDD VSS / DFKCNQD1
Xcounter_clkA_reg[15] FE_DBTN2_n_2026 rc_gclk_9332 FE_PHN698_n_436 
+ counter_clkA<15> VDD VSS / DFKCNQD1
XiA_reg[0] FE_OFN109_n_564 CTS_23 FE_PHN345_i_nextA_0 iA<0> VDD VSS / DFKCNQD1
XiA_reg[1] FE_OFN109_n_564 CTS_23 FE_PHN353_i_nextA_1 iA<1> VDD VSS / DFKCNQD1
XiA_reg[2] FE_OFN109_n_564 CTS_23 FE_PHN342_i_nextA_2 iA<2> VDD VSS / DFKCNQD1
XiA_reg[3] FE_OFN109_n_564 CTS_23 FE_PHN357_i_nextA_3 iA<3> VDD VSS / DFKCNQD1
XiA_reg[4] FE_OFN109_n_564 CTS_23 FE_PHN341_i_nextA_4 iA<4> VDD VSS / DFKCNQD1
XstateA_reg[0] FE_OFN109_n_564 CTS_23 state_nextA<0> FE_PHN459_stateA_0 VDD 
+ VSS / DFKCNQD1
XstateA_reg[1] FE_OFN109_n_564 CTS_23 FE_OFN106_state_nextA_1 stateA<1> VDD 
+ VSS / DFKCNQD1
XstateA_reg[2] FE_OFN109_n_564 CTS_23 state_nextA<2> stateA<2> VDD VSS / 
+ DFKCNQD1
XBL_intB_reg[0] FE_PHN367_BL_int_nextB_0 CTS_25 FE_OFN115_n_583 BL_intB<0> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[1] FE_PHN397_BL_int_nextB_1 CTS_25 FE_OFN115_n_583 BL_intB<1> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[2] FE_PHN370_BL_int_nextB_2 CTS_25 FE_OFN115_n_583 BL_intB<2> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[3] FE_PHN366_BL_int_nextB_3 CTS_25 FE_OFN115_n_583 BL_intB<3> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[4] FE_PHN380_BL_int_nextB_4 CTS_25 FE_OFN115_n_583 BL_intB<4> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[5] FE_PHN383_BL_int_nextB_5 CTS_25 FE_OFN115_n_583 BL_intB<5> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[6] FE_PHN374_BL_int_nextB_6 CTS_25 FE_OFN115_n_583 BL_intB<6> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[7] FE_PHN372_BL_int_nextB_7 CTS_25 FE_OFN115_n_583 BL_intB<7> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[8] FE_PHN369_BL_int_nextB_8 CTS_25 FE_OFN115_n_583 BL_intB<8> VDD 
+ VSS / DFKCNQD1
XBL_intB_reg[9] FE_PHN373_BL_int_nextB_9 CTS_25 FE_OFN115_n_583 BL_intB<9> VDD 
+ VSS / DFKCNQD1
XSAR_Scan_DoneB_reg FE_PHN416_SAR_Scan_Done_nextB CTS_25 FE_OFN114_n_583 
+ SAR_Scan_DoneB VDD VSS / DFKCNQD1
XTH_regB_reg[0] FE_OFN114_n_583 CTS_25 FE_PHN283_TH_reg_nextB_0 TH_regB<0> VDD 
+ VSS / DFKCNQD1
XTH_regB_reg[1] FE_OFN115_n_583 CTS_25 FE_PHN280_TH_reg_nextB_1 TH_regB<1> VDD 
+ VSS / DFKCNQD1
XTH_regB_reg[2] FE_OFN115_n_583 CTS_25 FE_PHN268_TH_reg_nextB_2 TH_regB<2> VDD 
+ VSS / DFKCNQD1
XTH_regB_reg[3] FE_OFN115_n_583 CTS_25 FE_PDN775_FE_PHN288_TH_reg_nextB_3 
+ TH_regB<3> VDD VSS / DFKCNQD1
XTH_regB_reg[4] FE_OFN115_n_583 CTS_25 FE_PHN249_TH_reg_nextB_4 TH_regB<4> VDD 
+ VSS / DFKCNQD1
XTH_regB_reg[5] FE_OFN115_n_583 CTS_25 FE_PHN252_TH_reg_nextB_5 TH_regB<5> VDD 
+ VSS / DFKCNQD1
XTH_regB_reg[6] FE_OFN115_n_583 CTS_25 FE_PHN266_TH_reg_nextB_6 TH_regB<6> VDD 
+ VSS / DFKCNQD1
XTH_regB_reg[7] FE_OFN115_n_583 CTS_25 FE_PHN285_TH_reg_nextB_7 TH_regB<7> VDD 
+ VSS / DFKCNQD1
XTH_regB_reg[8] FE_OFN115_n_583 CTS_25 FE_PHN294_TH_reg_nextB_8 TH_regB<8> VDD 
+ VSS / DFKCNQD1
XTH_regB_reg[9] FE_OFN115_n_583 CTS_25 FE_PDN770_FE_PHN301_TH_reg_nextB_9 
+ TH_regB<9> VDD VSS / DFKCNQD1
XTH_reg_nextB_reg[0] FE_OFN114_n_583 rc_gclk_9342 n_265 TH_reg_nextB<0> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextB_reg[1] FE_OFN115_n_583 rc_gclk_9339 FE_PHN604_n_259 
+ TH_reg_nextB<1> VDD VSS / DFKCNQD1
XTH_reg_nextB_reg[2] FE_OFN115_n_583 rc_gclk_9339 n_254 TH_reg_nextB<2> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextB_reg[3] FE_OFN114_n_583 rc_gclk_9339 n_255 TH_reg_nextB<3> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextB_reg[4] FE_OFN115_n_583 rc_gclk_9339 n_258 TH_reg_nextB<4> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextB_reg[5] FE_OFN115_n_583 rc_gclk_9339 n_261 TH_reg_nextB<5> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextB_reg[6] FE_OFN115_n_583 rc_gclk_9339 FE_PHN601_n_262 
+ TH_reg_nextB<6> VDD VSS / DFKCNQD1
XTH_reg_nextB_reg[7] FE_OFN114_n_583 rc_gclk_9339 FE_PHN605_n_260 
+ TH_reg_nextB<7> VDD VSS / DFKCNQD1
XTH_reg_nextB_reg[8] FE_OFN115_n_583 rc_gclk_9339 FE_PHN583_n_264 
+ TH_reg_nextB<8> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[0] FE_DBTN6_n_2025 CTS_25 n_158 counter_clkB<0> VDD VSS / 
+ DFKCNQD1
Xcounter_clkB_reg[1] FE_DBTN6_n_2025 rc_gclk_9348 FE_PDN784_FE_PHN584_n_203 
+ counter_clkB<1> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[2] FE_DBTN6_n_2025 rc_gclk_9348 n_201 counter_clkB<2> VDD 
+ VSS / DFKCNQD1
Xcounter_clkB_reg[3] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN523_n_200 
+ counter_clkB<3> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[4] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN546_n_199 
+ counter_clkB<4> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[5] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN506_n_202 
+ counter_clkB<5> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[6] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN530_n_211 
+ counter_clkB<6> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[7] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN524_n_247 
+ counter_clkB<7> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[8] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN525_n_266 
+ counter_clkB<8> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[9] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN522_n_272 
+ counter_clkB<9> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[10] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN528_n_278 
+ counter_clkB<10> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[11] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN532_n_281 
+ counter_clkB<11> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[12] FE_DBTN6_n_2025 rc_gclk_9348 FE_PHN537_n_284 
+ counter_clkB<12> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[13] FE_DBTN6_n_2025 rc_gclk_9348 n_287 counter_clkB<13> VDD 
+ VSS / DFKCNQD1
Xcounter_clkB_reg[14] FE_DBTN6_n_2025 rc_gclk_9348 FE_PDN785_FE_PHN533_n_289 
+ counter_clkB<14> VDD VSS / DFKCNQD1
Xcounter_clkB_reg[15] FE_DBTN6_n_2025 rc_gclk_9348 n_291 counter_clkB<15> VDD 
+ VSS / DFKCNQD1
XiB_reg[0] FE_PHN324_i_nextB_0 CTS_25 FE_OFN114_n_583 iB<0> VDD VSS / DFKCNQD1
XiB_reg[1] FE_PHN336_i_nextB_1 CTS_25 FE_OFN114_n_583 iB<1> VDD VSS / DFKCNQD1
XiB_reg[2] FE_OFN114_n_583 CTS_25 FE_PHN315_i_nextB_2 iB<2> VDD VSS / DFKCNQD1
XiB_reg[3] FE_PHN334_i_nextB_3 CTS_25 FE_OFN114_n_583 iB<3> VDD VSS / DFKCNQD1
XiB_reg[4] FE_OFN114_n_583 CTS_25 FE_PHN327_i_nextB_4 iB<4> VDD VSS / DFKCNQD1
XstateB_reg[0] FE_OFN114_n_583 CTS_25 state_nextB<0> stateB<0> VDD VSS / 
+ DFKCNQD1
XstateB_reg[1] FE_OFN114_n_583 CTS_25 state_nextB<1> stateB<1> VDD VSS / 
+ DFKCNQD1
XstateB_reg[2] FE_OFN114_n_583 CTS_25 state_nextB<2> stateB<2> VDD VSS / 
+ DFKCNQD1
XBL_intC_reg[0] FE_PHN387_BL_int_nextC_0 CTS_19 FE_OFN124_n_608 BL_intC<0> VDD 
+ VSS / DFKCNQD1
XBL_intC_reg[1] FE_PDN780_FE_PHN412_BL_int_nextC_1 CTS_19 FE_OFN124_n_608 
+ BL_intC<1> VDD VSS / DFKCNQD1
XBL_intC_reg[2] FE_PHN414_BL_int_nextC_2 CTS_19 FE_OFN124_n_608 BL_intC<2> VDD 
+ VSS / DFKCNQD1
XBL_intC_reg[3] FE_PHN411_BL_int_nextC_3 CTS_19 FE_OFN124_n_608 BL_intC<3> VDD 
+ VSS / DFKCNQD1
XBL_intC_reg[4] FE_PHN400_BL_int_nextC_4 CTS_19 FE_OFN124_n_608 BL_intC<4> VDD 
+ VSS / DFKCNQD1
XBL_intC_reg[5] FE_PHN394_BL_int_nextC_5 CTS_19 FE_OFN124_n_608 BL_intC<5> VDD 
+ VSS / DFKCNQD1
XBL_intC_reg[6] FE_PHN407_BL_int_nextC_6 CTS_19 FE_OFN124_n_608 BL_intC<6> VDD 
+ VSS / DFKCNQD1
XBL_intC_reg[7] FE_PHN403_BL_int_nextC_7 CTS_19 FE_OFN124_n_608 BL_intC<7> VDD 
+ VSS / DFKCNQD1
XBL_intC_reg[8] FE_PHN381_BL_int_nextC_8 CTS_19 FE_OFN124_n_608 BL_intC<8> VDD 
+ VSS / DFKCNQD1
XBL_intC_reg[9] FE_PHN409_BL_int_nextC_9 CTS_19 FE_OFN124_n_608 BL_intC<9> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[0] FE_OFN123_n_608 CTS_19 FE_PHN287_TH_reg_nextC_0 TH_regC<0> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[1] FE_OFN123_n_608 CTS_19 FE_PHN250_TH_reg_nextC_1 TH_regC<1> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[2] FE_OFN123_n_608 CTS_19 FE_PHN246_TH_reg_nextC_2 TH_regC<2> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[3] FE_OFN124_n_608 CTS_19 FE_PHN255_TH_reg_nextC_3 TH_regC<3> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[4] FE_OFN124_n_608 CTS_19 FE_PHN286_TH_reg_nextC_4 TH_regC<4> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[5] FE_OFN124_n_608 CTS_19 FE_PHN282_TH_reg_nextC_5 TH_regC<5> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[6] FE_OFN124_n_608 CTS_19 FE_PHN276_TH_reg_nextC_6 TH_regC<6> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[7] FE_OFN124_n_608 CTS_19 FE_PHN265_TH_reg_nextC_7 TH_regC<7> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[8] FE_OFN124_n_608 CTS_19 FE_PHN245_TH_reg_nextC_8 TH_regC<8> VDD 
+ VSS / DFKCNQD1
XTH_regC_reg[9] FE_OFN123_n_608 CTS_19 FE_PHN259_TH_reg_nextC_9 TH_regC<9> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextC_reg[0] FE_OFN123_n_608 rc_gclk_9358 FE_PHN668_n_124 
+ TH_reg_nextC<0> VDD VSS / DFKCNQD1
XTH_reg_nextC_reg[1] FE_OFN123_n_608 rc_gclk_9355 n_105 TH_reg_nextC<1> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextC_reg[2] FE_OFN123_n_608 rc_gclk_9355 FE_PHN642_n_109 
+ TH_reg_nextC<2> VDD VSS / DFKCNQD1
XTH_reg_nextC_reg[3] FE_OFN124_n_608 rc_gclk_9355 FE_PHN643_n_110 
+ TH_reg_nextC<3> VDD VSS / DFKCNQD1
XTH_reg_nextC_reg[4] FE_OFN124_n_608 rc_gclk_9355 FE_PHN667_n_125 
+ TH_reg_nextC<4> VDD VSS / DFKCNQD1
XTH_reg_nextC_reg[5] FE_OFN124_n_608 rc_gclk_9355 n_123 TH_reg_nextC<5> VDD 
+ VSS / DFKCNQD1
XTH_reg_nextC_reg[6] FE_OFN124_n_608 rc_gclk_9355 FE_PHN660_n_112 
+ TH_reg_nextC<6> VDD VSS / DFKCNQD1
XTH_reg_nextC_reg[7] FE_OFN124_n_608 rc_gclk_9355 FE_PHN651_n_111 
+ TH_reg_nextC<7> VDD VSS / DFKCNQD1
XTH_reg_nextC_reg[8] FE_OFN124_n_608 rc_gclk_9355 FE_PHN641_n_118 
+ TH_reg_nextC<8> VDD VSS / DFKCNQD1
XTH_reg_nextC_reg[9] FE_OFN123_n_608 rc_gclk_9355 FE_PHN645_n_117 
+ TH_reg_nextC<9> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[0] FE_DBTN12_n_2027 CTS_19 n_14 counter_clkC<0> VDD VSS / 
+ DFKCNQD1
Xcounter_clkC_reg[1] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN563_n_54 
+ counter_clkC<1> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[2] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN515_n_56 
+ counter_clkC<2> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[3] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN513_n_53 
+ counter_clkC<3> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[4] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN499_n_65 
+ counter_clkC<4> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[5] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN503_n_55 
+ counter_clkC<5> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[6] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN521_n_64 
+ counter_clkC<6> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[7] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN519_n_99 
+ counter_clkC<7> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[8] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN526_n_121 
+ counter_clkC<8> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[9] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN518_n_128 
+ counter_clkC<9> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[10] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN498_n_131 
+ counter_clkC<10> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[11] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN516_n_134 
+ counter_clkC<11> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[12] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN517_n_137 
+ counter_clkC<12> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[13] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN512_n_140 
+ counter_clkC<13> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[14] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN504_n_142 
+ counter_clkC<14> VDD VSS / DFKCNQD1
Xcounter_clkC_reg[15] FE_DBTN12_n_2027 rc_gclk_9364 FE_PHN500_n_144 
+ counter_clkC<15> VDD VSS / DFKCNQD1
XiC_reg[0] FE_PHN377_i_nextC_0 CTS_19 FE_OFN123_n_608 iC<0> VDD VSS / DFKCNQD1
XiC_reg[1] FE_PHN371_i_nextC_1 CTS_19 FE_OFN123_n_608 iC<1> VDD VSS / DFKCNQD1
XiC_reg[2] FE_OFN123_n_608 CTS_19 FE_PHN362_i_nextC_2 iC<2> VDD VSS / DFKCNQD1
XiC_reg[3] FE_PHN365_i_nextC_3 CTS_19 FE_OFN123_n_608 iC<3> VDD VSS / DFKCNQD1
XiC_reg[4] FE_OFN123_n_608 CTS_19 FE_PHN368_i_nextC_4 iC<4> VDD VSS / DFKCNQD1
XstateC_reg[0] FE_OFN123_n_608 CTS_19 state_nextC<0> stateC<0> VDD VSS / 
+ DFKCNQD1
XstateC_reg[1] FE_OFN123_n_608 CTS_19 state_nextC<1> stateC<1> VDD VSS / 
+ DFKCNQD1
XstateC_reg[2] FE_OFN123_n_608 CTS_19 state_nextC<2> stateC<2> VDD VSS / 
+ DFKCNQD1
XAuto_Scan_DoneC_reg CTS_19 n_632 Auto_Scan_DoneC VDD VSS / DFQD1
XAuto_Scan_Done_nextC_reg CTS_19 n_631 Auto_Scan_Done_nextC VDD VSS / DFQD1
XAuto_Scan_DoneB_reg CTS_25 n_605 Auto_Scan_DoneB VDD VSS / DFQD1
XAuto_Scan_Done_nextB_reg CTS_25 n_604 Auto_Scan_Done_nextB VDD VSS / DFQD1
XScanActiveA_reg CTS_23 n_579 ScanActiveA VDD VSS / DFQD1
XScanActive_nextA_reg CTS_23 n_576 ScanActive_nextA VDD VSS / DFQD1
XAuto_Scan_Done_nextA_reg CTS_23 n_438 Auto_Scan_Done_nextA VDD VSS / DFQD1
XministateA_reg CTS_23 FE_PHN520_n_337 ministateA VDD VSS / DFQD1
XministateB_reg CTS_25 FE_PHN697_n_198 ministateB VDD VSS / DFQD1
XministateC_reg CTS_19 FE_PHN693_n_52 ministateC VDD VSS / DFQD1
XCMD_reg_nextA_reg n_564 CTS_23 n_414 n_416 CMD_reg_nextA VDD VSS / EDFKCNQD1
XSS_Scan_DoneA_reg FE_OFN98_FE_DBTN2_n_2026 CTS_23 n_2018 n_2005 SS_Scan_DoneA 
+ VDD VSS / EDFKCNQD1
XCMD_reg_nextB_reg n_583 CTS_25 n_271 n_276 CMD_reg_nextB VDD VSS / EDFKCNQD1
XSS_Scan_DoneB_reg FE_DBTN6_n_2025 CTS_25 n_2017 n_2004 SS_Scan_DoneB VDD VSS 
+ / EDFKCNQD1
XCMD_reg_nextC_reg FE_OFN123_n_608 CTS_19 n_122 n_120 CMD_reg_nextC VDD VSS / 
+ EDFKCNQD1
XSS_Scan_DoneC_reg FE_DBTN12_n_2027 CTS_19 n_2016 n_2003 SS_Scan_DoneC VDD VSS 
+ / EDFKCNQD1
XBL_reg_nextB_reg[0] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN617_n_815 
+ BL_reg_nextB<0> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[1] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN614_n_814 
+ BL_reg_nextB<1> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[2] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN626_n_829 
+ BL_reg_nextB<2> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[3] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN613_n_813 
+ BL_reg_nextB<3> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[4] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN612_n_812 
+ BL_reg_nextB<4> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[5] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN595_n_811 
+ BL_reg_nextB<5> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[6] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN593_n_817 
+ BL_reg_nextB<6> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[7] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN621_n_810 
+ BL_reg_nextB<7> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[8] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN590_n_809 
+ BL_reg_nextB<8> VDD VSS / DFCNQD1
XBL_reg_nextB_reg[9] FE_OFN3_FE_DBTN5_porB rc_gclk_9336 FE_PHN598_n_808 
+ BL_reg_nextB<9> VDD VSS / DFCNQD1
XDiffAccB_reg[0] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_822 DiffAccB<0> VDD VSS 
+ / DFCNQD1
XDiffAccB_reg[2] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_823 DiffAccB<2> VDD VSS 
+ / DFCNQD1
XDiffAccB_reg[4] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_826 DiffAccB<4> VDD VSS 
+ / DFCNQD1
XDiffAccB_reg[6] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_828 DiffAccB<6> VDD VSS 
+ / DFCNQD1
XDiffAccB_reg[8] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_830 DiffAccB<8> VDD VSS 
+ / DFCNQD1
XDiffAccB_reg[10] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_832 DiffAccB<10> VDD 
+ VSS / DFCNQD1
XDiffAccB_reg[12] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_834 DiffAccB<12> VDD 
+ VSS / DFCNQD1
XDiffAccB_reg[13] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_835 DiffAccB<13> VDD 
+ VSS / DFCNQD1
XDiffAcc_preB_reg[0] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN569_n_877 
+ DiffAcc_preB<0> VDD VSS / DFCNQD1
XDiffAcc_preB_reg[1] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN576_n_876 
+ DiffAcc_preB<1> VDD VSS / DFCNQD1
XDiffAcc_preB_reg[3] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN568_n_874 
+ DiffAcc_preB<3> VDD VSS / DFCNQD1
XDiffAcc_preB_reg[5] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN570_n_865 
+ DiffAcc_preB<5> VDD VSS / DFCNQD1
XDiffAcc_preB_reg[7] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN566_n_866 
+ DiffAcc_preB<7> VDD VSS / DFCNQD1
XDiffAcc_preB_reg[9] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN565_n_872 
+ DiffAcc_preB<9> VDD VSS / DFCNQD1
XDiffAcc_preB_reg[11] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN579_n_869 
+ DiffAcc_preB<11> VDD VSS / DFCNQD1
XDiffAcc_preB_reg[12] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN574_n_868 
+ DiffAcc_preB<12> VDD VSS / DFCNQD1
XDiffAcc_preB_reg[14] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_867 
+ DiffAcc_preB<14> VDD VSS / DFCNQD1
XNW_reg_nextB_reg[0] FE_OFN2_FE_DBTN5_porB rc_gclk_9344 FE_PHN606_n_816 
+ NW_reg_nextB<0> VDD VSS / DFCNQD1
XNW_reg_nextB_reg[1] FE_OFN2_FE_DBTN5_porB rc_gclk_9344 FE_PHN594_n_819 
+ NW_reg_nextB<1> VDD VSS / DFCNQD1
XNW_reg_nextB_reg[2] FE_DBTN5_porB rc_gclk_9344 FE_PHN602_n_820 
+ NW_reg_nextB<2> VDD VSS / DFCNQD1
XNW_reg_nextB_reg[3] FE_OFN2_FE_DBTN5_porB rc_gclk_9344 FE_PHN623_n_825 
+ NW_reg_nextB<3> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[0] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN622_n_727 
+ BL_reg_nextC<0> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[1] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN619_n_716 
+ BL_reg_nextC<1> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[2] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN597_n_715 
+ BL_reg_nextC<2> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[3] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN591_n_714 
+ BL_reg_nextC<3> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[4] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN615_n_713 
+ BL_reg_nextC<4> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[5] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN596_n_712 
+ BL_reg_nextC<5> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[6] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN592_n_711 
+ BL_reg_nextC<6> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[7] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN625_n_710 
+ BL_reg_nextC<7> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[8] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN624_n_709 
+ BL_reg_nextC<8> VDD VSS / DFCNQD1
XBL_reg_nextC_reg[9] FE_OFN0_FE_DBTN11_porC rc_gclk_9352 FE_PHN599_n_708 
+ BL_reg_nextC<9> VDD VSS / DFCNQD1
XDiffAccC_reg[0] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_721 DiffAccC<0> VDD VSS 
+ / DFCNQD1
XDiffAccC_reg[2] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_722 DiffAccC<2> VDD VSS 
+ / DFCNQD1
XDiffAccC_reg[4] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_725 DiffAccC<4> VDD VSS 
+ / DFCNQD1
XDiffAccC_reg[6] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_717 DiffAccC<6> VDD VSS 
+ / DFCNQD1
XDiffAccC_reg[9] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_730 DiffAccC<9> VDD VSS 
+ / DFCNQD1
XDiffAccC_reg[10] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_731 DiffAccC<10> VDD 
+ VSS / DFCNQD1
XDiffAccC_reg[12] FE_DBTN11_porC rc_gclk_9350 n_733 DiffAccC<12> VDD VSS / 
+ DFCNQD1
XDiffAccC_reg[13] FE_DBTN11_porC rc_gclk_9350 n_734 DiffAccC<13> VDD VSS / 
+ DFCNQD1
XDiffAccC_reg[14] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_735 DiffAccC<14> VDD 
+ VSS / DFCNQD1
XDiffAcc_preC_reg[0] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN582_n_755 
+ DiffAcc_preC<0> VDD VSS / DFCNQD1
XDiffAcc_preC_reg[1] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_754 DiffAcc_preC<1> 
+ VDD VSS / DFCNQD1
XDiffAcc_preC_reg[3] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN587_n_743 
+ DiffAcc_preC<3> VDD VSS / DFCNQD1
XDiffAcc_preC_reg[5] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN585_n_751 
+ DiffAcc_preC<5> VDD VSS / DFCNQD1
XDiffAcc_preC_reg[7] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN575_n_756 
+ DiffAcc_preC<7> VDD VSS / DFCNQD1
XDiffAcc_preC_reg[8] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN581_n_749 
+ DiffAcc_preC<8> VDD VSS / DFCNQD1
XDiffAcc_preC_reg[11] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_742 
+ DiffAcc_preC<11> VDD VSS / DFCNQD1
XNW_reg_nextC_reg[0] FE_DBTN11_porC rc_gclk_9360 FE_PHN608_n_707 
+ NW_reg_nextC<0> VDD VSS / DFCNQD1
XNW_reg_nextC_reg[1] FE_DBTN11_porC rc_gclk_9360 FE_PHN600_n_718 
+ NW_reg_nextC<1> VDD VSS / DFCNQD1
XNW_reg_nextC_reg[2] FE_DBTN11_porC rc_gclk_9360 FE_PHN603_n_719 
+ NW_reg_nextC<2> VDD VSS / DFCNQD1
XNW_reg_nextC_reg[3] FE_DBTN11_porC rc_gclk_9360 FE_PHN620_n_724 
+ NW_reg_nextC<3> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[0] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 
+ FE_PDN778_FE_PHN609_n_475 BL_reg_nextA<0> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[1] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN611_n_474 
+ BL_reg_nextA<1> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[2] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN557_n_473 
+ BL_reg_nextA<2> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[3] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN552_n_472 
+ BL_reg_nextA<3> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[4] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN538_n_471 
+ BL_reg_nextA<4> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[5] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN560_n_470 
+ BL_reg_nextA<5> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[6] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN558_n_469 
+ BL_reg_nextA<6> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[7] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN555_n_468 
+ BL_reg_nextA<7> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[8] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN553_n_467 
+ BL_reg_nextA<8> VDD VSS / DFCNQD1
XBL_reg_nextA_reg[9] FE_OFN4_FE_DBTN1_porA rc_gclk_9320 FE_PHN545_n_466 
+ BL_reg_nextA<9> VDD VSS / DFCNQD1
XDiffAccA_reg[0] FE_DBTN1_porA rc_gclk n_480 DiffAccA<0> VDD VSS / DFCNQD1
XDiffAccA_reg[2] FE_DBTN1_porA rc_gclk n_481 DiffAccA<2> VDD VSS / DFCNQD1
XDiffAccA_reg[4] FE_DBTN1_porA rc_gclk n_484 DiffAccA<4> VDD VSS / DFCNQD1
XDiffAccA_reg[6] FE_DBTN1_porA rc_gclk n_486 DiffAccA<6> VDD VSS / DFCNQD1
XDiffAccA_reg[8] FE_DBTN1_porA rc_gclk n_487 DiffAccA<8> VDD VSS / DFCNQD1
XDiffAccA_reg[10] FE_DBTN1_porA rc_gclk n_489 DiffAccA<10> VDD VSS / DFCNQD1
XDiffAccA_reg[11] FE_OFN4_FE_DBTN1_porA rc_gclk n_490 DiffAccA<11> VDD VSS / 
+ DFCNQD1
XDiffAccA_reg[12] FE_OFN4_FE_DBTN1_porA rc_gclk n_491 DiffAccA<12> VDD VSS / 
+ DFCNQD1
XDiffAccA_reg[13] FE_DBTN1_porA rc_gclk n_492 DiffAccA<13> VDD VSS / DFCNQD1
XDiffAcc_preA_reg[0] FE_DBTN1_porA rc_gclk FE_PHN497_n_533 DiffAcc_preA<0> VDD 
+ VSS / DFCNQD1
XDiffAcc_preA_reg[1] FE_DBTN1_porA rc_gclk FE_PHN501_n_532 DiffAcc_preA<1> VDD 
+ VSS / DFCNQD1
XDiffAcc_preA_reg[3] FE_DBTN1_porA rc_gclk FE_PHN527_n_530 DiffAcc_preA<3> VDD 
+ VSS / DFCNQD1
XDiffAcc_preA_reg[5] FE_DBTN1_porA rc_gclk FE_PHN495_n_521 DiffAcc_preA<5> VDD 
+ VSS / DFCNQD1
XDiffAcc_preA_reg[7] FE_DBTN1_porA rc_gclk FE_PHN502_n_535 DiffAcc_preA<7> VDD 
+ VSS / DFCNQD1
XDiffAcc_preA_reg[9] FE_DBTN1_porA rc_gclk FE_PHN505_n_526 DiffAcc_preA<9> VDD 
+ VSS / DFCNQD1
XDiffAcc_preA_reg[14] FE_OFN4_FE_DBTN1_porA rc_gclk n_522 DiffAcc_preA<14> VDD 
+ VSS / DFCNQD1
XNW_reg_nextA_reg[0] FE_OFN4_FE_DBTN1_porA rc_gclk_9328 FE_PHN549_n_476 
+ NW_reg_nextA<0> VDD VSS / DFCNQD1
XNW_reg_nextA_reg[1] FE_OFN4_FE_DBTN1_porA rc_gclk_9328 FE_PHN536_n_477 
+ NW_reg_nextA<1> VDD VSS / DFCNQD1
XNW_reg_nextA_reg[2] FE_OFN4_FE_DBTN1_porA rc_gclk_9328 FE_PHN547_n_478 
+ NW_reg_nextA<2> VDD VSS / DFCNQD1
XNW_reg_nextA_reg[3] FE_OFN4_FE_DBTN1_porA rc_gclk_9328 FE_PHN541_n_483 
+ NW_reg_nextA<3> VDD VSS / DFCNQD1
XBL_regA_reg[1] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN361_BL_reg_nextA_1 
+ BL_regA<1> VDD VSS / DFCNQD1
XBL_regA_reg[2] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN354_BL_reg_nextA_2 
+ BL_regA<2> VDD VSS / DFCNQD1
XBL_regA_reg[5] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN356_BL_reg_nextA_5 
+ BL_regA<5> VDD VSS / DFCNQD1
XBL_regA_reg[6] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN360_BL_reg_nextA_6 
+ BL_regA<6> VDD VSS / DFCNQD1
XBL_regA_reg[7] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN358_BL_reg_nextA_7 
+ BL_regA<7> VDD VSS / DFCNQD1
XBL_regA_reg[8] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN351_BL_reg_nextA_8 
+ BL_regA<8> VDD VSS / DFCNQD1
XBL_regA_reg[9] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN355_BL_reg_nextA_9 
+ BL_regA<9> VDD VSS / DFCNQD1
XNW_regA_reg[0] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN320_NW_reg_nextA_0 
+ NW_regA<0> VDD VSS / DFCNQD1
XNW_regA_reg[1] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN322_NW_reg_nextA_1 
+ NW_regA<1> VDD VSS / DFCNQD1
XNW_regA_reg[2] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN321_NW_reg_nextA_2 
+ NW_regA<2> VDD VSS / DFCNQD1
XNW_regA_reg[3] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN316_NW_reg_nextA_3 
+ NW_regA<3> VDD VSS / DFCNQD1
XBL_regB_reg[0] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN314_BL_reg_nextB_0 
+ BL_regB<0> VDD VSS / DFCNQD1
XBL_regB_reg[1] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN309_BL_reg_nextB_1 
+ BL_regB<1> VDD VSS / DFCNQD1
XBL_regB_reg[2] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN302_BL_reg_nextB_2 
+ BL_regB<2> VDD VSS / DFCNQD1
XBL_regB_reg[3] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN304_BL_reg_nextB_3 
+ BL_regB<3> VDD VSS / DFCNQD1
XBL_regB_reg[4] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN306_BL_reg_nextB_4 
+ BL_regB<4> VDD VSS / DFCNQD1
XBL_regB_reg[5] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN308_BL_reg_nextB_5 
+ BL_regB<5> VDD VSS / DFCNQD1
XBL_regB_reg[6] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN305_BL_reg_nextB_6 
+ BL_regB<6> VDD VSS / DFCNQD1
XBL_regB_reg[7] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN312_BL_reg_nextB_7 
+ BL_regB<7> VDD VSS / DFCNQD1
XBL_regB_reg[8] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN313_BL_reg_nextB_8 
+ BL_regB<8> VDD VSS / DFCNQD1
XBL_regB_reg[9] FE_OFN3_FE_DBTN5_porB CTS_25 FE_PHN310_BL_reg_nextB_9 
+ BL_regB<9> VDD VSS / DFCNQD1
XNW_regB_reg[0] FE_OFN2_FE_DBTN5_porB CTS_25 FE_PHN295_NW_reg_nextB_0 
+ NW_regB<0> VDD VSS / DFCNQD1
XNW_regB_reg[1] FE_OFN2_FE_DBTN5_porB CTS_25 FE_PHN299_NW_reg_nextB_1 
+ NW_regB<1> VDD VSS / DFCNQD1
XNW_regB_reg[2] FE_DBTN5_porB CTS_25 FE_PHN323_NW_reg_nextB_2 NW_regB<2> VDD 
+ VSS / DFCNQD1
XNW_regB_reg[3] FE_OFN2_FE_DBTN5_porB CTS_25 FE_PHN298_NW_reg_nextB_3 
+ NW_regB<3> VDD VSS / DFCNQD1
XBL_regC_reg[0] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN344_BL_reg_nextC_0 
+ BL_regC<0> VDD VSS / DFCNQD1
XBL_regC_reg[1] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN346_BL_reg_nextC_1 
+ BL_regC<1> VDD VSS / DFCNQD1
XBL_regC_reg[2] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN343_BL_reg_nextC_2 
+ BL_regC<2> VDD VSS / DFCNQD1
XBL_regC_reg[3] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN339_BL_reg_nextC_3 
+ BL_regC<3> VDD VSS / DFCNQD1
XBL_regC_reg[4] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN348_BL_reg_nextC_4 
+ BL_regC<4> VDD VSS / DFCNQD1
XBL_regC_reg[5] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN337_BL_reg_nextC_5 
+ BL_regC<5> VDD VSS / DFCNQD1
XBL_regC_reg[6] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN352_BL_reg_nextC_6 
+ BL_regC<6> VDD VSS / DFCNQD1
XBL_regC_reg[7] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN338_BL_reg_nextC_7 
+ BL_regC<7> VDD VSS / DFCNQD1
XBL_regC_reg[8] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN359_BL_reg_nextC_8 
+ BL_regC<8> VDD VSS / DFCNQD1
XBL_regC_reg[9] FE_OFN0_FE_DBTN11_porC CTS_19 FE_PHN350_BL_reg_nextC_9 
+ BL_regC<9> VDD VSS / DFCNQD1
XNW_regC_reg[0] FE_DBTN11_porC CTS_19 FE_PHN325_NW_reg_nextC_0 NW_regC<0> VDD 
+ VSS / DFCNQD1
XNW_regC_reg[1] FE_DBTN11_porC CTS_19 FE_PHN326_NW_reg_nextC_1 NW_regC<1> VDD 
+ VSS / DFCNQD1
XNW_regC_reg[2] FE_DBTN11_porC CTS_19 FE_PHN329_NW_reg_nextC_2 NW_regC<2> VDD 
+ VSS / DFCNQD1
XNW_regC_reg[3] FE_DBTN11_porC CTS_19 FE_PHN332_NW_reg_nextC_3 NW_regC<3> VDD 
+ VSS / DFCNQD1
XFE_DBTC11_porC porC VDD VSS FE_DBTN11_porC / CKND2
XFE_DBTC5_porB porB VDD VSS FE_DBTN5_porB / CKND2
XFE_DBTC4_n_1693 n_1693 VDD VSS FE_DBTN4_n_1693 / CKND2
XFE_DBTC3_n_1968 n_1968 VDD VSS FE_DBTN3_n_1968 / CKND2
XFE_DBTC2_n_2026 n_2026 VDD VSS FE_DBTN2_n_2026 / CKND2
Xg20333 n_790 VDD VSS n_789 / CKND2
Xg19584 n_1969 VDD VSS n_154 / CKND2
Xg20133 n_693 n_1643 VDD VSS FE_OFN9_TH_9 / ND2D2
Xg20134 n_692 n_1642 VDD VSS FE_OFN10_TH_8 / ND2D2
Xg20135 n_691 n_1641 VDD VSS FE_OFN11_TH_7 / ND2D2
Xg20136 n_690 n_1645 VDD VSS FE_OFN12_TH_6 / ND2D2
Xg20137 n_689 n_1647 VDD VSS FE_OFN13_TH_5 / ND2D2
Xg20140 n_688 n_1648 VDD VSS FE_OFN14_TH_4 / ND2D2
Xg20143 n_687 n_1639 VDD VSS FE_OFN15_TH_3 / ND2D2
Xg20345 n_686 n_1644 VDD VSS FE_OFN16_TH_2 / ND2D2
Xg20347 n_685 n_1646 VDD VSS FE_OFN17_TH_1 / ND2D2
Xg20351 n_684 n_1640 VDD VSS FE_OFN18_TH_0 / ND2D2
Xg19565 n_154 n_1796 VDD VSS n_162 / ND2D2
Xg17781 n_1657 n_2027 BypassB VDD VSS n_631 / NR3D1
Xg20402 n_1693 n_2025 BypassC VDD VSS n_604 / NR3D1
Xg19853 n_1985 n_1988 n_1987 VDD VSS n_336 / NR3D1
Xg19526 n_1972 n_1971 n_1974 VDD VSS n_190 / NR3D1
Xg20336 SAR_Scan_BusyVotedB BypassB VDD VSS n_790 / NR2XD1
Xg20246 SAR_Scan_BusyVotedC BypassB VDD VSS n_640 / NR2XD1
Xg20432 ScanActive_nextB BypassC VDD VSS n_587 / NR2XD1
Xg20590 n_445 FE_PHN792_DiffAccA_3 VDD VSS n_530 / NR2XD1
Xg19707 FE_PHN631_n_1707 n_433 VDD VSS n_434 / NR2XD1
Xg19710 FE_PHN631_n_1707 n_430 VDD VSS n_432 / NR2XD1
Xg19714 FE_PHN631_n_1707 n_427 VDD VSS n_429 / NR2XD1
Xg19745 FE_PHN631_n_1707 n_390 VDD VSS n_412 / NR2XD1
Xg19825 FE_PHN631_n_1707 n_316 VDD VSS n_343 / NR2XD1
Xg19370 n_1708 n_290 VDD VSS FE_PHN534_n_291 / NR2XD1
Xg19373 n_1708 n_288 VDD VSS n_289 / NR2XD1
Xg19376 n_1708 n_285 VDD VSS FE_PHN539_n_287 / NR2XD1
Xg19380 n_1708 n_282 VDD VSS n_284 / NR2XD1
Xg19384 n_1708 n_279 VDD VSS n_281 / NR2XD1
Xg19493 n_1708 n_173 VDD VSS n_199 / NR2XD1
Xg19423 n_162 n_225 n_228 n_1969 n_160 n_1667 VDD VSS n_256 / OAI222D4
XSAR_Scan_Done_nextB_reg FE_OFN114_n_583 CTS_25 n_10112_BAR 
+ SAR_Scan_Done_nextB UNCONNECTED20 n_1668 VDD VSS / DFKCSND1
XSAR_Scan_Done_nextA_reg FE_OFN109_n_564 CTS_23 n_10116_BAR 
+ SAR_Scan_Done_nextA UNCONNECTED51 n_1694 VDD VSS / DFKCSND1
XTH_reg_nextB_reg[9] FE_OFN114_n_583 rc_gclk_9339 FE_PHN535_n_256 
+ TH_reg_nextB<9> UNCONNECTED52 FE_OFN122_n_252 VDD VSS / DFKCSND1
Xg19896 n_1735 n_1985 VDD VSS n_308 / INR2D2
Xg17802 FE_PHN451_counter_clkC_8 FE_PHN452_counter_clkC_9 
+ FE_PHN444_counter_clkC_11 FE_PHN448_counter_clkC_12 VDD VSS n_620 / IIND4D1
Xg20421 FE_PHN478_counter_clkB_8 FE_PHN479_counter_clkB_9 
+ FE_PHN473_counter_clkB_11 FE_PHN475_counter_clkB_12 VDD VSS n_594 / IIND4D1
Xg17862 counter_clkA<8> counter_clkA<9> FE_PHN462_counter_clkA_11 
+ FE_PHN463_counter_clkA_12 VDD VSS n_562 / IIND4D1
Xg19815 FE_PHN237_counter_clkA_3 FE_PHN253_counter_clkA_2 n_315 
+ FE_PHN269_counter_clkA_4 VDD VSS n_350 / IIND4D1
Xg20264 FE_OFN120_n_802 TH_regVotedB<8> FE_DBTN3_n_1968 BL_intVotedB<8> VDD 
+ VSS n_850 / AO22D1
Xg20267 FE_OFN120_n_802 FE_OFN104_TH_regVotedB_0 FE_DBTN3_n_1968 
+ BL_intVotedB<0> VDD VSS n_847 / AO22D1
Xg20268 FE_OFN120_n_802 TH_regVotedB<1> FE_DBTN3_n_1968 BL_intVotedB<1> VDD 
+ VSS n_846 / AO22D1
Xg20269 FE_OFN120_n_802 TH_regVotedB<2> FE_DBTN3_n_1968 BL_intVotedB<2> VDD 
+ VSS n_845 / AO22D1
Xg20270 FE_OFN120_n_802 TH_regVotedB<3> FE_DBTN3_n_1968 BL_intVotedB<3> VDD 
+ VSS n_844 / AO22D1
Xg20271 FE_OFN120_n_802 TH_regVotedB<4> FE_DBTN3_n_1968 BL_intVotedB<4> VDD 
+ VSS n_843 / AO22D1
Xg20272 FE_OFN120_n_802 FE_PDN757_FE_PHN492_TH_regVotedB_5 FE_DBTN3_n_1968 
+ BL_intVotedB<5> VDD VSS n_842 / AO22D1
Xg20273 FE_OFN120_n_802 TH_regVotedB<6> FE_DBTN3_n_1968 BL_intVotedB<6> VDD 
+ VSS n_841 / AO22D1
Xg20274 FE_OFN120_n_802 TH_regVotedB<7> FE_DBTN3_n_1968 BL_intVotedB<7> VDD 
+ VSS n_840 / AO22D1
Xg20276 FE_OFN120_n_802 TH_regVotedB<9> FE_DBTN3_n_1968 BL_intVotedB<9> VDD 
+ VSS n_838 / AO22D1
Xg20278 n_1830 n_795 n_796 n_1815 VDD VSS n_836 / AO22D1
Xg20279 n_1829 n_795 n_796 BLAccB<13> VDD VSS n_835 / AO22D1
Xg20280 n_1828 n_795 n_796 BLAccB<12> VDD VSS n_834 / AO22D1
Xg20281 n_1827 n_795 n_796 BLAccB<11> VDD VSS n_833 / AO22D1
Xg20282 n_1826 n_795 n_796 BLAccB<10> VDD VSS n_832 / AO22D1
Xg20283 n_1825 n_795 n_796 BLAccB<9> VDD VSS n_831 / AO22D1
Xg20284 n_1824 n_795 n_796 BLAccB<8> VDD VSS n_830 / AO22D1
Xg20286 FE_OFN111_n_797 TH_regVotedB<2> Auto_Scan_DoneVotedB BL_regVotedB<2> 
+ VDD VSS n_829 / AO22D1
Xg20287 n_1822 n_795 n_796 BLAccB<6> VDD VSS n_828 / AO22D1
Xg20288 n_1821 n_795 n_796 BLAccB<5> VDD VSS n_827 / AO22D1
Xg20289 n_1820 n_795 n_796 BLAccB<4> VDD VSS n_826 / AO22D1
Xg20290 n_1800 FE_OFN111_n_797 Auto_Scan_DoneVotedB NW_regVotedB<3> VDD VSS 
+ n_825 / AO22D1
Xg20291 n_1819 n_795 n_796 BLAccB<3> VDD VSS n_824 / AO22D1
Xg20292 n_1818 n_795 n_796 BLAccB<2> VDD VSS n_823 / AO22D1
Xg20293 n_795 BLAccB<0> n_796 BLAccB<0> VDD VSS n_822 / AO22D1
Xg20294 n_795 n_1817 n_796 BLAccB<1> VDD VSS n_821 / AO22D1
Xg20295 n_1799 FE_OFN111_n_797 Auto_Scan_DoneVotedB NW_regVotedB<2> VDD VSS 
+ n_820 / AO22D1
Xg20296 n_1798 FE_OFN111_n_797 Auto_Scan_DoneVotedB NW_regVotedB<1> VDD VSS 
+ n_819 / AO22D1
Xg20297 n_1823 n_795 n_796 BLAccB<7> VDD VSS n_818 / AO22D1
Xg20298 FE_OFN111_n_797 TH_regVotedB<6> Auto_Scan_DoneVotedB BL_regVotedB<6> 
+ VDD VSS n_817 / AO22D1
Xg20299 FE_OFN111_n_797 n_1797 Auto_Scan_DoneVotedB NW_regVotedB<0> VDD VSS 
+ n_816 / AO22D1
Xg20300 FE_OFN111_n_797 FE_OFN104_TH_regVotedB_0 Auto_Scan_DoneVotedB 
+ BL_regVotedB<0> VDD VSS n_815 / AO22D1
Xg20301 FE_OFN111_n_797 TH_regVotedB<1> Auto_Scan_DoneVotedB BL_regVotedB<1> 
+ VDD VSS n_814 / AO22D1
Xg20302 FE_OFN111_n_797 TH_regVotedB<3> Auto_Scan_DoneVotedB BL_regVotedB<3> 
+ VDD VSS n_813 / AO22D1
Xg20303 FE_OFN111_n_797 TH_regVotedB<4> Auto_Scan_DoneVotedB BL_regVotedB<4> 
+ VDD VSS n_812 / AO22D1
Xg20304 FE_OFN111_n_797 FE_PHN492_TH_regVotedB_5 Auto_Scan_DoneVotedB 
+ BL_regVotedB<5> VDD VSS n_811 / AO22D1
Xg20305 FE_OFN111_n_797 TH_regVotedB<7> Auto_Scan_DoneVotedB BL_regVotedB<7> 
+ VDD VSS n_810 / AO22D1
Xg20306 FE_OFN111_n_797 TH_regVotedB<8> Auto_Scan_DoneVotedB BL_regVotedB<8> 
+ VDD VSS n_809 / AO22D1
Xg20307 FE_OFN111_n_797 TH_regVotedB<9> Auto_Scan_DoneVotedB BL_regVotedB<9> 
+ VDD VSS n_808 / AO22D1
Xg20086 n_1653 n_656 n_706 FE_DBTN14_iVotedC_0 VDD VSS n_741 / AO22D1
Xg20130 n_1884 n_659 n_658 BLAccC<7> VDD VSS n_738 / AO22D1
Xg20138 n_1891 n_659 n_658 n_1876 VDD VSS n_735 / AO22D1
Xg20139 n_1890 n_659 n_658 BLAccC<13> VDD VSS n_734 / AO22D1
Xg20141 n_1889 n_659 n_658 BLAccC<12> VDD VSS n_733 / AO22D1
Xg20142 n_1888 n_659 n_658 BLAccC<11> VDD VSS n_732 / AO22D1
Xg20144 n_1887 n_659 n_658 BLAccC<10> VDD VSS n_731 / AO22D1
Xg20145 n_1886 n_659 n_658 BLAccC<9> VDD VSS n_730 / AO22D1
Xg20346 n_1885 n_659 n_658 BLAccC<8> VDD VSS n_729 / AO22D1
Xg20350 FE_OFN110_n_660 TH_regVotedC<0> FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<0> VDD VSS n_727 / AO22D1
Xg20352 n_1882 n_659 n_658 BLAccC<5> VDD VSS n_726 / AO22D1
Xg20353 n_1881 n_659 n_658 BLAccC<4> VDD VSS n_725 / AO22D1
Xg20354 n_1861 FE_OFN110_n_660 FE_OFN67_Auto_Scan_DoneVotedC NW_regVotedC<3> 
+ VDD VSS n_724 / AO22D1
Xg20355 n_1880 n_659 n_658 BLAccC<3> VDD VSS n_723 / AO22D1
Xg20356 n_1879 n_659 n_658 BLAccC<2> VDD VSS n_722 / AO22D1
Xg20357 n_659 BLAccC<0> n_658 BLAccC<0> VDD VSS n_721 / AO22D1
Xg20358 n_659 n_1878 n_658 BLAccC<1> VDD VSS n_720 / AO22D1
Xg20359 n_1860 FE_OFN110_n_660 FE_OFN67_Auto_Scan_DoneVotedC NW_regVotedC<2> 
+ VDD VSS n_719 / AO22D1
Xg20360 n_1859 FE_OFN110_n_660 FE_OFN67_Auto_Scan_DoneVotedC NW_regVotedC<1> 
+ VDD VSS n_718 / AO22D1
Xg20361 n_1883 n_659 n_658 BLAccC<6> VDD VSS n_717 / AO22D1
Xg20362 FE_OFN110_n_660 TH_regVotedC<1> FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<1> VDD VSS n_716 / AO22D1
Xg20363 FE_OFN110_n_660 TH_regVotedC<2> FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<2> VDD VSS n_715 / AO22D1
Xg20364 FE_OFN110_n_660 TH_regVotedC<3> FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<3> VDD VSS n_714 / AO22D1
Xg20365 FE_OFN110_n_660 TH_regVotedC<4> FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<4> VDD VSS n_713 / AO22D1
Xg20366 FE_OFN110_n_660 FE_PHN491_TH_regVotedC_5 FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<5> VDD VSS n_712 / AO22D1
Xg20367 FE_OFN110_n_660 TH_regVotedC<6> FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<6> VDD VSS n_711 / AO22D1
Xg20368 FE_OFN110_n_660 FE_PHN490_TH_regVotedC_7 FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<7> VDD VSS n_710 / AO22D1
Xg20170 FE_OFN110_n_660 TH_regVotedC<8> FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<8> VDD VSS n_709 / AO22D1
Xg20171 FE_OFN110_n_660 TH_regVotedC<9> FE_OFN67_Auto_Scan_DoneVotedC 
+ BL_regVotedC<9> VDD VSS n_708 / AO22D1
Xg20172 FE_OFN110_n_660 n_1858 FE_OFN67_Auto_Scan_DoneVotedC NW_regVotedC<0> 
+ VDD VSS n_707 / AO22D1
Xg20550 DiffAcc_preA<10> DiffAccA<10> DiffAcc_preA<11> DiffAccA<11> VDD VSS 
+ n_540 / AO22D1
Xg20649 FE_OFN113_n_458 FE_OFN101_TH_regVotedA_8 FE_OFN118_n_10118_BAR 
+ BL_intVotedA<8> VDD VSS n_507 / AO22D1
Xg20652 FE_OFN113_n_458 FE_OFN103_TH_regVotedA_0 FE_OFN118_n_10118_BAR 
+ BL_intVotedA<0> VDD VSS n_504 / AO22D1
Xg20653 FE_OFN113_n_458 FE_OFN102_TH_regVotedA_1 FE_OFN118_n_10118_BAR 
+ BL_intVotedA<1> VDD VSS n_503 / AO22D1
Xg20654 FE_OFN113_n_458 TH_regVotedA<2> FE_OFN118_n_10118_BAR BL_intVotedA<2> 
+ VDD VSS n_502 / AO22D1
Xg20655 FE_OFN113_n_458 TH_regVotedA<3> FE_OFN118_n_10118_BAR BL_intVotedA<3> 
+ VDD VSS n_501 / AO22D1
Xg20656 FE_OFN113_n_458 TH_regVotedA<4> FE_OFN118_n_10118_BAR BL_intVotedA<4> 
+ VDD VSS n_500 / AO22D1
Xg20657 FE_OFN113_n_458 TH_regVotedA<5> FE_OFN118_n_10118_BAR BL_intVotedA<5> 
+ VDD VSS n_499 / AO22D1
Xg20658 FE_OFN113_n_458 TH_regVotedA<6> FE_OFN118_n_10118_BAR BL_intVotedA<6> 
+ VDD VSS n_498 / AO22D1
Xg20659 FE_OFN113_n_458 TH_regVotedA<7> FE_OFN118_n_10118_BAR BL_intVotedA<7> 
+ VDD VSS n_497 / AO22D1
Xg20661 FE_OFN113_n_458 FE_OFN100_TH_regVotedA_9 FE_OFN118_n_10118_BAR 
+ BL_intVotedA<9> VDD VSS n_495 / AO22D1
Xg20662 n_1762 n_451 n_452 BLAccA<7> VDD VSS n_494 / AO22D1
Xg20663 n_1769 n_451 n_452 n_1754 VDD VSS n_493 / AO22D1
Xg20664 n_1768 n_451 n_452 BLAccA<13> VDD VSS n_492 / AO22D1
Xg20665 n_1767 n_451 n_452 BLAccA<12> VDD VSS n_491 / AO22D1
Xg20666 n_1766 n_451 n_452 BLAccA<11> VDD VSS n_490 / AO22D1
Xg20667 n_1765 n_451 n_452 BLAccA<10> VDD VSS n_489 / AO22D1
Xg20668 n_1764 n_451 n_452 FE_PDN765_BLAccA_9 VDD VSS n_488 / AO22D1
Xg20669 n_1763 n_451 n_452 BLAccA<8> VDD VSS n_487 / AO22D1
Xg20672 n_1761 n_451 n_452 BLAccA<6> VDD VSS n_486 / AO22D1
Xg20673 n_1760 n_451 n_452 BLAccA<5> VDD VSS n_485 / AO22D1
Xg20674 n_1759 n_451 n_452 BLAccA<4> VDD VSS n_484 / AO22D1
Xg20675 n_1739 FE_OFN108_n_453 Auto_Scan_DoneVotedA NW_regVotedA<3> VDD VSS 
+ n_483 / AO22D1
Xg20676 n_1758 n_451 n_452 BLAccA<3> VDD VSS n_482 / AO22D1
Xg20677 n_1757 n_451 n_452 BLAccA<2> VDD VSS n_481 / AO22D1
Xg20678 n_451 BLAccA<0> n_452 BLAccA<0> VDD VSS n_480 / AO22D1
Xg20679 n_451 n_1756 n_452 BLAccA<1> VDD VSS n_479 / AO22D1
Xg20680 n_1738 FE_OFN108_n_453 Auto_Scan_DoneVotedA NW_regVotedA<2> VDD VSS 
+ n_478 / AO22D1
Xg20681 n_1737 FE_OFN108_n_453 Auto_Scan_DoneVotedA NW_regVotedA<1> VDD VSS 
+ n_477 / AO22D1
Xg20682 FE_OFN108_n_453 n_1736 Auto_Scan_DoneVotedA NW_regVotedA<0> VDD VSS 
+ n_476 / AO22D1
Xg20683 FE_OFN108_n_453 FE_OFN103_TH_regVotedA_0 Auto_Scan_DoneVotedA 
+ BL_regVotedA<0> VDD VSS n_475 / AO22D1
Xg20684 FE_OFN108_n_453 FE_OFN102_TH_regVotedA_1 Auto_Scan_DoneVotedA 
+ BL_regVotedA<1> VDD VSS n_474 / AO22D1
Xg20685 FE_OFN108_n_453 TH_regVotedA<2> Auto_Scan_DoneVotedA BL_regVotedA<2> 
+ VDD VSS n_473 / AO22D1
Xg20686 FE_OFN108_n_453 TH_regVotedA<3> Auto_Scan_DoneVotedA BL_regVotedA<3> 
+ VDD VSS n_472 / AO22D1
Xg20687 FE_OFN108_n_453 TH_regVotedA<4> Auto_Scan_DoneVotedA BL_regVotedA<4> 
+ VDD VSS n_471 / AO22D1
Xg20688 FE_OFN108_n_453 TH_regVotedA<5> Auto_Scan_DoneVotedA BL_regVotedA<5> 
+ VDD VSS n_470 / AO22D1
Xg20689 FE_OFN108_n_453 TH_regVotedA<6> Auto_Scan_DoneVotedA BL_regVotedA<6> 
+ VDD VSS n_469 / AO22D1
Xg20690 FE_OFN108_n_453 TH_regVotedA<7> Auto_Scan_DoneVotedA BL_regVotedA<7> 
+ VDD VSS n_468 / AO22D1
Xg20691 FE_OFN108_n_453 FE_OFN101_TH_regVotedA_8 Auto_Scan_DoneVotedA 
+ BL_regVotedA<8> VDD VSS n_467 / AO22D1
Xg20692 FE_OFN108_n_453 FE_OFN100_TH_regVotedA_9 Auto_Scan_DoneVotedA 
+ BL_regVotedA<9> VDD VSS n_466 / AO22D1
Xg19790 n_332 n_339 FE_DBTN0_n_1984 n_1716 VDD VSS n_367 / AO22D1
Xg19791 n_329 n_339 FE_DBTN0_n_1984 n_1720 VDD VSS n_366 / AO22D1
Xg19760 n_361 FE_PHN242_TH_reg_nextA_1 n_370 FE_DBTN18_iVotedA_0 
+ FE_OFN113_n_458 FE_OFN102_TH_regVotedA_1 VDD VSS n_399 / AOI222D1
Xg19762 n_369 FE_PHN243_TH_reg_nextA_5 n_372 FE_DBTN18_iVotedA_0 
+ FE_OFN113_n_458 TH_regVotedA<5> VDD VSS n_397 / AOI222D1
Xg20147 n_889 n_885 n_899 n_891 VDD VSS n_900 / AOI211D1
Xg20037 FE_PHN472_DiffAccC_11 DiffAcc_preC<11> n_763 n_760 VDD VSS n_766 / 
+ AOI211D1
Xg17787 FE_OFN112_L2H_ScanStartC n_615 n_628 n_618 VDD VSS n_629 / AOI211D1
Xg20406 FE_OFN107_L2H_ScanStartB n_589 n_602 n_592 VDD VSS n_603 / AOI211D1
Xg17843 L2H_ScanStartA n_558 n_572 n_561 VDD VSS n_573 / AOI211D1
Xg20534 n_543 n_540 n_554 n_546 VDD VSS n_555 / AOI211D1
Xg19744 n_1984 n_1985 n_395 n_310 VDD VSS n_414 / AOI211D1
XBL_regA_reg[0] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN335_BL_reg_nextA_0 
+ BL_regA<0> VDD VSS / DFCNQD2
XBL_regA_reg[3] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN340_BL_reg_nextA_3 
+ BL_regA<3> VDD VSS / DFCNQD2
XBL_regA_reg[4] FE_OFN4_FE_DBTN1_porA CTS_23 FE_PHN347_BL_reg_nextA_4 
+ BL_regA<4> VDD VSS / DFCNQD2
Xg2 n_799 FE_DBTN16_iVotedB_0 n_807 VDD VSS n_780 / CKMUX2D1
Xg20443 n_455 FE_DBTN18_iVotedA_0 n_464 VDD VSS n_439 / CKMUX2D1
Xg20328 n_1831 n_789 VDD VSS n_795 / NR2D3
Xg20240 n_1892 n_639 VDD VSS n_659 / NR2D3
Xg20715 n_1770 n_445 VDD VSS n_451 / NR2D3
Xg20725 FE_PDN787_SAR_Scan_BusyVotedA BypassC VDD VSS n_446 / NR2D3
Xg20327 n_1831 n_790 VDD VSS n_796 / CKAN2D2
Xg20241 n_1892 n_640 VDD VSS n_658 / CKAN2D2
Xg20714 n_1770 n_446 VDD VSS n_452 / CKAN2D2
Xg20708 n_448 state_nextA<2> VDD VSS n_10116_BAR / CKAN2D4
Xg20312 n_1948 n_791 n_1947 Linear_Scan_BusyVotedB VDD VSS n_804 / AN4D1
Xg20196 n_1945 n_641 n_1944 Linear_Scan_BusyVotedC VDD VSS n_683 / AN4D1
Xg20699 n_1951 n_447 n_1950 Linear_Scan_BusyVotedA VDD VSS n_461 / AN4D1
Xg20311 FE_OFN107_L2H_ScanStartB Auto_Scan_DoneVotedB SAR_Scan_DoneVotedB 
+ BypassC VDD VSS n_805 / NR4D1
Xg20698 L2H_ScanStartA Auto_Scan_DoneVotedA FE_PHN691_SAR_Scan_DoneVotedA 
+ BypassC VDD VSS n_462 / NR4D1
Xg20149 n_897 DiffAccB<9> DiffAcc_preB<9> VDD VSS n_898 / MAOI222D1
Xg20150 n_896 DiffAcc_preB<8> DiffAccB<8> VDD VSS n_897 / MAOI222D1
Xg20151 n_895 DiffAccB<7> DiffAcc_preB<7> VDD VSS n_896 / MAOI222D1
Xg20152 n_894 DiffAcc_preB<6> DiffAccB<6> VDD VSS n_895 / MAOI222D1
Xg20153 n_893 DiffAccB<5> DiffAcc_preB<5> VDD VSS n_894 / MAOI222D1
Xg20154 n_892 DiffAcc_preB<4> DiffAccB<4> VDD VSS n_893 / MAOI222D1
Xg20155 n_890 DiffAccB<3> DiffAcc_preB<3> VDD VSS n_892 / MAOI222D1
Xg20157 n_887 DiffAcc_preB<2> DiffAccB<2> VDD VSS n_890 / MAOI222D1
Xg20160 n_880 DiffAccB<1> DiffAcc_preB<1> VDD VSS n_887 / MAOI222D1
Xg20027 n_775 DiffAccC<7> DiffAcc_preC<7> VDD VSS n_776 / MAOI222D1
Xg20028 n_774 DiffAcc_preC<6> DiffAccC<6> VDD VSS n_775 / MAOI222D1
Xg20029 n_773 DiffAccC<5> DiffAcc_preC<5> VDD VSS n_774 / MAOI222D1
Xg20030 n_772 DiffAcc_preC<4> DiffAccC<4> VDD VSS n_773 / MAOI222D1
Xg20031 n_771 DiffAccC<3> DiffAcc_preC<3> VDD VSS n_772 / MAOI222D1
Xg20032 n_767 DiffAcc_preC<2> DiffAccC<2> VDD VSS n_771 / MAOI222D1
Xg20035 n_758 DiffAccC<1> DiffAcc_preC<1> VDD VSS n_767 / MAOI222D1
Xg20536 n_552 DiffAccA<9> DiffAcc_preA<9> VDD VSS n_553 / MAOI222D1
Xg20537 n_551 DiffAcc_preA<8> DiffAccA<8> VDD VSS n_552 / MAOI222D1
Xg20538 n_550 DiffAccA<7> DiffAcc_preA<7> VDD VSS n_551 / MAOI222D1
Xg20539 n_549 DiffAcc_preA<6> DiffAccA<6> VDD VSS n_550 / MAOI222D1
Xg20540 n_548 DiffAccA<5> DiffAcc_preA<5> VDD VSS n_549 / MAOI222D1
Xg20541 n_547 DiffAcc_preA<4> DiffAccA<4> VDD VSS n_548 / MAOI222D1
Xg20542 n_545 DiffAccA<3> DiffAcc_preA<3> VDD VSS n_547 / MAOI222D1
Xg20544 n_542 DiffAcc_preA<2> DiffAccA<2> VDD VSS n_545 / MAOI222D1
Xg20546 n_536 DiffAccA<1> DiffAcc_preA<1> VDD VSS n_542 / MAOI222D1
Xg20148 DiffAccB<10> DiffAcc_preB<10> n_898 n_889 VDD VSS n_899 / OA211D1
Xg20535 DiffAccA<10> DiffAcc_preA<10> n_553 n_543 VDD VSS n_554 / OA211D1
Xg20533 n_555 n_447 n_454 Auto_Scan_DoneVotedA VDD VSS FE_PHN690_n_1942 / 
+ AO211D2
XDiffAccB_reg[1] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_821 UNCONNECTED7 
+ DiffAccB<1> VDD VSS / DFCND1
XDiffAccB_reg[3] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_824 UNCONNECTED8 
+ DiffAccB<3> VDD VSS / DFCND1
XDiffAccB_reg[5] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_827 UNCONNECTED9 
+ DiffAccB<5> VDD VSS / DFCND1
XDiffAccB_reg[7] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_818 UNCONNECTED10 
+ DiffAccB<7> VDD VSS / DFCND1
XDiffAccB_reg[9] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_831 UNCONNECTED11 
+ DiffAccB<9> VDD VSS / DFCND1
XDiffAccB_reg[11] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_833 UNCONNECTED12 
+ DiffAccB<11> VDD VSS / DFCND1
XDiffAccB_reg[14] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_836 UNCONNECTED13 
+ DiffAccB<14> VDD VSS / DFCND1
XDiffAcc_preB_reg[2] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN571_n_875 
+ UNCONNECTED14 DiffAcc_preB<2> VDD VSS / DFCND1
XDiffAcc_preB_reg[4] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN572_n_873 
+ UNCONNECTED15 DiffAcc_preB<4> VDD VSS / DFCND1
XDiffAcc_preB_reg[6] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN564_n_879 
+ UNCONNECTED16 DiffAcc_preB<6> VDD VSS / DFCND1
XDiffAcc_preB_reg[8] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN567_n_871 
+ UNCONNECTED17 DiffAcc_preB<8> VDD VSS / DFCND1
XDiffAcc_preB_reg[10] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 FE_PHN577_n_870 
+ UNCONNECTED18 DiffAcc_preB<10> VDD VSS / DFCND1
XDiffAcc_preB_reg[13] FE_OFN2_FE_DBTN5_porB rc_gclk_9334 n_864 UNCONNECTED19 
+ DiffAcc_preB<13> VDD VSS / DFCND1
XDiffAccC_reg[1] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_720 UNCONNECTED21 
+ DiffAccC<1> VDD VSS / DFCND1
XDiffAccC_reg[3] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_723 UNCONNECTED22 
+ DiffAccC<3> VDD VSS / DFCND1
XDiffAccC_reg[5] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_726 UNCONNECTED23 
+ DiffAccC<5> VDD VSS / DFCND1
XDiffAccC_reg[7] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_738 UNCONNECTED24 
+ DiffAccC<7> VDD VSS / DFCND1
XDiffAccC_reg[8] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_729 UNCONNECTED25 
+ DiffAccC<8> VDD VSS / DFCND1
XDiffAccC_reg[11] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_732 UNCONNECTED26 
+ DiffAccC<11> VDD VSS / DFCND1
XDiffAcc_preC_reg[2] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN586_n_753 
+ UNCONNECTED27 DiffAcc_preC<2> VDD VSS / DFCND1
XDiffAcc_preC_reg[4] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN580_n_752 
+ UNCONNECTED28 DiffAcc_preC<4> VDD VSS / DFCND1
XDiffAcc_preC_reg[6] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN588_n_750 
+ UNCONNECTED29 DiffAcc_preC<6> VDD VSS / DFCND1
XDiffAcc_preC_reg[9] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN573_n_748 
+ UNCONNECTED30 DiffAcc_preC<9> VDD VSS / DFCND1
XDiffAcc_preC_reg[10] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 FE_PHN578_n_747 
+ UNCONNECTED31 DiffAcc_preC<10> VDD VSS / DFCND1
XDiffAcc_preC_reg[12] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_746 UNCONNECTED32 
+ DiffAcc_preC<12> VDD VSS / DFCND1
XDiffAcc_preC_reg[13] FE_OFN1_FE_DBTN11_porC rc_gclk_9350 n_745 UNCONNECTED33 
+ DiffAcc_preC<13> VDD VSS / DFCND1
XDiffAcc_preC_reg[14] FE_DBTN11_porC rc_gclk_9350 n_744 UNCONNECTED34 
+ DiffAcc_preC<14> VDD VSS / DFCND1
XDiffAccA_reg[1] FE_DBTN1_porA rc_gclk n_479 UNCONNECTED37 DiffAccA<1> VDD VSS 
+ / DFCND1
XDiffAccA_reg[3] FE_DBTN1_porA rc_gclk n_482 UNCONNECTED38 DiffAccA<3> VDD VSS 
+ / DFCND1
XDiffAccA_reg[5] FE_DBTN1_porA rc_gclk n_485 UNCONNECTED39 DiffAccA<5> VDD VSS 
+ / DFCND1
XDiffAccA_reg[7] FE_DBTN1_porA rc_gclk n_494 UNCONNECTED40 DiffAccA<7> VDD VSS 
+ / DFCND1
XDiffAccA_reg[9] FE_DBTN1_porA rc_gclk n_488 UNCONNECTED41 DiffAccA<9> VDD VSS 
+ / DFCND1
XDiffAccA_reg[14] FE_OFN4_FE_DBTN1_porA rc_gclk n_493 UNCONNECTED42 
+ DiffAccA<14> VDD VSS / DFCND1
XDiffAcc_preA_reg[2] FE_DBTN1_porA rc_gclk FE_PHN507_n_531 UNCONNECTED43 
+ DiffAcc_preA<2> VDD VSS / DFCND1
XDiffAcc_preA_reg[4] FE_DBTN1_porA rc_gclk FE_PHN493_n_529 UNCONNECTED44 
+ DiffAcc_preA<4> VDD VSS / DFCND1
XDiffAcc_preA_reg[6] FE_DBTN1_porA rc_gclk FE_PHN494_n_528 UNCONNECTED45 
+ DiffAcc_preA<6> VDD VSS / DFCND1
XDiffAcc_preA_reg[8] FE_DBTN1_porA rc_gclk FE_PHN496_n_527 UNCONNECTED46 
+ DiffAcc_preA<8> VDD VSS / DFCND1
XDiffAcc_preA_reg[10] FE_DBTN1_porA rc_gclk FE_PDN782_FE_PHN511_n_525 
+ UNCONNECTED47 DiffAcc_preA<10> VDD VSS / DFCND1
XDiffAcc_preA_reg[11] FE_DBTN1_porA rc_gclk FE_PHN509_n_524 UNCONNECTED48 
+ DiffAcc_preA<11> VDD VSS / DFCND1
XDiffAcc_preA_reg[12] FE_DBTN1_porA rc_gclk FE_PHN510_n_523 UNCONNECTED49 
+ DiffAcc_preA<12> VDD VSS / DFCND1
XDiffAcc_preA_reg[13] FE_DBTN1_porA rc_gclk n_520 UNCONNECTED50 
+ DiffAcc_preA<13> VDD VSS / DFCND1
Xg17835 state_nextA<0> state_nextA<2> n_574 VDD VSS n_1985 / OR3D2
XScanActive_nextC_reg FE_DBTN12_n_2027 CTS_19 n_609 UNCONNECTED35 
+ ScanActive_nextC VDD VSS / DFKCND1
XScanActive_nextB_reg FE_DBTN6_n_2025 CTS_25 n_584 UNCONNECTED36 
+ ScanActive_nextB VDD VSS / DFKCND1
Xg20405 n_590 stateVotedB<2> stateVotedB<0> n_596 n_601 VDD VSS state_nextB<1> 
+ / OAI221D4
Xg20403 n_603 stateVotedB<0> n_600 n_592 VDD VSS state_nextB<0> / MOAI22D2
Xg17786 n_616 stateVotedC<2> stateVotedC<0> n_622 n_627 VDD VSS state_nextC<1> 
+ / OAI221D2
Xg20237 state_nextC<0> state_nextC<1> n_1676 n_1652 VDD VSS n_1653 / OAI211D2
Xg20390 n_925 BypassC n_1673 VDD VSS CMDC / OAI21D2
Xg20185 FE_OFN112_L2H_ScanStartC FE_OFN67_Auto_Scan_DoneVotedC 
+ SAR_Scan_DoneVotedC BypassB VDD VSS n_694 / NR4D2
Xg20100 n_1653 n_1656 n_647 FE_OFN123_n_608 VDD VSS n_1697 / IND4D2
Xg20033 DiffAcc_preC<9> DiffAccC<9> DiffAccC<10> DiffAcc_preC<10> n_768 VDD 
+ VSS n_770 / OA221D1
Xg20146 n_791 n_900 n_798 Auto_Scan_DoneVotedB VDD VSS n_1940 / AO211D1
Xg20023 n_641 n_779 n_661 FE_OFN67_Auto_Scan_DoneVotedC VDD VSS 
+ FE_PHN627_n_1938 / AO211D1
Xg20321 n_792 state_nextB<2> VDD VSS n_10112_BAR / AN2D2
Xg17298 n_901 n_932 VDD VSS FE_OFN8_ScanDone / ND2D1
XclkEnGFA_and_or_preserve clkEnableGlithesA FE_OFN79_clkEnGFA_inDel3 
+ clkEnableGlithesA FE_OFN82_clkEnableA FE_OFN79_clkEnGFA_inDel3 
+ FE_OFN82_clkEnableA VDD VSS clkEnableA / AO222D4GF
XclkEnGFB_and_or_preserve clkEnableGlithesB FE_OFN80_clkEnGFB_inDel3 
+ clkEnableGlithesB FE_OFN83_clkEnableB FE_OFN80_clkEnGFB_inDel3 
+ FE_OFN83_clkEnableB VDD VSS clkEnableB / AO222D4GF
XclkEnGFC_and_or_preserve clkEnableGlithesC FE_OFN81_clkEnGFC_inDel3 
+ clkEnableGlithesC FE_OFN84_clkEnableC FE_OFN81_clkEnGFC_inDel3 
+ FE_OFN84_clkEnableC VDD VSS clkEnableC / AO222D4GF
XclkEnGFA_DL0_DL clkEnableGlithesA VDD VSS clkEnGFA_inDel0 / DEL4
XclkEnGFA_DL1_DL clkEnGFA_inDel0 VDD VSS clkEnGFA_inDel1 / DEL4
XclkEnGFA_DL2_DL clkEnGFA_inDel1 VDD VSS clkEnGFA_inDel2 / DEL4
XclkEnGFA_DL3_DL clkEnGFA_inDel2 VDD VSS clkEnGFA_inDel3 / DEL4
XclkEnGFB_DL0_DL clkEnableGlithesB VDD VSS clkEnGFB_inDel0 / DEL4
XclkEnGFB_DL1_DL clkEnGFB_inDel0 VDD VSS clkEnGFB_inDel1 / DEL4
XclkEnGFB_DL2_DL clkEnGFB_inDel1 VDD VSS clkEnGFB_inDel2 / DEL4
XclkEnGFB_DL3_DL clkEnGFB_inDel2 VDD VSS clkEnGFB_inDel3 / DEL4
XclkEnGFC_DL0_DL clkEnableGlithesC VDD VSS clkEnGFC_inDel0 / DEL4
XclkEnGFC_DL1_DL clkEnGFC_inDel0 VDD VSS clkEnGFC_inDel1 / DEL4
XclkEnGFC_DL2_DL clkEnGFC_inDel1 VDD VSS clkEnGFC_inDel2 / DEL4
XclkEnGFC_DL3_DL clkEnGFC_inDel2 VDD VSS clkEnGFC_inDel3 / DEL4
XPORA porA VDD VSS / powerOnResetLong
XPORB porB VDD VSS / powerOnResetLong
XPORC porC VDD VSS / powerOnResetLong
XCG_blA clkGatedA FE_OFN82_clkEnableA clkGated_blA LTIELO_NET VDD VSS / CKLNQD6
XCG_blB clkGatedB FE_OFN83_clkEnableB clkGated_blB LTIELO_NET VDD VSS / CKLNQD6
XCG_blC clkGatedC FE_OFN84_clkEnableC clkGated_blC LTIELO_NET VDD VSS / CKLNQD6
XCG_sourceC CLKC FE_OFN84_clkEnableC clkGatedC LTIELO_NET VDD VSS / CKLNQD6
XCG_sourceA CLKA FE_OFN82_clkEnableA clkGatedA LTIELO_NET VDD VSS / CKLNQD2
XCG_sourceB CLKB FE_OFN83_clkEnableB clkGatedB LTIELO_NET VDD VSS / CKLNQD2
XstateVoterC VDD VSS FE_OFN65_stateA_2 stateA<1> FE_OFN131_stateA_0 stateB<2> 
+ stateB<1> stateB<0> stateC<2> FE_PHN431_stateC_1 FE_PHN418_stateC_0 
+ stateVotedC<2> stateVotedC<1> stateVotedC<0> FE_PHN364_stateC_2 
+ FE_PHN434_stateB_1 FE_PHN435_stateA_1 FE_PHN436_stateB_2 FE_PHN438_stateB_0 
+ stateTmrErrorC / majorityVoter_WIDTH3_617
XstateVoterB VDD VSS FE_OFN65_stateA_2 stateA<1> FE_OFN131_stateA_0 stateB<2> 
+ stateB<1> stateB<0> stateC<2> FE_PHN431_stateC_1 FE_PHN418_stateC_0 
+ stateVotedB<2> stateVotedB<1> stateVotedB<0> FE_PHN364_stateC_2 
+ FE_PHN434_stateB_1 FE_PHN435_stateA_1 FE_PHN436_stateB_2 FE_PHN438_stateB_0 
+ stateTmrErrorB / majorityVoter_WIDTH3_618
XstateVoterA VDD VSS FE_OFN65_stateA_2 stateA<1> FE_OFN131_stateA_0 stateB<2> 
+ stateB<1> stateB<0> stateC<2> FE_PHN431_stateC_1 FE_PHN418_stateC_0 
+ stateVotedA<2> stateVotedA<1> stateVotedA<0> FE_PHN364_stateC_2 
+ FE_PHN434_stateB_1 FE_PHN435_stateA_1 FE_PHN436_stateB_2 FE_PHN438_stateB_0 
+ stateTmrErrorA / majorityVoter_WIDTH3_619
XstateVotedVoter VDD VSS stateVotedA<2> stateVotedA<1> stateVotedA<0> 
+ stateVotedB<2> stateVotedB<1> stateVotedB<0> stateVotedC<2> stateVotedC<1> 
+ stateVotedC<0> FE_OFN49_StateOut_2 FE_OFN99_StateOut_1 FE_OFN50_StateOut_0 
+ UNCONNECTED6 / majorityVoter_WIDTH3
XministateVoterC VDD VSS ministateA ministateB ministateC ministateVotedC 
+ FE_PHN671_ministateA ministateTmrErrorC / majorityVoter_578
XministateVoterB VDD VSS ministateA ministateB ministateC ministateVotedB 
+ FE_PHN671_ministateA ministateTmrErrorB / majorityVoter_585
XministateVoterA VDD VSS ministateA ministateB ministateC ministateVotedA 
+ ministateTmrErrorA / majorityVoter_592
XministateVotedVoter VDD VSS ministateVotedA ministateVotedB ministateVotedC 
+ ministateVoted UNCONNECTED5 / majorityVoter_601
XiVoterC VDD VSS FE_PHN349_iA_4 FE_PHN297_iA_3 iA<2> iA<1> iA<0> 
+ FE_PHN422_iB_4 FE_PHN330_iB_3 iB<2> FE_PHN427_iB_1 FE_PHN442_iB_0 iC<4> 
+ FE_OFN63_iC_3 FE_PHN445_iC_2 FE_PHN425_iC_1 FE_PHN449_iC_0 iVotedC<4> 
+ iVotedC<3> iVotedC<2> iVotedC<1> iVotedC<0> FE_PHN296_iA_1 FE_PHN331_iC_4 
+ FE_PHN417_iA_2 FE_PHN433_iA_0 FE_PHN437_iB_2 iTmrErrorC / 
+ majorityVoter_WIDTH5_623
XiVoterB VDD VSS FE_PHN349_iA_4 FE_PHN297_iA_3 iA<2> iA<1> iA<0> 
+ FE_PHN422_iB_4 FE_PHN330_iB_3 iB<2> FE_PHN427_iB_1 FE_PHN442_iB_0 iC<4> 
+ FE_OFN63_iC_3 FE_PHN445_iC_2 FE_PHN425_iC_1 FE_PHN449_iC_0 iVotedB<4> 
+ iVotedB<3> iVotedB<2> iVotedB<1> iVotedB<0> FE_PHN296_iA_1 FE_PHN331_iC_4 
+ FE_PHN417_iA_2 FE_PHN433_iA_0 FE_PHN437_iB_2 iTmrErrorB / 
+ majorityVoter_WIDTH5_624
XiVoterA VDD VSS FE_PHN349_iA_4 FE_PHN297_iA_3 iA<2> iA<1> iA<0> 
+ FE_PHN422_iB_4 FE_PHN330_iB_3 iB<2> FE_PHN427_iB_1 FE_PHN442_iB_0 iC<4> 
+ FE_OFN63_iC_3 FE_PHN445_iC_2 FE_PHN425_iC_1 FE_PHN449_iC_0 iVotedA<4> 
+ iVotedA<3> iVotedA<2> iVotedA<1> iVotedA<0> FE_PHN296_iA_1 FE_PHN331_iC_4 
+ FE_PHN417_iA_2 FE_PHN433_iA_0 FE_PHN437_iB_2 iTmrErrorA / 
+ majorityVoter_WIDTH5
Xbl_scan_Inst BLAccA<15> BLAccA<14> BLAccA<13> BLAccA<12> BLAccA<11> 
+ BLAccA<10> BLAccA<9> BLAccA<8> BLAccA<7> BLAccA<6> BLAccA<5> BLAccA<4> 
+ BLAccA<3> BLAccA<2> BLAccA<1> BLAccA<0> BLAccB<15> BLAccB<14> BLAccB<13> 
+ BLAccB<12> BLAccB<11> BLAccB<10> BLAccB<9> BLAccB<8> BLAccB<7> BLAccB<6> 
+ BLAccB<5> BLAccB<4> BLAccB<3> BLAccB<2> BLAccB<1> BLAccB<0> BLAccC<15> 
+ BLAccC<14> BLAccC<13> BLAccC<12> BLAccC<11> BLAccC<10> BLAccC<9> BLAccC<8> 
+ BLAccC<7> BLAccC<6> BLAccC<5> BLAccC<4> BLAccC<3> BLAccC<2> BLAccC<1> 
+ BLAccC<0> clkGated_blA clkGated_blB clkGated_blC CMDA CMDB CMDC DiscriPulA 
+ DiscriPul DiscriPulC FE_OFN2_FE_DBTN5_porB NoiseFlagA NoiseFlagB NoiseFlagC 
+ FE_OFN98_FE_DBTN2_n_2026 FE_DBTN6_n_2025 FE_DBTN12_n_2027 BLScan_BusyA 
+ BLScan_BusyB BLScan_BusyC VDD VSS FE_PDN765_BLAccA_9 FE_OFN4_FE_DBTN1_porA 
+ FE_DBTN5_porB FE_OFN1_FE_DBTN11_porC bl_scan_InsttmrErrorA 
+ bl_scan_InsttmrErrorB bl_scan_InsttmrErrorC / bl_scanTMR
XTH_regVoterC VDD VSS FE_OFN52_TH_regA_9 TH_regA<8> FE_OFN54_TH_regA_7 
+ FE_OFN55_TH_regA_6 FE_OFN56_TH_regA_5 FE_OFN57_TH_regA_4 FE_OFN58_TH_regA_3 
+ FE_OFN59_TH_regA_2 FE_OFN60_TH_regA_1 FE_OFN61_TH_regA_0 FE_OFN62_TH_regB_9 
+ TH_regB<8> TH_regB<7> TH_regB<6> TH_regB<5> TH_regB<4> TH_regB<3> TH_regB<2> 
+ TH_regB<1> TH_regB<0> FE_PHN230_TH_regC_9 TH_regC<8> FE_PHN179_TH_regC_7 
+ TH_regC<6> TH_regC<5> TH_regC<4> TH_regC<3> TH_regC<2> TH_regC<1> TH_regC<0> 
+ TH_regVotedC<9> TH_regVotedC<8> TH_regVotedC<7> TH_regVotedC<6> 
+ TH_regVotedC<5> TH_regVotedC<4> TH_regVotedC<3> TH_regVotedC<2> 
+ TH_regVotedC<1> TH_regVotedC<0> FE_PHN188_TH_regC_5 FE_PHN189_TH_regB_4 
+ FE_PHN190_TH_regC_4 FE_PHN192_TH_regC_3 FE_PHN194_TH_regC_2 
+ FE_PHN195_TH_regC_6 FE_PHN197_TH_regB_1 FE_PHN213_TH_regB_2 
+ FE_PHN216_TH_regC_1 FE_PHN218_TH_regB_3 FE_PHN222_TH_regC_0 
+ FE_PHN227_FE_OFN59_TH_regA_2 FE_PHN228_TH_regC_8 
+ FE_PHN261_FE_OFN56_TH_regA_5 FE_PHN292_FE_OFN57_TH_regA_4 
+ FE_PHN293_FE_OFN62_TH_regB_9 FE_PHN692_FE_OFN60_TH_regA_1 TH_regTmrErrorC / 
+ majorityVoter_WIDTH10_605
XTH_regVoterB FE_OFN55_TH_regA_6 FE_OFN56_TH_regA_5 VDD VSS FE_OFN52_TH_regA_9 
+ TH_regA<8> FE_OFN54_TH_regA_7 TH_regA<6> TH_regA<5> FE_OFN57_TH_regA_4 
+ FE_OFN58_TH_regA_3 FE_OFN59_TH_regA_2 FE_OFN60_TH_regA_1 FE_OFN61_TH_regA_0 
+ FE_OFN62_TH_regB_9 TH_regB<8> TH_regB<7> TH_regB<6> TH_regB<5> TH_regB<4> 
+ TH_regB<3> TH_regB<2> TH_regB<1> TH_regB<0> FE_PHN230_TH_regC_9 TH_regC<8> 
+ FE_PHN179_TH_regC_7 TH_regC<6> TH_regC<5> TH_regC<4> TH_regC<3> TH_regC<2> 
+ TH_regC<1> TH_regC<0> TH_regVotedB<9> TH_regVotedB<8> TH_regVotedB<7> 
+ TH_regVotedB<6> TH_regVotedB<5> TH_regVotedB<4> TH_regVotedB<3> 
+ TH_regVotedB<2> TH_regVotedB<1> TH_regVotedB<0> FE_PHN188_TH_regC_5 
+ FE_PHN189_TH_regB_4 FE_PHN190_TH_regC_4 FE_PHN192_TH_regC_3 
+ FE_PHN194_TH_regC_2 FE_PHN195_TH_regC_6 FE_PHN197_TH_regB_1 
+ FE_PHN213_TH_regB_2 FE_PHN216_TH_regC_1 FE_PHN218_TH_regB_3 
+ FE_PHN222_TH_regC_0 FE_PHN227_FE_OFN59_TH_regA_2 FE_PHN228_TH_regC_8 
+ FE_PHN261_FE_OFN56_TH_regA_5 FE_PHN292_FE_OFN57_TH_regA_4 
+ FE_PHN293_FE_OFN62_TH_regB_9 FE_PHN692_FE_OFN60_TH_regA_1 TH_regTmrErrorB / 
+ majorityVoter_WIDTH10_608
XTH_regVoterA FE_OFN56_TH_regA_5 FE_OFN58_TH_regA_3 VDD VSS FE_OFN52_TH_regA_9 
+ TH_regA<8> FE_OFN54_TH_regA_7 FE_OFN55_TH_regA_6 TH_regA<5> 
+ FE_OFN57_TH_regA_4 FE_PHN248_TH_regA_3 FE_OFN59_TH_regA_2 FE_OFN60_TH_regA_1 
+ FE_OFN61_TH_regA_0 FE_OFN62_TH_regB_9 TH_regB<8> TH_regB<7> TH_regB<6> 
+ TH_regB<5> TH_regB<4> TH_regB<3> TH_regB<2> TH_regB<1> TH_regB<0> 
+ FE_PHN230_TH_regC_9 TH_regC<8> FE_PHN179_TH_regC_7 TH_regC<6> TH_regC<5> 
+ TH_regC<4> TH_regC<3> TH_regC<2> TH_regC<1> TH_regC<0> TH_regVotedA<9> 
+ TH_regVotedA<8> TH_regVotedA<7> TH_regVotedA<6> TH_regVotedA<5> 
+ TH_regVotedA<4> TH_regVotedA<3> TH_regVotedA<2> TH_regVotedA<1> 
+ TH_regVotedA<0> FE_PHN188_TH_regC_5 FE_PHN189_TH_regB_4 FE_PHN190_TH_regC_4 
+ FE_PHN192_TH_regC_3 FE_PHN194_TH_regC_2 FE_PHN195_TH_regC_6 
+ FE_PHN197_TH_regB_1 FE_PHN213_TH_regB_2 FE_PHN216_TH_regC_1 
+ FE_PHN218_TH_regB_3 FE_PHN222_TH_regC_0 FE_PHN227_FE_OFN59_TH_regA_2 
+ FE_PHN228_TH_regC_8 FE_PHN261_FE_OFN56_TH_regA_5 
+ FE_PHN292_FE_OFN57_TH_regA_4 FE_PHN293_FE_OFN62_TH_regB_9 TH_regTmrErrorA / 
+ majorityVoter_WIDTH10_611
XTH_regVotedVoter VDD VSS FE_OFN100_TH_regVotedA_9 FE_OFN101_TH_regVotedA_8 
+ TH_regVotedA<7> TH_regVotedA<6> TH_regVotedA<5> TH_regVotedA<4> 
+ TH_regVotedA<3> TH_regVotedA<2> FE_OFN102_TH_regVotedA_1 
+ FE_OFN103_TH_regVotedA_0 TH_regVotedB<9> TH_regVotedB<8> TH_regVotedB<7> 
+ TH_regVotedB<6> TH_regVotedB<5> TH_regVotedB<4> TH_regVotedB<3> 
+ TH_regVotedB<2> TH_regVotedB<1> FE_OFN104_TH_regVotedB_0 TH_regVotedC<9> 
+ TH_regVotedC<8> TH_regVotedC<7> TH_regVotedC<6> TH_regVotedC<5> 
+ TH_regVotedC<4> TH_regVotedC<3> TH_regVotedC<2> TH_regVotedC<1> 
+ TH_regVotedC<0> TH_regVoted<9> TH_regVoted<8> TH_regVoted<7> TH_regVoted<6> 
+ TH_regVoted<5> TH_regVoted<4> TH_regVoted<3> TH_regVoted<2> TH_regVoted<1> 
+ TH_regVoted<0> UNCONNECTED4 / majorityVoter_WIDTH10_613
XScanStartFanout ScanStart ScanStartA ScanStartB ScanStartC / fanout_1592
XScanDoneFanout VDD VSS FE_OFN8_ScanDone ScanDoneA ScanDoneB ScanDoneC / 
+ fanout_1588
XScanActiveVoterC VDD VSS ScanActiveA ScanActiveB ScanActiveC ScanActiveVotedC 
+ ScanActiveTmrErrorC / majorityVoter_584
XScanActiveVoterB VDD VSS ScanActiveA ScanActiveB ScanActiveC ScanActiveVotedB 
+ ScanActiveTmrErrorB / majorityVoter_591
XScanActiveVoterA VDD VSS ScanActiveA ScanActiveB ScanActiveC ScanActiveVotedA 
+ ScanActiveTmrErrorA / majorityVoter_598
XSS_Scan_DoneVoter VDD VSS SS_Scan_DoneA SS_Scan_DoneB SS_Scan_DoneC 
+ SS_Scan_Done UNCONNECTED3 / majorityVoter_600
XSAR_Scan_DoneVoterC VDD VSS SAR_Scan_DoneA SAR_Scan_DoneB SAR_Scan_DoneC 
+ SAR_Scan_DoneVotedC FE_PHN256_SAR_Scan_DoneA FE_PHN275_SAR_Scan_DoneC 
+ SAR_Scan_DoneTmrErrorC / majorityVoter_581
XSAR_Scan_DoneVoterB VDD VSS SAR_Scan_DoneA SAR_Scan_DoneB SAR_Scan_DoneC 
+ SAR_Scan_DoneVotedB FE_PHN256_SAR_Scan_DoneA FE_PHN275_SAR_Scan_DoneC 
+ SAR_Scan_DoneTmrErrorB / majorityVoter_586
XSAR_Scan_DoneVoterA VDD VSS SAR_Scan_DoneA SAR_Scan_DoneB SAR_Scan_DoneC 
+ SAR_Scan_DoneVotedA FE_PHN256_SAR_Scan_DoneA FE_PHN275_SAR_Scan_DoneC 
+ SAR_Scan_DoneTmrErrorA / majorityVoter_595
XSAR_Scan_BusyVoterC VDD VSS SAR_Scan_BusyA SAR_Scan_BusyB SAR_Scan_BusyC 
+ SAR_Scan_BusyVotedC FE_PHN251_SAR_Scan_BusyC FE_PHN290_SAR_Scan_BusyA 
+ FE_PHN319_SAR_Scan_BusyB SAR_Scan_BusyTmrErrorC / majorityVoter_582
XSAR_Scan_BusyVoterB VDD VSS SAR_Scan_BusyA SAR_Scan_BusyB SAR_Scan_BusyC 
+ SAR_Scan_BusyVotedB FE_PHN251_SAR_Scan_BusyC FE_PHN290_SAR_Scan_BusyA 
+ FE_PHN319_SAR_Scan_BusyB SAR_Scan_BusyTmrErrorB / majorityVoter_590
XSAR_Scan_BusyVoterA VDD VSS SAR_Scan_BusyA SAR_Scan_BusyB SAR_Scan_BusyC 
+ SAR_Scan_BusyVotedA FE_PHN251_SAR_Scan_BusyC FE_PHN290_SAR_Scan_BusyA 
+ FE_PHN319_SAR_Scan_BusyB SAR_Scan_BusyTmrErrorA / majorityVoter_597
XRSTnFanout RSTn RSTnA NeTt_2930 RSTnC / fanout
XRC_CG_HIER_INST17 VDD VSS CTS_20 rc_gclk_9364 n_1695 NeTt_2931 / RC_CG_MOD_17
XRC_CG_HIER_INST16 VDD VSS CTS_20 rc_gclk_9360 n_1943 NeTt_2932 / RC_CG_MOD_16
XRC_CG_HIER_INST15 VDD VSS CTS_20 rc_gclk_9358 n_1696 NeTt_2933 / RC_CG_MOD_15
XRC_CG_HIER_INST14 VDD VSS CTS_20 rc_gclk_9355 n_1697 NeTt_2934 / RC_CG_MOD_14
XRC_CG_HIER_INST13 VDD VSS CTS_20 rc_gclk_9352 n_1938 NeTt_2935 / RC_CG_MOD_13
XRC_CG_HIER_INST12 VDD VSS CTS_20 rc_gclk_9350 n_1937 NeTt_2936 / RC_CG_MOD_12
XRC_CG_HIER_INST11 VDD VSS CTS_22 rc_gclk_9348 n_1698 NeTt_2937 / RC_CG_MOD_11
XRC_CG_HIER_INST10 VDD VSS CTS_22 rc_gclk_9344 n_1946 NeTt_2938 / RC_CG_MOD_10
XRC_CG_HIER_INST9 VDD VSS CTS_22 rc_gclk_9342 n_1699 NeTt_2939 / RC_CG_MOD_9
XRC_CG_HIER_INST8 VDD VSS CTS_22 rc_gclk_9339 FE_OFN121_n_1700 NeTt_2940 / 
+ RC_CG_MOD_8
XRC_CG_HIER_INST7 VDD VSS CTS_22 rc_gclk_9336 FE_PDN773_FE_PHN629_n_1940 
+ NeTt_2941 / RC_CG_MOD_7
XRC_CG_HIER_INST6 VDD VSS CTS_22 rc_gclk_9334 n_1939 NeTt_2942 / RC_CG_MOD_6
XRC_CG_HIER_INST5 VDD VSS CTS_24 rc_gclk_9332 n_1701 NeTt_2943 / RC_CG_MOD_5
XRC_CG_HIER_INST4 VDD VSS CTS_24 rc_gclk_9328 n_1949 NeTt_2944 / RC_CG_MOD_4
XRC_CG_HIER_INST3 VDD VSS CTS_24 rc_gclk_9326 n_1702 NeTt_2945 / RC_CG_MOD_3
XRC_CG_HIER_INST2 VDD VSS CTS_24 rc_gclk_9323 FE_OFN116_n_1703 NeTt_2946 / 
+ RC_CG_MOD_2
XRC_CG_HIER_INST1 VDD VSS CTS_24 rc_gclk_9320 FE_PHN722_n_1942 NeTt_2947 / 
+ RC_CG_MOD_1
XRC_CG_HIER_INST0 VDD VSS CTS_24 rc_gclk FE_PHN548_n_1941 NeTt_2948 / RC_CG_MOD
XPulGen_Start_Inst L2H_ScanStartA L2H_ScanStartB L2H_ScanStartC ScanStart 
+ ScanStartB ScanStartC VDD VSS / PulGen_StartTMR
XPulGen_Done_Inst CTS_23 CTS_25 CTS_19 L2H_ScanDoneA L2H_ScanDoneB 
+ L2H_ScanDoneC ScanDoneA ScanDoneB ScanDoneC VDD VSS FE_OFN98_FE_DBTN2_n_2026 
+ FE_DBTN6_n_2025 FE_DBTN12_n_2027 PulGen_Done_InsttmrErrorA 
+ PulGen_Done_InsttmrErrorB PulGen_Done_InsttmrErrorC / PulGen_DoneTMR
XNW_regVoterC VDD VSS NW_regA<3> NW_regA<2> FE_PHN186_NW_regA_1 
+ FE_PHN185_NW_regA_0 NW_regB<3> NW_regB<2> FE_PHN191_NW_regB_1 NW_regB<0> 
+ NW_regC<3> NW_regC<2> NW_regC<1> FE_PHN184_NW_regC_0 NW_regVotedC<3> 
+ NW_regVotedC<2> NW_regVotedC<1> NW_regVotedC<0> NW_regTmrErrorC / 
+ majorityVoter_WIDTH4_620
XNW_regVoterB VDD VSS NW_regA<3> NW_regA<2> FE_PHN186_NW_regA_1 
+ FE_PHN185_NW_regA_0 NW_regB<3> NW_regB<2> FE_PHN191_NW_regB_1 NW_regB<0> 
+ NW_regC<3> NW_regC<2> NW_regC<1> FE_PHN184_NW_regC_0 NW_regVotedB<3> 
+ NW_regVotedB<2> NW_regVotedB<1> NW_regVotedB<0> NW_regTmrErrorB / 
+ majorityVoter_WIDTH4_621
XNW_regVoterA VDD VSS NW_regA<3> NW_regA<2> FE_PHN186_NW_regA_1 
+ FE_PHN185_NW_regA_0 NW_regB<3> NW_regB<2> FE_PHN191_NW_regB_1 NW_regB<0> 
+ NW_regC<3> NW_regC<2> NW_regC<1> FE_PHN184_NW_regC_0 NW_regVotedA<3> 
+ NW_regVotedA<2> NW_regVotedA<1> NW_regVotedA<0> NW_regTmrErrorA / 
+ majorityVoter_WIDTH4_622
XNW_regVotedVoter VDD VSS NW_regVotedA<3> NW_regVotedA<2> NW_regVotedA<1> 
+ NW_regVotedA<0> NW_regVotedB<3> NW_regVotedB<2> NW_regVotedB<1> 
+ NW_regVotedB<0> NW_regVotedC<3> NW_regVotedC<2> NW_regVotedC<1> 
+ NW_regVotedC<0> FE_OFN29_NW_3 FE_OFN30_NW_2 FE_OFN31_NW_1 FE_OFN32_NW_0 
+ UNCONNECTED2 / majorityVoter_WIDTH4
XLinear_Scan_BusyVoterC VDD VSS FE_OFN77_Linear_Scan_BusyA Linear_Scan_BusyB 
+ Linear_Scan_BusyC Linear_Scan_BusyVotedC Linear_Scan_BusyTmrErrorC / 
+ majorityVoter_580
XLinear_Scan_BusyVoterB VDD VSS FE_OFN77_Linear_Scan_BusyA Linear_Scan_BusyB 
+ Linear_Scan_BusyC Linear_Scan_BusyVotedB Linear_Scan_BusyTmrErrorB / 
+ majorityVoter_588
XLinear_Scan_BusyVoterA VDD VSS FE_OFN77_Linear_Scan_BusyA Linear_Scan_BusyB 
+ Linear_Scan_BusyC Linear_Scan_BusyVotedA Linear_Scan_BusyTmrErrorA / 
+ majorityVoter_593
XDiscriPulFanout DiscriPul DiscriPulA DiscriPulB DiscriPulC / fanout_1589
XCMD_regVoterC VDD VSS CMD_regA CMD_regB CMD_regC CMD_regVotedC 
+ FE_PHN172_CMD_regB FE_PHN173_CMD_regA FE_PDN769_FE_PHN202_CMD_regC 
+ CMD_regTmrErrorC / majorityVoter_579
XCMD_regVoterB VDD VSS CMD_regA CMD_regB CMD_regC CMD_regVotedB 
+ FE_PHN172_CMD_regB FE_PHN173_CMD_regA FE_PDN769_FE_PHN202_CMD_regC 
+ CMD_regTmrErrorB / majorityVoter_587
XCMD_regVoterA VDD VSS CMD_regA CMD_regB CMD_regC CMD_regVotedA 
+ FE_PHN172_CMD_regB FE_PHN173_CMD_regA FE_PDN769_FE_PHN202_CMD_regC 
+ CMD_regTmrErrorA / majorityVoter_594
XCLKFanout VDD VSS CLK CLKA CLKB CLKC / fanout_5
XCLKEnFanout CLKEn CLKEnA CLKEnB NeTt_2949 / fanout_1590
XBypassFanout Bypass BypassA NeTt_2951 NeTt_2950 / fanout_1591
XBL_regVoterC VDD VSS BL_regA<9> BL_regA<8> BL_regA<7> BL_regA<6> BL_regA<5> 
+ BL_regA<4> BL_regA<3> BL_regA<2> BL_regA<1> BL_regA<0> BL_regB<9> BL_regB<8> 
+ BL_regB<7> BL_regB<6> BL_regB<5> BL_regB<4> BL_regB<3> BL_regB<2> BL_regB<1> 
+ BL_regB<0> BL_regC<9> BL_regC<8> BL_regC<7> BL_regC<6> BL_regC<5> BL_regC<4> 
+ BL_regC<3> BL_regC<2> BL_regC<1> BL_regC<0> BL_regVotedC<9> BL_regVotedC<8> 
+ BL_regVotedC<7> BL_regVotedC<6> BL_regVotedC<5> BL_regVotedC<4> 
+ BL_regVotedC<3> BL_regVotedC<2> BL_regVotedC<1> BL_regVotedC<0> 
+ BL_regTmrErrorC / majorityVoter_WIDTH10_606
XBL_regVoterB VDD VSS BL_regA<9> BL_regA<8> BL_regA<7> BL_regA<6> BL_regA<5> 
+ BL_regA<4> BL_regA<3> BL_regA<2> BL_regA<1> BL_regA<0> BL_regB<9> BL_regB<8> 
+ BL_regB<7> BL_regB<6> BL_regB<5> BL_regB<4> BL_regB<3> BL_regB<2> BL_regB<1> 
+ BL_regB<0> BL_regC<9> BL_regC<8> BL_regC<7> BL_regC<6> BL_regC<5> BL_regC<4> 
+ BL_regC<3> BL_regC<2> BL_regC<1> BL_regC<0> BL_regVotedB<9> BL_regVotedB<8> 
+ BL_regVotedB<7> BL_regVotedB<6> BL_regVotedB<5> BL_regVotedB<4> 
+ BL_regVotedB<3> BL_regVotedB<2> BL_regVotedB<1> BL_regVotedB<0> 
+ BL_regTmrErrorB / majorityVoter_WIDTH10_609
XBL_regVoterA VDD VSS BL_regA<9> BL_regA<8> BL_regA<7> BL_regA<6> BL_regA<5> 
+ BL_regA<4> BL_regA<3> BL_regA<2> BL_regA<1> BL_regA<0> BL_regB<9> BL_regB<8> 
+ BL_regB<7> BL_regB<6> BL_regB<5> BL_regB<4> BL_regB<3> BL_regB<2> BL_regB<1> 
+ BL_regB<0> BL_regC<9> BL_regC<8> BL_regC<7> BL_regC<6> BL_regC<5> BL_regC<4> 
+ BL_regC<3> BL_regC<2> BL_regC<1> BL_regC<0> BL_regVotedA<9> BL_regVotedA<8> 
+ BL_regVotedA<7> BL_regVotedA<6> BL_regVotedA<5> BL_regVotedA<4> 
+ BL_regVotedA<3> BL_regVotedA<2> BL_regVotedA<1> BL_regVotedA<0> 
+ BL_regTmrErrorA / majorityVoter_WIDTH10_612
XBL_regVotedVoter VDD VSS BL_regVotedA<9> BL_regVotedA<8> BL_regVotedA<7> 
+ BL_regVotedA<6> BL_regVotedA<5> BL_regVotedA<4> BL_regVotedA<3> 
+ BL_regVotedA<2> BL_regVotedA<1> BL_regVotedA<0> BL_regVotedB<9> 
+ BL_regVotedB<8> BL_regVotedB<7> BL_regVotedB<6> BL_regVotedB<5> 
+ BL_regVotedB<4> BL_regVotedB<3> BL_regVotedB<2> BL_regVotedB<1> 
+ BL_regVotedB<0> BL_regVotedC<9> BL_regVotedC<8> BL_regVotedC<7> 
+ BL_regVotedC<6> BL_regVotedC<5> BL_regVotedC<4> BL_regVotedC<3> 
+ BL_regVotedC<2> BL_regVotedC<1> BL_regVotedC<0> FE_OFN19_BL_9 FE_OFN20_BL_8 
+ FE_OFN21_BL_7 FE_OFN22_BL_6 FE_OFN23_BL_5 FE_OFN24_BL_4 FE_OFN25_BL_3 
+ FE_OFN26_BL_2 FE_OFN27_BL_1 FE_OFN28_BL_0 UNCONNECTED1 / 
+ majorityVoter_WIDTH10
XBL_intVoterC VDD VSS BL_intA<9> BL_intA<8> BL_intA<7> BL_intA<6> 
+ FE_OFN135_BL_intA_5 FE_OFN129_BL_intA_4 FE_PDN774_BL_intA_3 BL_intA<2> 
+ BL_intA<1> FE_OFN130_BL_intA_0 BL_intB<9> BL_intB<8> BL_intB<7> BL_intB<6> 
+ BL_intB<5> BL_intB<4> BL_intB<3> BL_intB<2> BL_intB<1> BL_intB<0> BL_intC<9> 
+ BL_intC<8> BL_intC<7> BL_intC<6> BL_intC<5> BL_intC<4> BL_intC<3> BL_intC<2> 
+ BL_intC<1> BL_intC<0> BL_intVotedC<9> BL_intVotedC<8> BL_intVotedC<7> 
+ BL_intVotedC<6> BL_intVotedC<5> BL_intVotedC<4> BL_intVotedC<3> 
+ BL_intVotedC<2> BL_intVotedC<1> BL_intVotedC<0> BL_intTmrErrorC / 
+ majorityVoter_WIDTH10_604
XBL_intVoterB VDD VSS BL_intA<9> BL_intA<8> BL_intA<7> BL_intA<6> 
+ FE_OFN135_BL_intA_5 FE_OFN129_BL_intA_4 FE_PDN774_BL_intA_3 BL_intA<2> 
+ BL_intA<1> FE_OFN130_BL_intA_0 BL_intB<9> BL_intB<8> BL_intB<7> BL_intB<6> 
+ BL_intB<5> BL_intB<4> BL_intB<3> BL_intB<2> BL_intB<1> BL_intB<0> BL_intC<9> 
+ BL_intC<8> BL_intC<7> BL_intC<6> BL_intC<5> BL_intC<4> BL_intC<3> BL_intC<2> 
+ BL_intC<1> BL_intC<0> BL_intVotedB<9> BL_intVotedB<8> BL_intVotedB<7> 
+ BL_intVotedB<6> BL_intVotedB<5> BL_intVotedB<4> BL_intVotedB<3> 
+ BL_intVotedB<2> BL_intVotedB<1> BL_intVotedB<0> BL_intTmrErrorB / 
+ majorityVoter_WIDTH10_607
XBL_intVoterA VDD VSS BL_intA<9> BL_intA<8> BL_intA<7> BL_intA<6> 
+ FE_OFN135_BL_intA_5 FE_OFN129_BL_intA_4 BL_intA<3> BL_intA<2> BL_intA<1> 
+ BL_intA<0> BL_intB<9> BL_intB<8> BL_intB<7> BL_intB<6> BL_intB<5> BL_intB<4> 
+ BL_intB<3> BL_intB<2> BL_intB<1> BL_intB<0> BL_intC<9> BL_intC<8> BL_intC<7> 
+ BL_intC<6> BL_intC<5> BL_intC<4> BL_intC<3> BL_intC<2> BL_intC<1> BL_intC<0> 
+ BL_intVotedA<9> BL_intVotedA<8> BL_intVotedA<7> BL_intVotedA<6> 
+ BL_intVotedA<5> BL_intVotedA<4> BL_intVotedA<3> BL_intVotedA<2> 
+ BL_intVotedA<1> BL_intVotedA<0> FE_OFN130_BL_intA_0 FE_PDN774_BL_intA_3 
+ BL_intTmrErrorA / majorityVoter_WIDTH10_610
XBLAccVoter VDD VSS BLAccA<15> BLAccA<14> BLAccA<13> BLAccA<12> BLAccA<11> 
+ BLAccA<10> BLAccA<9> BLAccA<8> BLAccA<7> BLAccA<6> BLAccA<5> BLAccA<4> 
+ BLAccA<3> BLAccA<2> BLAccA<1> BLAccA<0> BLAccB<15> BLAccB<14> BLAccB<13> 
+ BLAccB<12> BLAccB<11> BLAccB<10> BLAccB<9> BLAccB<8> BLAccB<7> BLAccB<6> 
+ BLAccB<5> BLAccB<4> BLAccB<3> BLAccB<2> BLAccB<1> BLAccB<0> BLAccC<15> 
+ BLAccC<14> BLAccC<13> BLAccC<12> BLAccC<11> BLAccC<10> BLAccC<9> BLAccC<8> 
+ BLAccC<7> BLAccC<6> BLAccC<5> BLAccC<4> BLAccC<3> BLAccC<2> BLAccC<1> 
+ BLAccC<0> BLAcc<15> BLAcc<14> BLAcc<13> BLAcc<12> BLAcc<11> BLAcc<10> 
+ BLAcc<9> BLAcc<8> BLAcc<7> BLAcc<6> BLAcc<5> BLAcc<4> BLAcc<3> BLAcc<2> 
+ BLAcc<1> BLAcc<0> UNCONNECTED0 / majorityVoter_WIDTH16_614
XAuto_Scan_DoneVoterC VDD VSS Auto_Scan_DoneA Auto_Scan_DoneB Auto_Scan_DoneC 
+ Auto_Scan_DoneVotedC FE_PHN220_Auto_Scan_DoneC FE_PHN231_Auto_Scan_DoneA 
+ FE_PHN235_Auto_Scan_DoneB Auto_Scan_DoneTmrErrorC / majorityVoter_583
XAuto_Scan_DoneVoterB VDD VSS Auto_Scan_DoneA Auto_Scan_DoneB Auto_Scan_DoneC 
+ Auto_Scan_DoneVotedB FE_PHN220_Auto_Scan_DoneC FE_PHN231_Auto_Scan_DoneA 
+ FE_PHN235_Auto_Scan_DoneB Auto_Scan_DoneTmrErrorB / majorityVoter_589
XAuto_Scan_DoneVoterA VDD VSS Auto_Scan_DoneA Auto_Scan_DoneB Auto_Scan_DoneC 
+ Auto_Scan_DoneVotedA FE_PHN220_Auto_Scan_DoneC FE_PHN231_Auto_Scan_DoneA 
+ FE_PHN235_Auto_Scan_DoneB Auto_Scan_DoneTmrErrorA / majorityVoter_596
XAuto_Scan_DoneVotedVoter VDD VSS Auto_Scan_DoneVotedA Auto_Scan_DoneVotedB 
+ Auto_Scan_DoneVotedC Auto_Scan_DoneVoted UNCONNECTED / majorityVoter_599
XFE_DBTC10_n_1657 n_1657 VDD VSS FE_DBTN10_n_1657 / INVD3
XFE_DBTC9_n_1658 n_1658 VDD VSS FE_DBTN9_n_1658 / INVD3
XFE_DBTC8_n_1952 n_1952 VDD VSS FE_DBTN8_n_1952 / INVD3
XFE_DBTC7_n_1659 n_1659 VDD VSS FE_DBTN7_n_1659 / INVD3
XFE_DBTC6_n_2025 n_2025 VDD VSS FE_DBTN6_n_2025 / INVD3
XFE_DBTC0_n_1984 n_1984 VDD VSS FE_DBTN0_n_1984 / INVD3
XFE_DBTC12_n_2027 n_2027 VDD VSS FE_DBTN12_n_2027 / INVD4
XFE_DBTC1_porA FE_OFN133_porA VDD VSS FE_DBTN1_porA / INVD4
XFE_OFC128_n_608 FE_OFN123_n_608 VDD VSS FE_OFN124_n_608 / CKBD3
XFE_OFC127_n_608 n_608 VDD VSS FE_OFN123_n_608 / CKBD3
XFE_OFC122_n_10118_BAR n_10118_BAR VDD VSS FE_OFN118_n_10118_BAR / CKBD3
XFE_OFC119_n_583 FE_OFN114_n_583 VDD VSS FE_OFN115_n_583 / CKBD3
XFE_OFC118_n_583 n_583 VDD VSS FE_OFN114_n_583 / CKBD3
XFE_OFC112_n_453 n_453 VDD VSS FE_OFN108_n_453 / CKBD3
XFE_OFC71_Auto_Scan_DoneVotedC Auto_Scan_DoneVotedC VDD VSS 
+ FE_OFN67_Auto_Scan_DoneVotedC / CKBD3
XFE_OFC52_Acc_0 FE_OFN48_Acc_0 VDD VSS Acc<0> / CKBD3
XFE_OFC51_Acc_1 FE_OFN47_Acc_1 VDD VSS Acc<1> / CKBD3
XFE_OFC50_Acc_2 FE_OFN46_Acc_2 VDD VSS Acc<2> / CKBD3
XFE_OFC49_Acc_3 FE_OFN45_Acc_3 VDD VSS Acc<3> / CKBD3
XFE_OFC48_Acc_4 FE_OFN44_Acc_4 VDD VSS Acc<4> / CKBD3
XFE_OFC47_Acc_5 FE_OFN43_Acc_5 VDD VSS Acc<5> / CKBD3
XFE_OFC46_Acc_6 FE_OFN42_Acc_6 VDD VSS Acc<6> / CKBD3
XFE_OFC44_Acc_8 FE_OFN40_Acc_8 VDD VSS Acc<8> / CKBD3
XFE_OFC43_Acc_9 FE_OFN39_Acc_9 VDD VSS Acc<9> / CKBD3
XFE_OFC42_Acc_10 FE_OFN38_Acc_10 VDD VSS Acc<10> / CKBD3
XFE_OFC40_Acc_12 FE_OFN36_Acc_12 VDD VSS Acc<12> / CKBD3
XFE_OFC39_Acc_13 FE_OFN35_Acc_13 VDD VSS Acc<13> / CKBD3
XFE_OFC38_Acc_14 FE_OFN34_Acc_14 VDD VSS Acc<14> / CKBD3
XFE_OFC37_Acc_15 FE_OFN33_Acc_15 VDD VSS Acc<15> / CKBD3
XFE_OFC32_BL_0 FE_OFN28_BL_0 VDD VSS BL<0> / CKBD3
XFE_OFC31_BL_1 FE_OFN27_BL_1 VDD VSS BL<1> / CKBD3
XFE_OFC30_BL_2 FE_OFN26_BL_2 VDD VSS BL<2> / CKBD3
XFE_OFC29_BL_3 FE_OFN25_BL_3 VDD VSS BL<3> / CKBD3
XFE_OFC28_BL_4 FE_OFN24_BL_4 VDD VSS BL<4> / CKBD3
XFE_OFC26_BL_6 FE_OFN22_BL_6 VDD VSS BL<6> / CKBD3
XFE_OFC25_BL_7 FE_OFN21_BL_7 VDD VSS BL<7> / CKBD3
XFE_OFC24_BL_8 FE_OFN20_BL_8 VDD VSS BL<8> / CKBD3
XFE_OFC23_BL_9 FE_OFN19_BL_9 VDD VSS BL<9> / CKBD3
XFE_OFC3_FE_DBTN5_porB FE_OFN2_FE_DBTN5_porB VDD VSS FE_OFN3_FE_DBTN5_porB / 
+ CKBD3
XFE_OFC0_FE_DBTN11_porC FE_DBTN11_porC VDD VSS FE_OFN0_FE_DBTN11_porC / CKBD3
XFE_OFC113_n_564 n_564 VDD VSS FE_OFN109_n_564 / CKBD6
XFE_OFC2_FE_DBTN5_porB FE_DBTN5_porB VDD VSS FE_OFN2_FE_DBTN5_porB / CKBD6
XFE_OFC1_FE_DBTN11_porC FE_DBTN11_porC VDD VSS FE_OFN1_FE_DBTN11_porC / CKBD6
XFE_OFC4_FE_DBTN1_porA FE_DBTN1_porA VDD VSS FE_OFN4_FE_DBTN1_porA / BUFFD8
XFE_OFC124_n_802 n_802 VDD VSS FE_OFN120_n_802 / BUFFD2
XFE_OFC117_n_458 n_458 VDD VSS FE_OFN113_n_458 / BUFFD2
XFE_OFC116_L2H_ScanStartC L2H_ScanStartC VDD VSS FE_OFN112_L2H_ScanStartC / 
+ BUFFD2
XFE_OFC115_n_797 n_797 VDD VSS FE_OFN111_n_797 / BUFFD2
XFE_OFC114_n_660 n_660 VDD VSS FE_OFN110_n_660 / BUFFD2
XFE_OFC111_L2H_ScanStartB L2H_ScanStartB VDD VSS FE_OFN107_L2H_ScanStartB / 
+ BUFFD2
XFE_OFC109_iVotedC_0 iVotedC<0> VDD VSS FE_OFN105_iVotedC_0 / BUFFD2
XFE_OFC108_TH_regVotedB_0 FE_PHN486_TH_regVotedB_0 VDD VSS 
+ FE_OFN104_TH_regVotedB_0 / BUFFD2
XFE_OFC107_TH_regVotedA_0 FE_PHN487_TH_regVotedA_0 VDD VSS 
+ FE_OFN103_TH_regVotedA_0 / BUFFD2
XFE_OFC106_TH_regVotedA_1 FE_PHN485_TH_regVotedA_1 VDD VSS 
+ FE_OFN102_TH_regVotedA_1 / BUFFD2
XFE_OFC105_TH_regVotedA_8 TH_regVotedA<8> VDD VSS FE_OFN101_TH_regVotedA_8 / 
+ BUFFD2
XFE_OFC104_TH_regVotedA_9 TH_regVotedA<9> VDD VSS FE_OFN100_TH_regVotedA_9 / 
+ BUFFD2
XFE_OFC102_FE_DBTN2_n_2026 FE_DBTN2_n_2026 VDD VSS FE_OFN98_FE_DBTN2_n_2026 / 
+ BUFFD2
XFE_OFC89_ministateVoted ministateVoted VDD VSS FE_OFN85_ministateVoted / 
+ BUFFD2
XFE_OFC81_Linear_Scan_BusyA Linear_Scan_BusyA VDD VSS 
+ FE_OFN77_Linear_Scan_BusyA / BUFFD2
XFE_OFC75_BL_intTmrErrorA BL_intTmrErrorA VDD VSS FE_OFN71_BL_intTmrErrorA / 
+ BUFFD2
XFE_OFC69_stateA_2 FE_PHN430_stateA_2 VDD VSS FE_OFN65_stateA_2 / BUFFD2
XFE_OFC68_iVotedA_0 iVotedA<0> VDD VSS FE_OFN64_iVotedA_0 / BUFFD2
XFE_OFC66_TH_regB_9 TH_regB<9> VDD VSS FE_OFN62_TH_regB_9 / BUFFD2
XFE_OFC65_TH_regA_0 TH_regA<0> VDD VSS FE_OFN61_TH_regA_0 / BUFFD2
XFE_OFC63_TH_regA_2 TH_regA<2> VDD VSS FE_OFN59_TH_regA_2 / BUFFD2
XFE_OFC9_CLKEn CLKEn VDD VSS CLKEnC / BUFFD2
XFE_OFC5_RSTn RSTn VDD VSS RSTnB / BUFFD2
XFE_OFC103_StateOut_1 FE_OFN99_StateOut_1 VDD VSS StateOut<1> / CKBD4
XFE_OFC54_StateOut_0 FE_OFN50_StateOut_0 VDD VSS StateOut<0> / CKBD4
XFE_OFC53_StateOut_2 FE_OFN49_StateOut_2 VDD VSS StateOut<2> / CKBD4
XFE_OFC45_Acc_7 FE_OFN41_Acc_7 VDD VSS Acc<7> / CKBD4
XFE_OFC41_Acc_11 FE_OFN37_Acc_11 VDD VSS Acc<11> / CKBD4
XFE_OFC27_BL_5 FE_OFN23_BL_5 VDD VSS BL<5> / CKBD4
XFE_OFC22_TH_0 FE_OFN18_TH_0 VDD VSS TH<0> / CKBD4
XFE_OFC21_TH_1 FE_OFN17_TH_1 VDD VSS TH<1> / CKBD4
XFE_OFC20_TH_2 FE_OFN16_TH_2 VDD VSS TH<2> / CKBD4
XFE_OFC19_TH_3 FE_OFN15_TH_3 VDD VSS TH<3> / CKBD4
XFE_OFC18_TH_4 FE_OFN14_TH_4 VDD VSS TH<4> / CKBD4
XFE_OFC17_TH_5 FE_OFN13_TH_5 VDD VSS TH<5> / CKBD4
XFE_OFC16_TH_6 FE_OFN12_TH_6 VDD VSS TH<6> / CKBD4
XFE_OFC15_TH_7 FE_OFN11_TH_7 VDD VSS TH<7> / CKBD4
XFE_OFC14_TH_8 FE_OFN10_TH_8 VDD VSS TH<8> / CKBD4
XFE_OFC13_TH_9 FE_OFN9_TH_9 VDD VSS TH<9> / CKBD4
XFE_OFC8_Bypass BypassB VDD VSS BypassC / CKBD4
XFE_OFC7_Bypass Bypass VDD VSS BypassB / CKBD4
XFE_PDC787_SAR_Scan_BusyVotedA SAR_Scan_BusyVotedA VDD VSS 
+ FE_PDN787_SAR_Scan_BusyVotedA / CKBD1
XFE_PDC786_FE_PHN635_n_434 FE_PHN635_n_434 VDD VSS FE_PDN786_FE_PHN635_n_434 / 
+ CKBD1
XFE_PDC785_FE_PHN533_n_289 FE_PHN533_n_289 VDD VSS FE_PDN785_FE_PHN533_n_289 / 
+ CKBD1
XFE_PDC784_FE_PHN584_n_203 FE_PHN584_n_203 VDD VSS FE_PDN784_FE_PHN584_n_203 / 
+ CKBD1
XFE_PDC782_FE_PHN511_n_525 FE_PHN511_n_525 VDD VSS FE_PDN782_FE_PHN511_n_525 / 
+ CKBD1
XFE_PDC781_n_278 n_278 VDD VSS FE_PDN781_n_278 / CKBD1
XFE_PDC780_FE_PHN412_BL_int_nextC_1 FE_PHN412_BL_int_nextC_1 VDD VSS 
+ FE_PDN780_FE_PHN412_BL_int_nextC_1 / CKBD1
XFE_PDC778_FE_PHN609_n_475 FE_PHN609_n_475 VDD VSS FE_PDN778_FE_PHN609_n_475 / 
+ CKBD1
XFE_PDC774_BL_intA_3 BL_intA<3> VDD VSS FE_PDN774_BL_intA_3 / CKBD1
XFE_PDC773_FE_PHN629_n_1940 FE_PHN629_n_1940 VDD VSS 
+ FE_PDN773_FE_PHN629_n_1940 / CKBD1
XFE_PDC771_FE_PHN468_DiffAccA_13 FE_PHN468_DiffAccA_13 VDD VSS 
+ FE_PDN771_FE_PHN468_DiffAccA_13 / CKBD1
XFE_PDC770_FE_PHN301_TH_reg_nextB_9 FE_PHN301_TH_reg_nextB_9 VDD VSS 
+ FE_PDN770_FE_PHN301_TH_reg_nextB_9 / CKBD1
XFE_PDC769_FE_PHN202_CMD_regC FE_PHN202_CMD_regC VDD VSS 
+ FE_PDN769_FE_PHN202_CMD_regC / CKBD1
XFE_PDC767_n_211 n_211 VDD VSS FE_PDN767_n_211 / CKBD1
XFE_PDC764_n_640 n_640 VDD VSS FE_PDN764_n_640 / CKBD1
XFE_PDC762_FE_PHN490_TH_regVotedC_7 FE_PHN490_TH_regVotedC_7 VDD VSS 
+ FE_PDN762_FE_PHN490_TH_regVotedC_7 / CKBD1
XFE_PDC759_n_203 n_203 VDD VSS FE_PDN759_n_203 / CKBD1
XFE_PDC758_FE_PHN294_TH_reg_nextB_8 FE_PHN294_TH_reg_nextB_8 VDD VSS 
+ FE_PDN758_FE_PHN294_TH_reg_nextB_8 / CKBD1
XFE_PDC757_FE_PHN492_TH_regVotedB_5 FE_PHN492_TH_regVotedB_5 VDD VSS 
+ FE_PDN757_FE_PHN492_TH_regVotedB_5 / CKBD1
XFE_OFC135_BL_intA_5 BL_intA<5> VDD VSS FE_OFN135_BL_intA_5 / CKBD1
XFE_OFC133_porA porA VDD VSS FE_OFN133_porA / CKBD1
XFE_OFC131_stateA_0 stateA<0> VDD VSS FE_OFN131_stateA_0 / CKBD1
XFE_OFC130_BL_intA_0 BL_intA<0> VDD VSS FE_OFN130_BL_intA_0 / CKBD1
XFE_OFC129_BL_intA_4 BL_intA<4> VDD VSS FE_OFN129_BL_intA_4 / CKBD1
XFE_OFC126_n_252 FE_PHN632_n_252 VDD VSS FE_OFN122_n_252 / CKBD1
XFE_OFC125_n_1700 n_1700 VDD VSS FE_OFN121_n_1700 / CKBD1
XFE_OFC120_n_1703 n_1703 VDD VSS FE_OFN116_n_1703 / CKBD1
XFE_OFC110_state_nextA_1 state_nextA<1> VDD VSS FE_OFN106_state_nextA_1 / CKBD1
XFE_OFC88_clkEnableC clkEnableC VDD VSS FE_OFN84_clkEnableC / CKBD1
XFE_OFC87_clkEnableB clkEnableB VDD VSS FE_OFN83_clkEnableB / CKBD1
XFE_OFC86_clkEnableA clkEnableA VDD VSS FE_OFN82_clkEnableA / CKBD1
XFE_OFC85_clkEnGFC_inDel3 clkEnGFC_inDel3 VDD VSS FE_OFN81_clkEnGFC_inDel3 / 
+ CKBD1
XFE_OFC84_clkEnGFB_inDel3 clkEnGFB_inDel3 VDD VSS FE_OFN80_clkEnGFB_inDel3 / 
+ CKBD1
XFE_OFC83_clkEnGFA_inDel3 clkEnGFA_inDel3 VDD VSS FE_OFN79_clkEnGFA_inDel3 / 
+ CKBD1
XFE_OFC82_NW_regTmrErrorB NW_regTmrErrorB VDD VSS FE_OFN78_NW_regTmrErrorB / 
+ CKBD1
XFE_OFC77_BL_intTmrErrorC BL_intTmrErrorC VDD VSS FE_OFN73_BL_intTmrErrorC / 
+ CKBD1
XFE_OFC76_BL_intTmrErrorB BL_intTmrErrorB VDD VSS FE_OFN72_BL_intTmrErrorB / 
+ CKBD1
XFE_OFC67_iC_3 FE_PHN424_iC_3 VDD VSS FE_OFN63_iC_3 / CKBD1
XFE_OFC64_TH_regA_1 TH_regA<1> VDD VSS FE_OFN60_TH_regA_1 / CKBD1
XFE_OFC62_TH_regA_3 FE_PHN248_TH_regA_3 VDD VSS FE_OFN58_TH_regA_3 / CKBD1
XFE_OFC61_TH_regA_4 TH_regA<4> VDD VSS FE_OFN57_TH_regA_4 / CKBD1
XFE_OFC60_TH_regA_5 TH_regA<5> VDD VSS FE_OFN56_TH_regA_5 / CKBD1
XFE_OFC59_TH_regA_6 TH_regA<6> VDD VSS FE_OFN55_TH_regA_6 / CKBD1
XFE_OFC58_TH_regA_7 TH_regA<7> VDD VSS FE_OFN54_TH_regA_7 / CKBD1
XFE_OFC56_TH_regA_9 TH_regA<9> VDD VSS FE_OFN52_TH_regA_9 / CKBD1
XFE_OFC11_TH_offset_0 TH_offset<0> VDD VSS FE_OFN7_TH_offset_0 / CKBD1
XFE_OFC12_ScanDone FE_OFN8_ScanDone VDD VSS ScanDone / BUFFD3
XFE_OFC36_NW_0 FE_OFN32_NW_0 VDD VSS NW<0> / BUFFD4
XFE_OFC35_NW_1 FE_OFN31_NW_1 VDD VSS NW<1> / BUFFD4
XFE_OFC34_NW_2 FE_OFN30_NW_2 VDD VSS NW<2> / BUFFD4
XFE_OFC33_NW_3 FE_OFN29_NW_3 VDD VSS NW<3> / BUFFD4
XLTIELO VDD VSS LTIELO_NET / TIEL
XCTS_ccd_BUF_clkA_G1_L4_4 CTS_22 VDD VSS CTS_21 / CKBD8
XCTS_ccd_BUF_clkA_G1_L3_2 clkGatedB VDD VSS CTS_22 / CKBD8
XCTS_ccd_BUF_clkA_G1_L3_1 clkGatedC VDD VSS CTS_20 / CKBD8
XCTS_ccd_BUF_clkA_G1_L4_6 CTS_24 VDD VSS CTS_23 / CKBD12
XCTS_ccd_BUF_clkA_G1_L3_3 clkGatedA VDD VSS CTS_24 / CKBD12
XCTS_ccd_BUF_clkA_G1_L4_2 CTS_20 VDD VSS CTS_19 / CKBD12
XCTS_cpc_drv_BUF_clkA_G1_L5_1 CTS_21 VDD VSS CTS_25 / CKBD16
XFE_PHC706_counter_clkA_8 counter_clkA<8> VDD VSS FE_PHN706_counter_clkA_8 / 
+ DEL0
XFE_PHC698_n_436 n_436 VDD VSS FE_PHN698_n_436 / DEL0
XFE_PHC697_n_198 n_198 VDD VSS FE_PHN697_n_198 / DEL0
XFE_PHC693_n_52 n_52 VDD VSS FE_PHN693_n_52 / DEL0
XFE_PHC687_DiffAccC_1 FE_PHN709_DiffAccC_1 VDD VSS FE_PHN687_DiffAccC_1 / DEL0
XFE_PHC671_ministateA ministateA VDD VSS FE_PHN671_ministateA / DEL0
XFE_PHC670_n_702 n_702 VDD VSS FE_PHN670_n_702 / DEL0
XFE_PHC666_n_508 n_508 VDD VSS FE_PHN666_n_508 / DEL0
XFE_PHC664_n_700 n_700 VDD VSS FE_PHN664_n_700 / DEL0
XFE_PHC662_n_703 n_703 VDD VSS FE_PHN662_n_703 / DEL0
XFE_PHC661_n_699 n_699 VDD VSS FE_PHN661_n_699 / DEL0
XFE_PHC659_n_704 n_704 VDD VSS FE_PHN659_n_704 / DEL0
XFE_PHC658_n_705 n_705 VDD VSS FE_PHN658_n_705 / DEL0
XFE_PHC657_n_698 n_698 VDD VSS FE_PHN657_n_698 / DEL0
XFE_PHC656_n_515 n_515 VDD VSS FE_PHN656_n_515 / DEL0
XFE_PHC655_n_697 n_697 VDD VSS FE_PHN655_n_697 / DEL0
XFE_PHC654_n_701 n_701 VDD VSS FE_PHN654_n_701 / DEL0
XFE_PHC653_n_512 n_512 VDD VSS FE_PHN653_n_512 / DEL0
XFE_PHC652_n_514 n_514 VDD VSS FE_PHN652_n_514 / DEL0
XFE_PHC650_n_696 n_696 VDD VSS FE_PHN650_n_696 / DEL0
XFE_PHC649_n_513 n_513 VDD VSS FE_PHN649_n_513 / DEL0
XFE_PHC648_n_509 n_509 VDD VSS FE_PHN648_n_509 / DEL0
XFE_PHC647_n_510 n_510 VDD VSS FE_PHN647_n_510 / DEL0
XFE_PHC646_n_511 n_511 VDD VSS FE_PHN646_n_511 / DEL0
XFE_PHC644_n_519 n_519 VDD VSS FE_PHN644_n_519 / DEL0
XFE_PHC629_n_1940 n_1940 VDD VSS FE_PHN629_n_1940 / DEL0
XFE_PHC627_n_1938 FE_PHN627_n_1938 VDD VSS n_1938 / DEL0
XFE_PHC603_n_719 n_719 VDD VSS FE_PHN603_n_719 / DEL0
XFE_PHC602_n_820 n_820 VDD VSS FE_PHN602_n_820 / DEL0
XFE_PHC600_n_718 n_718 VDD VSS FE_PHN600_n_718 / DEL0
XFE_PHC599_n_708 n_708 VDD VSS FE_PHN599_n_708 / DEL0
XFE_PHC598_n_808 n_808 VDD VSS FE_PHN598_n_808 / DEL0
XFE_PHC597_n_715 n_715 VDD VSS FE_PHN597_n_715 / DEL0
XFE_PHC596_n_712 n_712 VDD VSS FE_PHN596_n_712 / DEL0
XFE_PHC595_n_811 n_811 VDD VSS FE_PHN595_n_811 / DEL0
XFE_PHC594_n_819 n_819 VDD VSS FE_PHN594_n_819 / DEL0
XFE_PHC593_n_817 n_817 VDD VSS FE_PHN593_n_817 / DEL0
XFE_PHC592_n_711 n_711 VDD VSS FE_PHN592_n_711 / DEL0
XFE_PHC591_n_714 n_714 VDD VSS FE_PHN591_n_714 / DEL0
XFE_PHC590_n_809 n_809 VDD VSS FE_PHN590_n_809 / DEL0
XFE_PHC589_n_859 n_859 VDD VSS FE_PHN589_n_859 / DEL0
XFE_PHC583_n_264 n_264 VDD VSS FE_PHN583_n_264 / DEL0
XFE_PHC551_n_2002 n_2002 VDD VSS FE_PHN551_n_2002 / DEL0
XFE_PHC548_n_1941 n_1941 VDD VSS FE_PHN548_n_1941 / DEL0
XFE_PHC547_n_478 n_478 VDD VSS FE_PHN547_n_478 / DEL0
XFE_PHC545_n_466 n_466 VDD VSS FE_PHN545_n_466 / DEL0
XFE_PHC542_n_851 n_851 VDD VSS FE_PHN542_n_851 / DEL0
XFE_PHC541_n_483 n_483 VDD VSS FE_PHN541_n_483 / DEL0
XFE_PHC540_n_856 n_856 VDD VSS FE_PHN540_n_856 / DEL0
XFE_PHC538_n_471 n_471 VDD VSS FE_PHN538_n_471 / DEL0
XFE_PHC536_n_477 n_477 VDD VSS FE_PHN536_n_477 / DEL0
XFE_PHC535_n_256 n_256 VDD VSS FE_PHN535_n_256 / DEL0
XFE_PHC529_n_858 n_858 VDD VSS FE_PHN529_n_858 / DEL0
XFE_PHC492_TH_regVotedB_5 TH_regVotedB<5> VDD VSS FE_PHN492_TH_regVotedB_5 / 
+ DEL0
XFE_PHC491_TH_regVotedC_5 TH_regVotedC<5> VDD VSS FE_PHN491_TH_regVotedC_5 / 
+ DEL0
XFE_PHC490_TH_regVotedC_7 TH_regVotedC<7> VDD VSS FE_PHN490_TH_regVotedC_7 / 
+ DEL0
XFE_PHC487_TH_regVotedA_0 TH_regVotedA<0> VDD VSS FE_PHN487_TH_regVotedA_0 / 
+ DEL0
XFE_PHC486_TH_regVotedB_0 TH_regVotedB<0> VDD VSS FE_PHN486_TH_regVotedB_0 / 
+ DEL0
XFE_PHC485_TH_regVotedA_1 TH_regVotedA<1> VDD VSS FE_PHN485_TH_regVotedA_1 / 
+ DEL0
XFE_PHC459_stateA_0 FE_PHN459_stateA_0 VDD VSS stateA<0> / DEL0
XFE_PHC449_iC_0 iC<0> VDD VSS FE_PHN449_iC_0 / DEL0
XFE_PHC445_iC_2 iC<2> VDD VSS FE_PHN445_iC_2 / DEL0
XFE_PHC442_iB_0 iB<0> VDD VSS FE_PHN442_iB_0 / DEL0
XFE_PHC438_stateB_0 stateB<0> VDD VSS FE_PHN438_stateB_0 / DEL0
XFE_PHC437_iB_2 iB<2> VDD VSS FE_PHN437_iB_2 / DEL0
XFE_PHC436_stateB_2 stateB<2> VDD VSS FE_PHN436_stateB_2 / DEL0
XFE_PHC435_stateA_1 stateA<1> VDD VSS FE_PHN435_stateA_1 / DEL0
XFE_PHC434_stateB_1 stateB<1> VDD VSS FE_PHN434_stateB_1 / DEL0
XFE_PHC433_iA_0 iA<0> VDD VSS FE_PHN433_iA_0 / DEL0
XFE_PHC431_stateC_1 stateC<1> VDD VSS FE_PHN431_stateC_1 / DEL0
XFE_PHC430_stateA_2 stateA<2> VDD VSS FE_PHN430_stateA_2 / DEL0
XFE_PHC427_iB_1 iB<1> VDD VSS FE_PHN427_iB_1 / DEL0
XFE_PHC425_iC_1 iC<1> VDD VSS FE_PHN425_iC_1 / DEL0
XFE_PHC424_iC_3 iC<3> VDD VSS FE_PHN424_iC_3 / DEL0
XFE_PHC422_iB_4 iB<4> VDD VSS FE_PHN422_iB_4 / DEL0
XFE_PHC418_stateC_0 stateC<0> VDD VSS FE_PHN418_stateC_0 / DEL0
XFE_PHC417_iA_2 iA<2> VDD VSS FE_PHN417_iA_2 / DEL0
XFE_PHC364_stateC_2 stateC<2> VDD VSS FE_PHN364_stateC_2 / DEL0
XFE_PHC349_iA_4 iA<4> VDD VSS FE_PHN349_iA_4 / DEL0
XFE_PHC331_iC_4 iC<4> VDD VSS FE_PHN331_iC_4 / DEL0
XFE_PHC330_iB_3 iB<3> VDD VSS FE_PHN330_iB_3 / DEL0
XFE_PHC319_SAR_Scan_BusyB SAR_Scan_BusyB VDD VSS FE_PHN319_SAR_Scan_BusyB / 
+ DEL0
XFE_PHC297_iA_3 iA<3> VDD VSS FE_PHN297_iA_3 / DEL0
XFE_PHC296_iA_1 iA<1> VDD VSS FE_PHN296_iA_1 / DEL0
XFE_PHC293_FE_OFN62_TH_regB_9 FE_OFN62_TH_regB_9 VDD VSS 
+ FE_PHN293_FE_OFN62_TH_regB_9 / DEL0
XFE_PHC292_FE_OFN57_TH_regA_4 FE_OFN57_TH_regA_4 VDD VSS 
+ FE_PHN292_FE_OFN57_TH_regA_4 / DEL0
XFE_PHC290_SAR_Scan_BusyA SAR_Scan_BusyA VDD VSS FE_PHN290_SAR_Scan_BusyA / 
+ DEL0
XFE_PHC275_SAR_Scan_DoneC SAR_Scan_DoneC VDD VSS FE_PHN275_SAR_Scan_DoneC / 
+ DEL0
XFE_PHC261_FE_OFN56_TH_regA_5 FE_OFN56_TH_regA_5 VDD VSS 
+ FE_PHN261_FE_OFN56_TH_regA_5 / DEL0
XFE_PHC256_SAR_Scan_DoneA SAR_Scan_DoneA VDD VSS FE_PHN256_SAR_Scan_DoneA / 
+ DEL0
XFE_PHC251_SAR_Scan_BusyC SAR_Scan_BusyC VDD VSS FE_PHN251_SAR_Scan_BusyC / 
+ DEL0
XFE_PHC248_TH_regA_3 TH_regA<3> VDD VSS FE_PHN248_TH_regA_3 / DEL0
XFE_PHC235_Auto_Scan_DoneB Auto_Scan_DoneB VDD VSS FE_PHN235_Auto_Scan_DoneB / 
+ DEL0
XFE_PHC231_Auto_Scan_DoneA Auto_Scan_DoneA VDD VSS FE_PHN231_Auto_Scan_DoneA / 
+ DEL0
XFE_PHC230_TH_regC_9 TH_regC<9> VDD VSS FE_PHN230_TH_regC_9 / DEL0
XFE_PHC228_TH_regC_8 TH_regC<8> VDD VSS FE_PHN228_TH_regC_8 / DEL0
XFE_PHC227_FE_OFN59_TH_regA_2 FE_OFN59_TH_regA_2 VDD VSS 
+ FE_PHN227_FE_OFN59_TH_regA_2 / DEL0
XFE_PHC222_TH_regC_0 TH_regC<0> VDD VSS FE_PHN222_TH_regC_0 / DEL0
XFE_PHC220_Auto_Scan_DoneC Auto_Scan_DoneC VDD VSS FE_PHN220_Auto_Scan_DoneC / 
+ DEL0
XFE_PHC218_TH_regB_3 TH_regB<3> VDD VSS FE_PHN218_TH_regB_3 / DEL0
XFE_PHC216_TH_regC_1 TH_regC<1> VDD VSS FE_PHN216_TH_regC_1 / DEL0
XFE_PHC213_TH_regB_2 TH_regB<2> VDD VSS FE_PHN213_TH_regB_2 / DEL0
XFE_PHC202_CMD_regC CMD_regC VDD VSS FE_PHN202_CMD_regC / DEL0
XFE_PHC197_TH_regB_1 TH_regB<1> VDD VSS FE_PHN197_TH_regB_1 / DEL0
XFE_PHC195_TH_regC_6 TH_regC<6> VDD VSS FE_PHN195_TH_regC_6 / DEL0
XFE_PHC194_TH_regC_2 TH_regC<2> VDD VSS FE_PHN194_TH_regC_2 / DEL0
XFE_PHC192_TH_regC_3 TH_regC<3> VDD VSS FE_PHN192_TH_regC_3 / DEL0
XFE_PHC191_NW_regB_1 NW_regB<1> VDD VSS FE_PHN191_NW_regB_1 / DEL0
XFE_PHC190_TH_regC_4 TH_regC<4> VDD VSS FE_PHN190_TH_regC_4 / DEL0
XFE_PHC189_TH_regB_4 TH_regB<4> VDD VSS FE_PHN189_TH_regB_4 / DEL0
XFE_PHC188_TH_regC_5 TH_regC<5> VDD VSS FE_PHN188_TH_regC_5 / DEL0
XFE_PHC186_NW_regA_1 NW_regA<1> VDD VSS FE_PHN186_NW_regA_1 / DEL0
XFE_PHC185_NW_regA_0 NW_regA<0> VDD VSS FE_PHN185_NW_regA_0 / DEL0
XFE_PHC184_NW_regC_0 NW_regC<0> VDD VSS FE_PHN184_NW_regC_0 / DEL0
XFE_PHC179_TH_regC_7 TH_regC<7> VDD VSS FE_PHN179_TH_regC_7 / DEL0
XFE_PHC173_CMD_regA CMD_regA VDD VSS FE_PHN173_CMD_regA / DEL0
XFE_PHC172_CMD_regB CMD_regB VDD VSS FE_PHN172_CMD_regB / DEL0
XFE_PHC672_counter_clkA_9 counter_clkA<9> VDD VSS FE_PHN672_counter_clkA_9 / 
+ DEL1
XFE_PHC669_n_516 n_516 VDD VSS FE_PHN669_n_516 / DEL1
XFE_PHC668_n_124 n_124 VDD VSS FE_PHN668_n_124 / DEL1
XFE_PHC667_n_125 n_125 VDD VSS FE_PHN667_n_125 / DEL1
XFE_PHC665_n_405 n_405 VDD VSS FE_PHN665_n_405 / DEL1
XFE_PHC663_n_404 n_404 VDD VSS FE_PHN663_n_404 / DEL1
XFE_PHC660_n_112 n_112 VDD VSS FE_PHN660_n_112 / DEL1
XFE_PHC651_n_111 n_111 VDD VSS FE_PHN651_n_111 / DEL1
XFE_PHC645_n_117 n_117 VDD VSS FE_PHN645_n_117 / DEL1
XFE_PHC643_n_110 n_110 VDD VSS FE_PHN643_n_110 / DEL1
XFE_PHC642_n_109 n_109 VDD VSS FE_PHN642_n_109 / DEL1
XFE_PHC641_n_118 n_118 VDD VSS FE_PHN641_n_118 / DEL1
XFE_PHC640_n_408 n_408 VDD VSS FE_PHN640_n_408 / DEL1
XFE_PHC639_n_412 n_412 VDD VSS FE_PHN639_n_412 / DEL1
XFE_PHC638_n_429 n_429 VDD VSS FE_PHN638_n_429 / DEL1
XFE_PHC637_n_409 n_409 VDD VSS FE_PHN637_n_409 / DEL1
XFE_PHC636_n_343 n_343 VDD VSS FE_PHN636_n_343 / DEL1
XFE_PHC635_n_434 n_434 VDD VSS FE_PHN635_n_434 / DEL1
XFE_PHC634_n_432 n_432 VDD VSS FE_PHN634_n_432 / DEL1
XFE_PHC633_n_411 n_411 VDD VSS FE_PHN633_n_411 / DEL1
XFE_PHC626_n_829 n_829 VDD VSS FE_PHN626_n_829 / DEL1
XFE_PHC625_n_710 n_710 VDD VSS FE_PHN625_n_710 / DEL1
XFE_PHC624_n_709 n_709 VDD VSS FE_PHN624_n_709 / DEL1
XFE_PHC623_n_825 n_825 VDD VSS FE_PHN623_n_825 / DEL1
XFE_PHC622_n_727 n_727 VDD VSS FE_PHN622_n_727 / DEL1
XFE_PHC621_n_810 n_810 VDD VSS FE_PHN621_n_810 / DEL1
XFE_PHC620_n_724 n_724 VDD VSS FE_PHN620_n_724 / DEL1
XFE_PHC619_n_716 n_716 VDD VSS FE_PHN619_n_716 / DEL1
XFE_PHC617_n_815 n_815 VDD VSS FE_PHN617_n_815 / DEL1
XFE_PHC616_n_854 n_854 VDD VSS FE_PHN616_n_854 / DEL1
XFE_PHC615_n_713 n_713 VDD VSS FE_PHN615_n_713 / DEL1
XFE_PHC614_n_814 n_814 VDD VSS FE_PHN614_n_814 / DEL1
XFE_PHC613_n_813 n_813 VDD VSS FE_PHN613_n_813 / DEL1
XFE_PHC612_n_812 n_812 VDD VSS FE_PHN612_n_812 / DEL1
XFE_PHC611_n_474 n_474 VDD VSS FE_PHN611_n_474 / DEL1
XFE_PHC610_n_852 n_852 VDD VSS FE_PHN610_n_852 / DEL1
XFE_PHC609_n_475 n_475 VDD VSS FE_PHN609_n_475 / DEL1
XFE_PHC608_n_707 n_707 VDD VSS FE_PHN608_n_707 / DEL1
XFE_PHC606_n_816 n_816 VDD VSS FE_PHN606_n_816 / DEL1
XFE_PHC605_n_260 n_260 VDD VSS FE_PHN605_n_260 / DEL1
XFE_PHC604_n_259 n_259 VDD VSS FE_PHN604_n_259 / DEL1
XFE_PHC601_n_262 n_262 VDD VSS FE_PHN601_n_262 / DEL1
XFE_PHC588_n_750 n_750 VDD VSS FE_PHN588_n_750 / DEL1
XFE_PHC587_n_743 n_743 VDD VSS FE_PHN587_n_743 / DEL1
XFE_PHC586_n_753 n_753 VDD VSS FE_PHN586_n_753 / DEL1
XFE_PHC585_n_751 n_751 VDD VSS FE_PHN585_n_751 / DEL1
XFE_PHC584_n_203 FE_PDN759_n_203 VDD VSS FE_PHN584_n_203 / DEL1
XFE_PHC582_n_755 n_755 VDD VSS FE_PHN582_n_755 / DEL1
XFE_PHC581_n_749 n_749 VDD VSS FE_PHN581_n_749 / DEL1
XFE_PHC580_n_752 n_752 VDD VSS FE_PHN580_n_752 / DEL1
XFE_PHC579_n_869 n_869 VDD VSS FE_PHN579_n_869 / DEL1
XFE_PHC578_n_747 n_747 VDD VSS FE_PHN578_n_747 / DEL1
XFE_PHC577_n_870 n_870 VDD VSS FE_PHN577_n_870 / DEL1
XFE_PHC576_n_876 n_876 VDD VSS FE_PHN576_n_876 / DEL1
XFE_PHC575_n_756 n_756 VDD VSS FE_PHN575_n_756 / DEL1
XFE_PHC574_n_868 n_868 VDD VSS FE_PHN574_n_868 / DEL1
XFE_PHC573_n_748 n_748 VDD VSS FE_PHN573_n_748 / DEL1
XFE_PHC572_n_873 n_873 VDD VSS FE_PHN572_n_873 / DEL1
XFE_PHC571_n_875 n_875 VDD VSS FE_PHN571_n_875 / DEL1
XFE_PHC570_n_865 n_865 VDD VSS FE_PHN570_n_865 / DEL1
XFE_PHC569_n_877 n_877 VDD VSS FE_PHN569_n_877 / DEL1
XFE_PHC568_n_874 n_874 VDD VSS FE_PHN568_n_874 / DEL1
XFE_PHC567_n_871 n_871 VDD VSS FE_PHN567_n_871 / DEL1
XFE_PHC566_n_866 n_866 VDD VSS FE_PHN566_n_866 / DEL1
XFE_PHC565_n_872 n_872 VDD VSS FE_PHN565_n_872 / DEL1
XFE_PHC564_n_879 n_879 VDD VSS FE_PHN564_n_879 / DEL1
XFE_PHC563_n_54 n_54 VDD VSS FE_PHN563_n_54 / DEL1
XFE_PHC560_n_470 n_470 VDD VSS FE_PHN560_n_470 / DEL1
XFE_PHC559_n_855 n_855 VDD VSS FE_PHN559_n_855 / DEL1
XFE_PHC558_n_469 n_469 VDD VSS FE_PHN558_n_469 / DEL1
XFE_PHC557_n_473 n_473 VDD VSS FE_PHN557_n_473 / DEL1
XFE_PHC556_n_853 n_853 VDD VSS FE_PHN556_n_853 / DEL1
XFE_PHC555_n_468 n_468 VDD VSS FE_PHN555_n_468 / DEL1
XFE_PHC554_n_862 n_862 VDD VSS FE_PHN554_n_862 / DEL1
XFE_PHC553_n_467 n_467 VDD VSS FE_PHN553_n_467 / DEL1
XFE_PHC552_n_472 n_472 VDD VSS FE_PHN552_n_472 / DEL1
XFE_PHC550_n_857 n_857 VDD VSS FE_PHN550_n_857 / DEL1
XFE_PHC549_n_476 n_476 VDD VSS FE_PHN549_n_476 / DEL1
XFE_PHC546_n_199 n_199 VDD VSS FE_PHN546_n_199 / DEL1
XFE_PHC539_n_287 FE_PHN539_n_287 VDD VSS n_287 / DEL1
XFE_PHC537_n_284 n_284 VDD VSS FE_PHN537_n_284 / DEL1
XFE_PHC534_n_291 FE_PHN534_n_291 VDD VSS n_291 / DEL1
XFE_PHC533_n_289 n_289 VDD VSS FE_PHN533_n_289 / DEL1
XFE_PHC532_n_281 n_281 VDD VSS FE_PHN532_n_281 / DEL1
XFE_PHC530_n_211 FE_PDN767_n_211 VDD VSS FE_PHN530_n_211 / DEL1
XFE_PHC528_n_278 FE_PDN781_n_278 VDD VSS FE_PHN528_n_278 / DEL1
XFE_PHC526_n_121 n_121 VDD VSS FE_PHN526_n_121 / DEL1
XFE_PHC525_n_266 n_266 VDD VSS FE_PHN525_n_266 / DEL1
XFE_PHC524_n_247 FE_PDN766_n_247 VDD VSS FE_PHN524_n_247 / DEL1
XFE_PHC523_n_200 n_200 VDD VSS FE_PHN523_n_200 / DEL1
XFE_PHC522_n_272 n_272 VDD VSS FE_PHN522_n_272 / DEL1
XFE_PHC521_n_64 n_64 VDD VSS FE_PHN521_n_64 / DEL1
XFE_PHC520_n_337 FE_PDN776_n_337 VDD VSS FE_PHN520_n_337 / DEL1
XFE_PHC519_n_99 n_99 VDD VSS FE_PHN519_n_99 / DEL1
XFE_PHC518_n_128 n_128 VDD VSS FE_PHN518_n_128 / DEL1
XFE_PHC517_n_137 n_137 VDD VSS FE_PHN517_n_137 / DEL1
XFE_PHC516_n_134 n_134 VDD VSS FE_PHN516_n_134 / DEL1
XFE_PHC515_n_56 n_56 VDD VSS FE_PHN515_n_56 / DEL1
XFE_PHC513_n_53 n_53 VDD VSS FE_PHN513_n_53 / DEL1
XFE_PHC512_n_140 n_140 VDD VSS FE_PHN512_n_140 / DEL1
XFE_PHC511_n_525 n_525 VDD VSS FE_PHN511_n_525 / DEL1
XFE_PHC510_n_523 n_523 VDD VSS FE_PHN510_n_523 / DEL1
XFE_PHC509_n_524 n_524 VDD VSS FE_PHN509_n_524 / DEL1
XFE_PHC508_n_201 FE_PHN508_n_201 VDD VSS n_201 / DEL1
XFE_PHC507_n_531 n_531 VDD VSS FE_PHN507_n_531 / DEL1
XFE_PHC506_n_202 n_202 VDD VSS FE_PHN506_n_202 / DEL1
XFE_PHC505_n_526 n_526 VDD VSS FE_PHN505_n_526 / DEL1
XFE_PHC504_n_142 n_142 VDD VSS FE_PHN504_n_142 / DEL1
XFE_PHC503_n_55 n_55 VDD VSS FE_PHN503_n_55 / DEL1
XFE_PHC502_n_535 n_535 VDD VSS FE_PHN502_n_535 / DEL1
XFE_PHC501_n_532 n_532 VDD VSS FE_PHN501_n_532 / DEL1
XFE_PHC500_n_144 n_144 VDD VSS FE_PHN500_n_144 / DEL1
XFE_PHC499_n_65 n_65 VDD VSS FE_PHN499_n_65 / DEL1
XFE_PHC498_n_131 n_131 VDD VSS FE_PHN498_n_131 / DEL1
XFE_PHC497_n_533 n_533 VDD VSS FE_PHN497_n_533 / DEL1
XFE_PHC496_n_527 n_527 VDD VSS FE_PHN496_n_527 / DEL1
XFE_PHC495_n_521 n_521 VDD VSS FE_PHN495_n_521 / DEL1
XFE_PHC494_n_528 n_528 VDD VSS FE_PHN494_n_528 / DEL1
XFE_PHC493_n_529 n_529 VDD VSS FE_PHN493_n_529 / DEL1
XFE_PHC489_n_1662 n_1662 VDD VSS FE_PHN489_n_1662 / DEL1
XFE_PHC488_n_1675 n_1675 VDD VSS FE_PHN488_n_1675 / DEL1
XFE_PHC481_counter_clkB_13 counter_clkB<13> VDD VSS FE_PHN481_counter_clkB_13 
+ / DEL1
XFE_PHC480_counter_clkB_14 counter_clkB<14> VDD VSS FE_PHN480_counter_clkB_14 
+ / DEL1
XFE_PHC479_counter_clkB_9 counter_clkB<9> VDD VSS FE_PHN479_counter_clkB_9 / 
+ DEL1
XFE_PHC478_counter_clkB_8 counter_clkB<8> VDD VSS FE_PHN478_counter_clkB_8 / 
+ DEL1
XFE_PHC477_counter_clkB_7 counter_clkB<7> VDD VSS FE_PHN477_counter_clkB_7 / 
+ DEL1
XFE_PHC476_counter_clkB_6 counter_clkB<6> VDD VSS FE_PHN476_counter_clkB_6 / 
+ DEL1
XFE_PHC475_counter_clkB_12 counter_clkB<12> VDD VSS FE_PHN475_counter_clkB_12 
+ / DEL1
XFE_PHC474_counter_clkB_10 counter_clkB<10> VDD VSS FE_PHN474_counter_clkB_10 
+ / DEL1
XFE_PHC473_counter_clkB_11 counter_clkB<11> VDD VSS FE_PHN473_counter_clkB_11 
+ / DEL1
XFE_PHC472_DiffAccC_11 DiffAccC<11> VDD VSS FE_PHN472_DiffAccC_11 / DEL1
XFE_PHC471_counter_clkB_15 counter_clkB<15> VDD VSS FE_PHN471_counter_clkB_15 
+ / DEL1
XFE_PHC470_DiffAccC_12 DiffAccC<12> VDD VSS FE_PHN470_DiffAccC_12 / DEL1
XFE_PHC468_DiffAccA_13 DiffAccA<13> VDD VSS FE_PHN468_DiffAccA_13 / DEL1
XFE_PHC467_DiffAccA_14 DiffAccA<14> VDD VSS FE_PHN467_DiffAccA_14 / DEL1
XFE_PHC466_counter_clkA_6 counter_clkA<6> VDD VSS FE_PHN466_counter_clkA_6 / 
+ DEL1
XFE_PHC465_counter_clkA_7 counter_clkA<7> VDD VSS FE_PHN465_counter_clkA_7 / 
+ DEL1
XFE_PHC464_DiffAccB_14 DiffAccB<14> VDD VSS FE_PHN464_DiffAccB_14 / DEL1
XFE_PHC463_counter_clkA_12 counter_clkA<12> VDD VSS FE_PHN463_counter_clkA_12 
+ / DEL1
XFE_PHC462_counter_clkA_11 counter_clkA<11> VDD VSS FE_PHN462_counter_clkA_11 
+ / DEL1
XFE_PHC460_DiffAccC_13 DiffAccC<13> VDD VSS FE_PHN460_DiffAccC_13 / DEL1
XFE_PHC458_counter_clkA_14 counter_clkA<14> VDD VSS FE_PHN458_counter_clkA_14 
+ / DEL1
XFE_PHC457_counter_clkA_15 counter_clkA<15> VDD VSS FE_PHN457_counter_clkA_15 
+ / DEL1
XFE_PHC456_counter_clkA_10 counter_clkA<10> VDD VSS FE_PHN456_counter_clkA_10 
+ / DEL1
XFE_PHC455_counter_clkA_13 counter_clkA<13> VDD VSS FE_PHN455_counter_clkA_13 
+ / DEL1
XFE_PHC454_DiffAccB_13 DiffAccB<13> VDD VSS FE_PHN454_DiffAccB_13 / DEL1
XFE_PHC452_counter_clkC_9 counter_clkC<9> VDD VSS FE_PHN452_counter_clkC_9 / 
+ DEL1
XFE_PHC451_counter_clkC_8 counter_clkC<8> VDD VSS FE_PHN451_counter_clkC_8 / 
+ DEL1
XFE_PHC450_counter_clkC_14 counter_clkC<14> VDD VSS FE_PHN450_counter_clkC_14 
+ / DEL1
XFE_PHC448_counter_clkC_12 counter_clkC<12> VDD VSS FE_PHN448_counter_clkC_12 
+ / DEL1
XFE_PHC447_counter_clkC_7 counter_clkC<7> VDD VSS FE_PHN447_counter_clkC_7 / 
+ DEL1
XFE_PHC446_counter_clkC_6 counter_clkC<6> VDD VSS FE_PHN446_counter_clkC_6 / 
+ DEL1
XFE_PHC444_counter_clkC_11 counter_clkC<11> VDD VSS FE_PHN444_counter_clkC_11 
+ / DEL1
XFE_PHC443_counter_clkC_13 counter_clkC<13> VDD VSS FE_PHN443_counter_clkC_13 
+ / DEL1
XFE_PHC441_counter_clkC_15 counter_clkC<15> VDD VSS FE_PHN441_counter_clkC_15 
+ / DEL1
XFE_PHC440_counter_clkC_10 counter_clkC<10> VDD VSS FE_PHN440_counter_clkC_10 
+ / DEL1
XFE_PHC439_DiffAccC_14 DiffAccC<14> VDD VSS FE_PHN439_DiffAccC_14 / DEL1
XFE_PHC432_ScanActive_nextA ScanActive_nextA VDD VSS 
+ FE_PHN432_ScanActive_nextA / DEL1
XFE_PHC429_n_613 n_613 VDD VSS FE_PHN429_n_613 / DEL1
XFE_PHC428_n_587 n_587 VDD VSS FE_PHN428_n_587 / DEL1
XFE_PHC423_CMD_reg_nextC CMD_reg_nextC VDD VSS FE_PHN423_CMD_reg_nextC / DEL1
XFE_PHC421_SAR_Scan_Done_nextA SAR_Scan_Done_nextA VDD VSS 
+ FE_PHN421_SAR_Scan_Done_nextA / DEL1
XFE_PHC419_Linear_Scan_Busy_nextB Linear_Scan_Busy_nextB VDD VSS 
+ FE_PHN419_Linear_Scan_Busy_nextB / DEL1
XFE_PHC416_SAR_Scan_Done_nextB SAR_Scan_Done_nextB VDD VSS 
+ FE_PHN416_SAR_Scan_Done_nextB / DEL1
XFE_PHC414_BL_int_nextC_2 BL_int_nextC<2> VDD VSS FE_PHN414_BL_int_nextC_2 / 
+ DEL1
XFE_PHC412_BL_int_nextC_1 BL_int_nextC<1> VDD VSS FE_PHN412_BL_int_nextC_1 / 
+ DEL1
XFE_PHC411_BL_int_nextC_3 BL_int_nextC<3> VDD VSS FE_PHN411_BL_int_nextC_3 / 
+ DEL1
XFE_PHC409_BL_int_nextC_9 BL_int_nextC<9> VDD VSS FE_PHN409_BL_int_nextC_9 / 
+ DEL1
XFE_PHC408_CMD_reg_nextA CMD_reg_nextA VDD VSS FE_PHN408_CMD_reg_nextA / DEL1
XFE_PHC407_BL_int_nextC_6 BL_int_nextC<6> VDD VSS FE_PHN407_BL_int_nextC_6 / 
+ DEL1
XFE_PHC405_BL_int_nextA_1 BL_int_nextA<1> VDD VSS FE_PHN405_BL_int_nextA_1 / 
+ DEL1
XFE_PHC403_BL_int_nextC_7 BL_int_nextC<7> VDD VSS FE_PHN403_BL_int_nextC_7 / 
+ DEL1
XFE_PHC402_SAR_Scan_Done_nextC SAR_Scan_Done_nextC VDD VSS 
+ FE_PHN402_SAR_Scan_Done_nextC / DEL1
XFE_PHC400_BL_int_nextC_4 BL_int_nextC<4> VDD VSS FE_PHN400_BL_int_nextC_4 / 
+ DEL1
XFE_PHC399_BLScan_Busy_int1C BLScan_Busy_int1C VDD VSS 
+ FE_PHN399_BLScan_Busy_int1C / DEL1
XFE_PHC397_BL_int_nextB_1 BL_int_nextB<1> VDD VSS FE_PHN397_BL_int_nextB_1 / 
+ DEL1
XFE_PHC396_BL_int_nextA_0 BL_int_nextA<0> VDD VSS FE_PHN396_BL_int_nextA_0 / 
+ DEL1
XFE_PHC395_Linear_Scan_Busy_nextA Linear_Scan_Busy_nextA VDD VSS 
+ FE_PHN395_Linear_Scan_Busy_nextA / DEL1
XFE_PHC394_BL_int_nextC_5 BL_int_nextC<5> VDD VSS FE_PHN394_BL_int_nextC_5 / 
+ DEL1
XFE_PHC393_BLScan_Busy_int1A BLScan_Busy_int1A VDD VSS 
+ FE_PHN393_BLScan_Busy_int1A / DEL1
XFE_PHC392_SAR_Scan_Busy_nextA SAR_Scan_Busy_nextA VDD VSS 
+ FE_PHN392_SAR_Scan_Busy_nextA / DEL1
XFE_PHC391_BL_int_nextA_8 BL_int_nextA<8> VDD VSS FE_PHN391_BL_int_nextA_8 / 
+ DEL1
XFE_PHC390_BL_int_nextA_4 BL_int_nextA<4> VDD VSS FE_PHN390_BL_int_nextA_4 / 
+ DEL1
XFE_PHC389_CMD_reg_nextB CMD_reg_nextB VDD VSS FE_PHN389_CMD_reg_nextB / DEL1
XFE_PHC388_BL_int_nextA_9 BL_int_nextA<9> VDD VSS FE_PHN388_BL_int_nextA_9 / 
+ DEL1
XFE_PHC387_BL_int_nextC_0 BL_int_nextC<0> VDD VSS FE_PHN387_BL_int_nextC_0 / 
+ DEL1
XFE_PHC386_BL_int_nextA_5 BL_int_nextA<5> VDD VSS FE_PHN386_BL_int_nextA_5 / 
+ DEL1
XFE_PHC385_BL_int_nextA_2 BL_int_nextA<2> VDD VSS FE_PHN385_BL_int_nextA_2 / 
+ DEL1
XFE_PHC384_BL_int_nextA_3 BL_int_nextA<3> VDD VSS FE_PHN384_BL_int_nextA_3 / 
+ DEL1
XFE_PHC383_BL_int_nextB_5 BL_int_nextB<5> VDD VSS FE_PHN383_BL_int_nextB_5 / 
+ DEL1
XFE_PHC382_BLScan_Busy_int1B BLScan_Busy_int1B VDD VSS 
+ FE_PHN382_BLScan_Busy_int1B / DEL1
XFE_PHC381_BL_int_nextC_8 BL_int_nextC<8> VDD VSS FE_PHN381_BL_int_nextC_8 / 
+ DEL1
XFE_PHC380_BL_int_nextB_4 BL_int_nextB<4> VDD VSS FE_PHN380_BL_int_nextB_4 / 
+ DEL1
XFE_PHC379_SAR_Scan_Busy_nextC SAR_Scan_Busy_nextC VDD VSS 
+ FE_PHN379_SAR_Scan_Busy_nextC / DEL1
XFE_PHC378_BL_int_nextA_7 BL_int_nextA<7> VDD VSS FE_PHN378_BL_int_nextA_7 / 
+ DEL1
XFE_PHC377_i_nextC_0 i_nextC<0> VDD VSS FE_PHN377_i_nextC_0 / DEL1
XFE_PHC376_Linear_Scan_Busy_nextC Linear_Scan_Busy_nextC VDD VSS 
+ FE_PHN376_Linear_Scan_Busy_nextC / DEL1
XFE_PHC375_BL_int_nextA_6 BL_int_nextA<6> VDD VSS FE_PHN375_BL_int_nextA_6 / 
+ DEL1
XFE_PHC374_BL_int_nextB_6 BL_int_nextB<6> VDD VSS FE_PHN374_BL_int_nextB_6 / 
+ DEL1
XFE_PHC373_BL_int_nextB_9 BL_int_nextB<9> VDD VSS FE_PHN373_BL_int_nextB_9 / 
+ DEL1
XFE_PHC372_BL_int_nextB_7 BL_int_nextB<7> VDD VSS FE_PHN372_BL_int_nextB_7 / 
+ DEL1
XFE_PHC371_i_nextC_1 i_nextC<1> VDD VSS FE_PHN371_i_nextC_1 / DEL1
XFE_PHC370_BL_int_nextB_2 BL_int_nextB<2> VDD VSS FE_PHN370_BL_int_nextB_2 / 
+ DEL1
XFE_PHC369_BL_int_nextB_8 BL_int_nextB<8> VDD VSS FE_PHN369_BL_int_nextB_8 / 
+ DEL1
XFE_PHC368_i_nextC_4 i_nextC<4> VDD VSS FE_PHN368_i_nextC_4 / DEL1
XFE_PHC367_BL_int_nextB_0 BL_int_nextB<0> VDD VSS FE_PHN367_BL_int_nextB_0 / 
+ DEL1
XFE_PHC366_BL_int_nextB_3 BL_int_nextB<3> VDD VSS FE_PHN366_BL_int_nextB_3 / 
+ DEL1
XFE_PHC365_i_nextC_3 i_nextC<3> VDD VSS FE_PHN365_i_nextC_3 / DEL1
XFE_PHC363_SAR_Scan_Busy_nextB SAR_Scan_Busy_nextB VDD VSS 
+ FE_PHN363_SAR_Scan_Busy_nextB / DEL1
XFE_PHC362_i_nextC_2 i_nextC<2> VDD VSS FE_PHN362_i_nextC_2 / DEL1
XFE_PHC361_BL_reg_nextA_1 BL_reg_nextA<1> VDD VSS FE_PHN361_BL_reg_nextA_1 / 
+ DEL1
XFE_PHC360_BL_reg_nextA_6 BL_reg_nextA<6> VDD VSS FE_PHN360_BL_reg_nextA_6 / 
+ DEL1
XFE_PHC359_BL_reg_nextC_8 BL_reg_nextC<8> VDD VSS FE_PHN359_BL_reg_nextC_8 / 
+ DEL1
XFE_PHC358_BL_reg_nextA_7 BL_reg_nextA<7> VDD VSS FE_PHN358_BL_reg_nextA_7 / 
+ DEL1
XFE_PHC357_i_nextA_3 i_nextA<3> VDD VSS FE_PHN357_i_nextA_3 / DEL1
XFE_PHC356_BL_reg_nextA_5 BL_reg_nextA<5> VDD VSS FE_PHN356_BL_reg_nextA_5 / 
+ DEL1
XFE_PHC355_BL_reg_nextA_9 BL_reg_nextA<9> VDD VSS FE_PHN355_BL_reg_nextA_9 / 
+ DEL1
XFE_PHC354_BL_reg_nextA_2 BL_reg_nextA<2> VDD VSS FE_PHN354_BL_reg_nextA_2 / 
+ DEL1
XFE_PHC353_i_nextA_1 i_nextA<1> VDD VSS FE_PHN353_i_nextA_1 / DEL1
XFE_PHC352_BL_reg_nextC_6 BL_reg_nextC<6> VDD VSS FE_PHN352_BL_reg_nextC_6 / 
+ DEL1
XFE_PHC351_BL_reg_nextA_8 BL_reg_nextA<8> VDD VSS FE_PHN351_BL_reg_nextA_8 / 
+ DEL1
XFE_PHC350_BL_reg_nextC_9 BL_reg_nextC<9> VDD VSS FE_PHN350_BL_reg_nextC_9 / 
+ DEL1
XFE_PHC348_BL_reg_nextC_4 BL_reg_nextC<4> VDD VSS FE_PHN348_BL_reg_nextC_4 / 
+ DEL1
XFE_PHC347_BL_reg_nextA_4 BL_reg_nextA<4> VDD VSS FE_PHN347_BL_reg_nextA_4 / 
+ DEL1
XFE_PHC346_BL_reg_nextC_1 BL_reg_nextC<1> VDD VSS FE_PHN346_BL_reg_nextC_1 / 
+ DEL1
XFE_PHC345_i_nextA_0 i_nextA<0> VDD VSS FE_PHN345_i_nextA_0 / DEL1
XFE_PHC344_BL_reg_nextC_0 BL_reg_nextC<0> VDD VSS FE_PHN344_BL_reg_nextC_0 / 
+ DEL1
XFE_PHC343_BL_reg_nextC_2 BL_reg_nextC<2> VDD VSS FE_PHN343_BL_reg_nextC_2 / 
+ DEL1
XFE_PHC342_i_nextA_2 i_nextA<2> VDD VSS FE_PHN342_i_nextA_2 / DEL1
XFE_PHC341_i_nextA_4 i_nextA<4> VDD VSS FE_PHN341_i_nextA_4 / DEL1
XFE_PHC340_BL_reg_nextA_3 BL_reg_nextA<3> VDD VSS FE_PHN340_BL_reg_nextA_3 / 
+ DEL1
XFE_PHC339_BL_reg_nextC_3 BL_reg_nextC<3> VDD VSS FE_PHN339_BL_reg_nextC_3 / 
+ DEL1
XFE_PHC338_BL_reg_nextC_7 BL_reg_nextC<7> VDD VSS FE_PHN338_BL_reg_nextC_7 / 
+ DEL1
XFE_PHC337_BL_reg_nextC_5 BL_reg_nextC<5> VDD VSS FE_PHN337_BL_reg_nextC_5 / 
+ DEL1
XFE_PHC336_i_nextB_1 i_nextB<1> VDD VSS FE_PHN336_i_nextB_1 / DEL1
XFE_PHC335_BL_reg_nextA_0 BL_reg_nextA<0> VDD VSS FE_PHN335_BL_reg_nextA_0 / 
+ DEL1
XFE_PHC334_i_nextB_3 i_nextB<3> VDD VSS FE_PHN334_i_nextB_3 / DEL1
XFE_PHC333_counter_clkB_5 counter_clkB<5> VDD VSS FE_PHN333_counter_clkB_5 / 
+ DEL1
XFE_PHC332_NW_reg_nextC_3 NW_reg_nextC<3> VDD VSS FE_PHN332_NW_reg_nextC_3 / 
+ DEL1
XFE_PHC329_NW_reg_nextC_2 NW_reg_nextC<2> VDD VSS FE_PHN329_NW_reg_nextC_2 / 
+ DEL1
XFE_PHC327_i_nextB_4 i_nextB<4> VDD VSS FE_PHN327_i_nextB_4 / DEL1
XFE_PHC326_NW_reg_nextC_1 NW_reg_nextC<1> VDD VSS FE_PHN326_NW_reg_nextC_1 / 
+ DEL1
XFE_PHC325_NW_reg_nextC_0 NW_reg_nextC<0> VDD VSS FE_PHN325_NW_reg_nextC_0 / 
+ DEL1
XFE_PHC324_i_nextB_0 i_nextB<0> VDD VSS FE_PHN324_i_nextB_0 / DEL1
XFE_PHC323_NW_reg_nextB_2 NW_reg_nextB<2> VDD VSS FE_PHN323_NW_reg_nextB_2 / 
+ DEL1
XFE_PHC322_NW_reg_nextA_1 NW_reg_nextA<1> VDD VSS FE_PHN322_NW_reg_nextA_1 / 
+ DEL1
XFE_PHC321_NW_reg_nextA_2 NW_reg_nextA<2> VDD VSS FE_PHN321_NW_reg_nextA_2 / 
+ DEL1
XFE_PHC320_NW_reg_nextA_0 NW_reg_nextA<0> VDD VSS FE_PHN320_NW_reg_nextA_0 / 
+ DEL1
XFE_PHC318_counter_clkB_4 counter_clkB<4> VDD VSS FE_PHN318_counter_clkB_4 / 
+ DEL1
XFE_PHC317_counter_clkB_3 counter_clkB<3> VDD VSS FE_PHN317_counter_clkB_3 / 
+ DEL1
XFE_PHC316_NW_reg_nextA_3 NW_reg_nextA<3> VDD VSS FE_PHN316_NW_reg_nextA_3 / 
+ DEL1
XFE_PHC315_i_nextB_2 i_nextB<2> VDD VSS FE_PHN315_i_nextB_2 / DEL1
XFE_PHC314_BL_reg_nextB_0 BL_reg_nextB<0> VDD VSS FE_PHN314_BL_reg_nextB_0 / 
+ DEL1
XFE_PHC313_BL_reg_nextB_8 BL_reg_nextB<8> VDD VSS FE_PHN313_BL_reg_nextB_8 / 
+ DEL1
XFE_PHC312_BL_reg_nextB_7 BL_reg_nextB<7> VDD VSS FE_PHN312_BL_reg_nextB_7 / 
+ DEL1
XFE_PHC311_counter_clkB_0 counter_clkB<0> VDD VSS FE_PHN311_counter_clkB_0 / 
+ DEL1
XFE_PHC310_BL_reg_nextB_9 BL_reg_nextB<9> VDD VSS FE_PHN310_BL_reg_nextB_9 / 
+ DEL1
XFE_PHC309_BL_reg_nextB_1 BL_reg_nextB<1> VDD VSS FE_PHN309_BL_reg_nextB_1 / 
+ DEL1
XFE_PHC308_BL_reg_nextB_5 BL_reg_nextB<5> VDD VSS FE_PHN308_BL_reg_nextB_5 / 
+ DEL1
XFE_PHC307_counter_clkB_1 counter_clkB<1> VDD VSS FE_PHN307_counter_clkB_1 / 
+ DEL1
XFE_PHC306_BL_reg_nextB_4 BL_reg_nextB<4> VDD VSS FE_PHN306_BL_reg_nextB_4 / 
+ DEL1
XFE_PHC305_BL_reg_nextB_6 BL_reg_nextB<6> VDD VSS FE_PHN305_BL_reg_nextB_6 / 
+ DEL1
XFE_PHC304_BL_reg_nextB_3 BL_reg_nextB<3> VDD VSS FE_PHN304_BL_reg_nextB_3 / 
+ DEL1
XFE_PHC303_counter_clkB_2 counter_clkB<2> VDD VSS FE_PHN303_counter_clkB_2 / 
+ DEL1
XFE_PHC302_BL_reg_nextB_2 BL_reg_nextB<2> VDD VSS FE_PHN302_BL_reg_nextB_2 / 
+ DEL1
XFE_PHC301_TH_reg_nextB_9 TH_reg_nextB<9> VDD VSS FE_PHN301_TH_reg_nextB_9 / 
+ DEL1
XFE_PHC299_NW_reg_nextB_1 NW_reg_nextB<1> VDD VSS FE_PHN299_NW_reg_nextB_1 / 
+ DEL1
XFE_PHC298_NW_reg_nextB_3 NW_reg_nextB<3> VDD VSS FE_PHN298_NW_reg_nextB_3 / 
+ DEL1
XFE_PHC295_NW_reg_nextB_0 NW_reg_nextB<0> VDD VSS FE_PHN295_NW_reg_nextB_0 / 
+ DEL1
XFE_PHC294_TH_reg_nextB_8 TH_reg_nextB<8> VDD VSS FE_PHN294_TH_reg_nextB_8 / 
+ DEL1
XFE_PHC289_TH_reg_nextA_4 TH_reg_nextA<4> VDD VSS FE_PHN289_TH_reg_nextA_4 / 
+ DEL1
XFE_PHC288_TH_reg_nextB_3 TH_reg_nextB<3> VDD VSS FE_PHN288_TH_reg_nextB_3 / 
+ DEL1
XFE_PHC287_TH_reg_nextC_0 TH_reg_nextC<0> VDD VSS FE_PHN287_TH_reg_nextC_0 / 
+ DEL1
XFE_PHC286_TH_reg_nextC_4 TH_reg_nextC<4> VDD VSS FE_PHN286_TH_reg_nextC_4 / 
+ DEL1
XFE_PHC285_TH_reg_nextB_7 TH_reg_nextB<7> VDD VSS FE_PHN285_TH_reg_nextB_7 / 
+ DEL1
XFE_PHC284_Auto_Scan_Done_nextC Auto_Scan_Done_nextC VDD VSS 
+ FE_PHN284_Auto_Scan_Done_nextC / DEL1
XFE_PHC283_TH_reg_nextB_0 TH_reg_nextB<0> VDD VSS FE_PHN283_TH_reg_nextB_0 / 
+ DEL1
XFE_PHC282_TH_reg_nextC_5 TH_reg_nextC<5> VDD VSS FE_PHN282_TH_reg_nextC_5 / 
+ DEL1
XFE_PHC281_TH_reg_nextA_0 TH_reg_nextA<0> VDD VSS FE_PHN281_TH_reg_nextA_0 / 
+ DEL1
XFE_PHC280_TH_reg_nextB_1 TH_reg_nextB<1> VDD VSS FE_PHN280_TH_reg_nextB_1 / 
+ DEL1
XFE_PHC276_TH_reg_nextC_6 TH_reg_nextC<6> VDD VSS FE_PHN276_TH_reg_nextC_6 / 
+ DEL1
XFE_PHC274_counter_clkA_5 counter_clkA<5> VDD VSS FE_PHN274_counter_clkA_5 / 
+ DEL1
XFE_PHC273_TH_reg_nextA_3 TH_reg_nextA<3> VDD VSS FE_PHN273_TH_reg_nextA_3 / 
+ DEL1
XFE_PHC272_TH_reg_nextA_6 TH_reg_nextA<6> VDD VSS FE_PHN272_TH_reg_nextA_6 / 
+ DEL1
XFE_PHC270_TH_reg_nextA_7 TH_reg_nextA<7> VDD VSS FE_PHN270_TH_reg_nextA_7 / 
+ DEL1
XFE_PHC269_counter_clkA_4 counter_clkA<4> VDD VSS FE_PHN269_counter_clkA_4 / 
+ DEL1
XFE_PHC268_TH_reg_nextB_2 TH_reg_nextB<2> VDD VSS FE_PHN268_TH_reg_nextB_2 / 
+ DEL1
XFE_PHC267_Auto_Scan_Done_nextB Auto_Scan_Done_nextB VDD VSS 
+ FE_PHN267_Auto_Scan_Done_nextB / DEL1
XFE_PHC266_TH_reg_nextB_6 TH_reg_nextB<6> VDD VSS FE_PHN266_TH_reg_nextB_6 / 
+ DEL1
XFE_PHC265_TH_reg_nextC_7 TH_reg_nextC<7> VDD VSS FE_PHN265_TH_reg_nextC_7 / 
+ DEL1
XFE_PHC262_Auto_Scan_Done_nextA Auto_Scan_Done_nextA VDD VSS 
+ FE_PHN262_Auto_Scan_Done_nextA / DEL1
XFE_PHC259_TH_reg_nextC_9 TH_reg_nextC<9> VDD VSS FE_PHN259_TH_reg_nextC_9 / 
+ DEL1
XFE_PHC258_TH_reg_nextA_2 TH_reg_nextA<2> VDD VSS FE_PHN258_TH_reg_nextA_2 / 
+ DEL1
XFE_PHC255_TH_reg_nextC_3 TH_reg_nextC<3> VDD VSS FE_PHN255_TH_reg_nextC_3 / 
+ DEL1
XFE_PHC253_counter_clkA_2 counter_clkA<2> VDD VSS FE_PHN253_counter_clkA_2 / 
+ DEL1
XFE_PHC252_TH_reg_nextB_5 TH_reg_nextB<5> VDD VSS FE_PHN252_TH_reg_nextB_5 / 
+ DEL1
XFE_PHC250_TH_reg_nextC_1 TH_reg_nextC<1> VDD VSS FE_PHN250_TH_reg_nextC_1 / 
+ DEL1
XFE_PHC249_TH_reg_nextB_4 TH_reg_nextB<4> VDD VSS FE_PHN249_TH_reg_nextB_4 / 
+ DEL1
XFE_PHC246_TH_reg_nextC_2 TH_reg_nextC<2> VDD VSS FE_PHN246_TH_reg_nextC_2 / 
+ DEL1
XFE_PHC245_TH_reg_nextC_8 TH_reg_nextC<8> VDD VSS FE_PHN245_TH_reg_nextC_8 / 
+ DEL1
XFE_PHC244_counter_clkA_1 counter_clkA<1> VDD VSS FE_PHN244_counter_clkA_1 / 
+ DEL1
XFE_PHC243_TH_reg_nextA_5 TH_reg_nextA<5> VDD VSS FE_PHN243_TH_reg_nextA_5 / 
+ DEL1
XFE_PHC242_TH_reg_nextA_1 TH_reg_nextA<1> VDD VSS FE_PHN242_TH_reg_nextA_1 / 
+ DEL1
XFE_PHC240_TH_reg_nextA_9 TH_reg_nextA<9> VDD VSS FE_PHN240_TH_reg_nextA_9 / 
+ DEL1
XFE_PHC239_TH_reg_nextA_8 TH_reg_nextA<8> VDD VSS FE_PHN239_TH_reg_nextA_8 / 
+ DEL1
XFE_PHC237_counter_clkA_3 counter_clkA<3> VDD VSS FE_PHN237_counter_clkA_3 / 
+ DEL1
XFE_PHC232_counter_clkA_0 counter_clkA<0> VDD VSS FE_PHN232_counter_clkA_0 / 
+ DEL1
XFE_PHC221_counter_clkC_5 counter_clkC<5> VDD VSS FE_PHN221_counter_clkC_5 / 
+ DEL1
XFE_PHC214_counter_clkC_4 counter_clkC<4> VDD VSS FE_PHN214_counter_clkC_4 / 
+ DEL1
XFE_PHC211_counter_clkC_2 counter_clkC<2> VDD VSS FE_PHN211_counter_clkC_2 / 
+ DEL1
XFE_PHC205_counter_clkC_1 counter_clkC<1> VDD VSS FE_PHN205_counter_clkC_1 / 
+ DEL1
XFE_PHC200_counter_clkC_3 counter_clkC<3> VDD VSS FE_PHN200_counter_clkC_3 / 
+ DEL1
XFE_PHC199_counter_clkC_0 counter_clkC<0> VDD VSS FE_PHN199_counter_clkC_0 / 
+ DEL1
XFE_PHC792_DiffAccA_3 FE_PHN788_DiffAccA_3 VDD VSS FE_PHN792_DiffAccA_3 / 
+ BUFFD1
XFE_PDC783_n_247 n_247 VDD VSS FE_PDN783_n_247 / BUFFD1
XFE_PDC779_n_393 n_393 VDD VSS FE_PDN779_n_393 / BUFFD1
XFE_PDC776_n_337 n_337 VDD VSS FE_PDN776_n_337 / BUFFD1
XFE_PDC775_FE_PHN288_TH_reg_nextB_3 FE_PHN288_TH_reg_nextB_3 VDD VSS 
+ FE_PDN775_FE_PHN288_TH_reg_nextB_3 / BUFFD1
XFE_PDC766_n_247 FE_PDN783_n_247 VDD VSS FE_PDN766_n_247 / BUFFD1
XFE_PHC737_n_417 n_417 VDD VSS FE_PHN737_n_417 / BUFFD1
XFE_PHC691_SAR_Scan_DoneVotedA SAR_Scan_DoneVotedA VDD VSS 
+ FE_PHN691_SAR_Scan_DoneVotedA / BUFFD1
XFE_PHC527_n_530 n_530 VDD VSS FE_PHN527_n_530 / BUFFD1
XFE_PHC631_n_1707 n_1707 VDD VSS FE_PHN631_n_1707 / CKBD2
XFE_PHC699_n_1838 n_1838 VDD VSS FE_PHN699_n_1838 / DEL02
XFE_PHC632_n_252 n_252 VDD VSS FE_PHN632_n_252 / DEL02
XFE_PHC692_FE_OFN60_TH_regA_1 FE_OFN60_TH_regA_1 VDD VSS 
+ FE_PHN692_FE_OFN60_TH_regA_1 / DEL015
XFE_PHC690_n_1942 FE_PHN690_n_1942 VDD VSS n_1942 / DEL015
XFE_PHC788_DiffAccA_3 DiffAccA<3> VDD VSS FE_PHN788_DiffAccA_3 / DEL01
XFE_PHC722_n_1942 n_1942 VDD VSS FE_PHN722_n_1942 / DEL01
XFE_PHC709_DiffAccC_1 DiffAccC<1> VDD VSS FE_PHN709_DiffAccC_1 / DEL01
.ENDS

