[project]
name=main32
netlist=main32
contents=main32
date=11/15/02
time=08:55:22
version=3.1.6.00.18a
Type=F21i
FndType=F4.1i
FndTypeE=F4.1i
top_level=VHDL
HDL netlist format=Auto
generics=MAX
lib_order=1001 133 155
[libraries]
1001= 
133=c:\xilinx\active\syslib\simprims
155=c:\xilinx\active\syslib\xc4000x
[APP_95]
oid=0
lid=0

format=19
source=c:\xilinx\active\projects\main32\idp.vhd
server_hwnd=459290



















































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































[OpenDoc]
hde/bancoreg=0,0,-4,-4,1028,742,bancoreg.vhd
hde/mem=0,0,-4,-4,1028,742,mem.vhd
hde/wb=0,0,-4,-4,1028,742,wb.vhd
hde/dlx_pack=0,0,-4,-4,1028,742,dlx_pack.vhd
hde/mem16x8d=0,0,-4,-4,1028,742,mem16x8d.vhd
hde/mem_prog=0,0,-4,-4,1028,742,mem_prog.vhd
hde/burbujas=0,0,-4,-4,1028,742,burbujas.vhd
hde/ex=0,0,-4,-4,1028,742,ex.vhd
hde/inm=0,0,-4,-4,1028,742,inm.vhd
hde/anticipaciones=0,0,-4,-4,1028,742,anticipaciones.vhd
hde/control=0,0,-4,-4,1028,742,control.vhd
hde/anticipa_saltos=0,0,-4,-4,1028,742,anticipa_saltos.vhd
hde/dlx_prog2=0,0,-4,-4,1028,742,dlx_prog2.vhd
hde/if=0,0,-4,-4,1028,742,if.vhd
hde/salto=0,0,-4,-4,1028,742,salto.vhd
hde/b32x32=0,0,-4,-4,1028,742,b32x32.vhd
hde/dlx32p=0,0,-4,-4,1028,742,dlx32p.vhd
hde/idp=0,0,-4,-4,1028,742,idp.vhd
hde/main32p=0,0,-4,-4,1028,742,main32p.vhd
[netlist]
external=FALSE
[Log]
netlist.log=Simulator Netlist Log
[timings]
main32=
vacia=
jburbuja=
jsinburb=
jadelan=
adsaltos=
[sim_config]
Lower Bound=2048
Upper Bound=2048
B0 Period=50
Transport Delay=On
Enable Global Netlist Analysis=On
Forced State=Default
Output Waveform=Overwrite
Global Reset=On
Keep Comments=Off
Execute Preset=Off
Models Stabilization=On
Pulse Global Reset Net Enabled=On
Pulse Global Reset Net=1000
[Schematic]
Table01=Project
Table02=Macro
Table03=Date
Table04=Date Last Modified
[sc_desk]
desk00=C:\TEMP\MAIN32\main321.SCH, 0, 0, 905, 536, 1
[OPEN32]
nMaxFile=10000
lpstrFile=
lpstrFilter=HDL (*.VHD;*.VER;*.VE;*.V)|*.vhd;*.ver;*.ve;*.v|Schematic (*.SCH)|*.sch|FSM (*.ASF)|*.asf|Xnf Sources (*.XNF)|*.xnf|Edif Sources (*.EDF;*.EDN;*.EDO)|*.edf;*.edn;*.edo|All Files (*.*)|*.*||
lpstrInitialDir=C:\XILINX\ACTIVE\PROJECTS\MAIN32
lpstrTitle=Add Document
nFilterIndex=0
Flags=530964
HelpID=10380
HelpFileName=C:\XILINX\ACTIVE\EXE\PCM.HLP
cmdLine=-h 1032 -hp 796 -m PCM_OPEN_32_MESSAGE -f C:\XILINX\ACTIVE\PROJECTS\current.pdf
[hdl_sheets]
b32x32.vhd= 
bancoreg.vhd= 
dlx_pack.vhd= 
dlx_prog2.vhd= 
dlx32p.vhd= 
ex.vhd= 
idp.vhd= 
if.vhd= 
inm.vhd= 
main32p.vhd= 
mem.vhd= 
mem_prog.vhd= 
mem16x8d.vhd= 
salto.vhd= 
burbujas.vhd= 
anticipaciones.vhd= 
anticipa_saltos.vhd= 
wb.vhd= 
control.vhd= 
[Top Doc]
b32x32.vhd=21
bancoreg.vhd=21
dlx_pack.vhd=21
dlx_prog2.vhd=21
dlx32p.vhd=21
ex.vhd=21
idp.vhd=21
if.vhd=21
inm.vhd=21
main32p.vhd=21
mem.vhd=21
mem_prog.vhd=21
mem16x8d.vhd=21
salto.vhd=21
burbujas.vhd=21
anticipaciones.vhd=21
anticipa_saltos.vhd=21
wb.vhd=21
control.vhd=21
[implement_HDL]
family=2
xfam=XC4000XV
part=40110XVBG560-07
xilinx=40110XVBG560-07
[xilinx]
family=2
xfam=XC4000XV
xact9=On
[device]
part=40110XVBG560-07
xilinx=40110XVBG560-07
