{"a low noise and low power cmos image sensor with pixel level correlated double sampling": {"filter": "Header Section", "author": ["Dongsoo Kim", "Gunhee Han", "DDECS"]}, "design and test of microfluidic biochips": {"filter": "Header Section", "author": ["Krishnendu Chakrabarty", "DDECS"]}, "avoiding crosstalk influence on interconnect delay fault testing": {"filter": "Header Section", "author": ["Tomasz Garbolino", "Krzysztof Gucwa", "Michal Kopec", "Andrzej Hlawiczka", "DDECS"]}, "open defects caused by scratches and yield modelling in deep sub micron integrated circuit": {"filter": "Header Section", "author": ["Wlodzimierz Jonca", "DDECS"]}, "design of addition and multiplication units for high performance interval arithmetic processor": {"filter": "Header Section", "author": ["Alexandru Amaricai", "Mircea Vladutiu", "Lucian Prodan", "Mihai Udrescu", "Oana Boncalo", "DDECS"]}, "parts obsolescence challenges for the electronics industry": {"filter": "Header Section", "author": ["Jim Trresen", "Thor Arne Lovland", "DDECS"]}, "simulation and characterization of wireless data acquisition rf systems for medical diagnostic application": {"filter": "Header Section", "author": ["Khalil Arshak", "Francis Adepoju", "Essa Jafer", "DDECS"]}, "power dissipation in basic global clock distribution networks": {"filter": "Header Section", "author": ["Artur L. Sobczyk", "Arkadiusz W. Luczyk", "Witold A. Pleskacz", "DDECS"]}, "about the efficiency of real time sequences fft computing": {"filter": "Header Section", "author": ["Costin Cepisca", "Sorin Dan Grigorescu", "Mircea Covrig", "Horia Andrei", "DDECS"]}, "a march based fault location algorithm with partial and full diagnosis for all simple static faults in random access memories": {"filter": "Header Section", "author": ["Gurgen Harutunyan", "Valery A. Vardanian", "Yervant Zorian", "DDECS"]}, "a proposal for asm diagrams": {"filter": "Header Section", "author": ["Santiago De Pablo", "Santiago Caceres", "Jesus A. Cebrian", "Manuel Berrocal", "DDECS"]}, "intrusion detection system intended for multigigabit networks": {"filter": "Header Section", "author": ["Jan Korenek", "Petr Kobiersky", "DDECS"]}, "power testing of an fpga based system using modelsim code coverage capability": {"filter": "Header Section", "author": ["Khalil Arshak", "Essa Jafer", "Christian Ibala", "DDECS"]}, "instance generation for sat based atpg": {"filter": "Header Section", "author": ["Daniel Tille", "Gorschwin Fey", "Rolf Drechsler", "DDECS"]}, "establishing a new course in reconfigurable logic system design": {"filter": "Header Section", "author": ["Jim Trresen", "Jorgen Norendal", "Kyrre Glette", "DDECS"]}, "feasibility of image compression in fpga based neural networks": {"filter": "Header Section", "author": ["Vladimir Havel", "Karel K. Vlcek", "DDECS"]}, "clockless implementation of leon2 for low power applications": {"filter": "Header Section", "author": ["Martin Simlastik", "Viera Stopjakova", "Libor Majer", "Peter Malik", "DDECS"]}, "new strategies for system level design": {"filter": "Header Section", "author": ["Daniel D. Gajski", "DDECS"]}, "partitioning optimization by recursive moves of hierarchically built clusters": {"filter": "Header Section", "author": ["Roman Bazylevych", "Ihor Podolskyy", "Lubov Bazylevych", "DDECS"]}, "multiple errors detection technique for ram": {"filter": "Header Section", "author": ["Sergei B. Musin", "Alexander A. Ivaniuk", "Vyacheslav N. Yarmolik", "DDECS"]}, "algorithm for drm signal recognition in time domain and hardware realization": {"filter": "Manual Removal", "author": ["Lukas Ruckay", "Jiri Nedved", "DDECS"]}, "design issues of a low frequency low pass filter for medical applications using cmos technology": {"filter": "Header Section", "author": ["Andras Timar", "Marta Rencz", "DDECS"]}, "two level logic synthesis for low power based on new model of power dissipation": {"filter": "Header Section", "author": ["Ireneusz Brzozowski", "Andrzej Kos", "DDECS"]}, "xsim an efficient crosstalk simulator for analysis and modeling of signal integrity faults in both defective and defect free interconnects": {"filter": "Header Section", "author": ["Ajoy Kumar Palit", "Kishore K. Duganapalli", "Walter Anheier", "DDECS"]}, "evolutionary system for analog test frequencies selection with fuzzy initialization": {"filter": "Header Section", "author": ["Tomasz Golonek", "Damian Grzechca", "Jerzy Rutkowski", "DDECS"]}, "lightweight multi threaded network processor core in fpga": {"filter": "Header Section", "author": ["Piotr Buciak", "Jakub Botwicz", "DDECS"]}, "decomposition of logic functions in reed muller spectral domain": {"filter": "Header Section", "author": ["Edward Hrynkiewicz", "Stefan Kolodzinski", "DDECS"]}, "determining mosfet parameters in moderate inversion": {"filter": "Header Section", "author": ["Matthias Bucher", "Antonios Bazigos", "Wladyslaw Grabinski", "DDECS"]}, "reticle exposure plans for multi project wafers": {"filter": "Header Section", "author": ["Rung-Bin Lin", "Da-Wei Hsu", "Ming-Hsine Kuo", "Meng-Chiou Wu", "DDECS"]}, "fault injection and simulation for fault tolerant reconfigurable duplex system": {"filter": "Header Section", "author": ["Pavel Kubalik", "Jiri Kvasnicka", "Hana Kubatova", "DDECS"]}, "ip integration overhead analysis in system on chip video encoder": {"filter": "Header Section", "author": ["Antti Rasmus", "Ari Kulmala", "Erno Salminen", "Timo D. Hamalainen", "DDECS"]}, "test pattern generator for delay faults": {"filter": "Header Section", "author": ["Tomasz Rudnicki", "Andrzej Hlawiczka", "DDECS"]}, "design and analysis of a new self testing adder which utilizes polymorphic gates": {"filter": "Header Section", "author": ["Lukas Sekanina", "DDECS"]}, "design platform for quick integration of an internet connectivity into system on chips": {"filter": "Manual Removal", "author": ["Bartosz Wojciechowski", "Tomasz Kowalczyk", "Wojciech Sakowski", "DDECS"]}, "dedicated architecture for double precision matrix multiplication in supercomputing environment": {"filter": "Header Section", "author": ["Pawel Russek", "Kazimierz Wiatr", "DDECS"]}, "quadrature phase topology of a high frequency ring oscillator": {"filter": "Header Section", "author": ["Abel Vamos", "DDECS"]}, "a hw sw architecture to reduce the effects of soft errors in real time operating system services": {"filter": "Header Section", "author": ["Mohammad Hossein Neishaburi", "Mohammad Reza Kakoee", "Masoud Daneshtalab", "Saeed Safari", "Zainalabedin Navabi", "DDECS"]}, "a mixed approach for unified logic diagnosis": {"filter": "Header Section", "author": ["Alexandre Rousset", "Alberto Bosio", "Patrick Girard", "Christian Landrault", "Serge Pravossoudovitch", "Arnaud Virazel", "DDECS"]}, "logic diagnosis and yield learning": {"filter": "Header Section", "author": ["Janusz Rajski", "DDECS"]}, "a pmt interface for the optical module front end of a neutrino underwater telescope": {"filter": "Header Section", "author": ["Valeria Sipala", "Domenico Lo Presti", "Nunzio Randazzo", "Luigi Caponetto", "DDECS"]}, "low cost low power intelligent brake temperature sensor system for automotive applications": {"filter": "Header Section", "author": ["Gyula Bakonyi-Kiss", "Zoltan Szucs", "DDECS"]}}