; SMT-LIBv2 description generated by Yosys 0.17+72 (git sha1 1eb1bc441, clang 10.0.0-4ubuntu1 -fPIC -Os)
; yosys-smt2-module dut
(declare-sort |dut_s| 0)
(declare-fun |dut_is| (|dut_s|) Bool)
(declare-fun |dut#0| (|dut_s|) (_ BitVec 8)) ; \accum_end
; yosys-smt2-register accum_end 8
; yosys-smt2-wire accum_end 8
(define-fun |dut_n accum_end| ((state |dut_s|)) (_ BitVec 8) (|dut#0| state))
(declare-fun |dut#1| (|dut_s|) (_ BitVec 8)) ; \accum_start
; yosys-smt2-register accum_start 8
; yosys-smt2-wire accum_start 8
(define-fun |dut_n accum_start| ((state |dut_s|)) (_ BitVec 8) (|dut#1| state))
(declare-fun |dut#2| (|dut_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |dut_n clk| ((state |dut_s|)) Bool (|dut#2| state))
(declare-fun |dut#3| (|dut_s|) (_ BitVec 8)) ; \end_in
; yosys-smt2-input end_in 8
; yosys-smt2-wire end_in 8
(define-fun |dut_n end_in| ((state |dut_s|)) (_ BitVec 8) (|dut#3| state))
(declare-fun |dut#4| (|dut_s|) (_ BitVec 8)) ; \end_out
; yosys-smt2-output end_out 8
; yosys-smt2-register end_out 8
; yosys-smt2-wire end_out 8
(define-fun |dut_n end_out| ((state |dut_s|)) (_ BitVec 8) (|dut#4| state))
(declare-fun |dut#5| (|dut_s|) (_ BitVec 2)) ; \fsm_state
; yosys-smt2-register fsm_state 2
; yosys-smt2-wire fsm_state 2
(define-fun |dut_n fsm_state| ((state |dut_s|)) (_ BitVec 2) (|dut#5| state))
(declare-fun |dut#6| (|dut_s|) Bool) ; \last_in
; yosys-smt2-input last_in 1
; yosys-smt2-wire last_in 1
(define-fun |dut_n last_in| ((state |dut_s|)) Bool (|dut#6| state))
(declare-fun |dut#7| (|dut_s|) (_ BitVec 1)) ; \last_out
; yosys-smt2-output last_out 1
; yosys-smt2-register last_out 1
; yosys-smt2-wire last_out 1
(define-fun |dut_n last_out| ((state |dut_s|)) Bool (= ((_ extract 0 0) (|dut#7| state)) #b1))
(define-fun |dut#8| ((state |dut_s|)) Bool (bvugt (|dut#3| state) (|dut#0| state))) ; $2
(define-fun |dut#9| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#8| state) (|dut#3| state) #b00000000)) ; \new_end
; yosys-smt2-wire new_end 8
(define-fun |dut_n new_end| ((state |dut_s|)) (_ BitVec 8) (|dut#9| state))
(define-fun |dut#10| ((state |dut_s|)) Bool (= (|dut#5| state) #b10)) ; $procmux$106_CMP
(define-fun |dut#11| ((state |dut_s|)) Bool (not (or  (= ((_ extract 0 0) (|dut#5| state)) #b1) (= ((_ extract 1 1) (|dut#5| state)) #b1)))) ; $procmux$127_CMP
(define-fun |dut#12| ((state |dut_s|)) Bool (or  (|dut#10| state) (|dut#11| state))) ; $auto$opt_reduce.cc:134:opt_pmux$188
(define-fun |dut#13| ((state |dut_s|)) (_ BitVec 1) (ite (|dut#12| state) #b1 #b0)) ; \ready
; yosys-smt2-output ready 1
; yosys-smt2-wire ready 1
(define-fun |dut_n ready| ((state |dut_s|)) Bool (= ((_ extract 0 0) (|dut#13| state)) #b1))
(declare-fun |dut#14| (|dut_s|) Bool) ; \rst
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
(define-fun |dut_n rst| ((state |dut_s|)) Bool (|dut#14| state))
(declare-fun |dut#15| (|dut_s|) (_ BitVec 8)) ; \start_in
; yosys-smt2-input start_in 8
; yosys-smt2-wire start_in 8
(define-fun |dut_n start_in| ((state |dut_s|)) (_ BitVec 8) (|dut#15| state))
(declare-fun |dut#16| (|dut_s|) (_ BitVec 8)) ; \start_out
; yosys-smt2-output start_out 8
; yosys-smt2-register start_out 8
; yosys-smt2-wire start_out 8
(define-fun |dut_n start_out| ((state |dut_s|)) (_ BitVec 8) (|dut#16| state))
(declare-fun |dut#17| (|dut_s|) Bool) ; \valid_in
; yosys-smt2-input valid_in 1
; yosys-smt2-wire valid_in 1
(define-fun |dut_n valid_in| ((state |dut_s|)) Bool (|dut#17| state))
(declare-fun |dut#18| (|dut_s|) (_ BitVec 1)) ; \valid_out
; yosys-smt2-output valid_out 1
; yosys-smt2-register valid_out 1
; yosys-smt2-wire valid_out 1
(define-fun |dut_n valid_out| ((state |dut_s|)) Bool (= ((_ extract 0 0) (|dut#18| state)) #b1))
; yosys-smt2-anyseq dut#19 1 $auto$setundef.cc:501:execute$195
(declare-fun |dut#19| (|dut_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3138:Anyseq$196
(define-fun |dut#20| ((state |dut_s|)) Bool (bvule (|dut#15| state) (|dut#0| state))) ; $11
(define-fun |dut#21| ((state |dut_s|)) (_ BitVec 1) (ite (|dut#20| state) #b0 #b1)) ; $procmux$174_Y
(define-fun |dut#22| ((state |dut_s|)) (_ BitVec 1) (ite (|dut#17| state) (|dut#21| state) #b0)) ; $procmux$176_Y
(define-fun |dut#23| ((state |dut_s|)) Bool (= (|dut#5| state) #b11)) ; $procmux$171_CMP
(define-fun |dut#24| ((state |dut_s|)) Bool (or  (|dut#11| state) (|dut#23| state))) ; $auto$opt_reduce.cc:134:opt_pmux$190
(define-fun |dut#25| ((state |dut_s|)) Bool (= (|dut#5| state) #b01)) ; $procmux$100_CMP
(define-fun |dut#26| ((state |dut_s|)) (_ BitVec 1) (ite (|dut#10| state) (|dut#22| state) (ite (|dut#25| state) #b1 (ite (|dut#24| state) #b0 (|dut#19| state))))) ; $procmux$170_Y
(define-fun |dut#27| ((state |dut_s|)) (_ BitVec 1) (ite (|dut#14| state) #b0 (|dut#26| state))) ; $auto$rtlil.cc:2464:Mux$297
(define-fun |dut#28| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#20| state) #b00000000 (|dut#1| state))) ; $procmux$102_Y
(define-fun |dut#29| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#17| state) (|dut#28| state) #b00000000)) ; $procmux$104_Y
(define-fun |dut#30| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#10| state) (|dut#29| state) (ite (|dut#25| state) (|dut#1| state) #b00000000))) ; $procmux$99_Y
(define-fun |dut#31| ((state |dut_s|)) Bool (distinct (concat (ite (|dut#17| state) #b1 #b0) (concat (ite (|dut#10| state) #b1 #b0) (ite (|dut#20| state) #b1 #b0))) #b111)) ; $auto$opt_dff.cc:194:make_patterns_logic$199
(define-fun |dut#32| ((state |dut_s|)) Bool (or  (|dut#25| state) (|dut#10| state))) ; $auto$opt_dff.cc:194:make_patterns_logic$201
(define-fun |dut#33| ((state |dut_s|)) Bool (distinct (concat (ite (|dut#17| state) #b1 #b0) (ite (|dut#10| state) #b1 #b0)) #b01)) ; $auto$opt_dff.cc:194:make_patterns_logic$203
(define-fun |dut#34| ((state |dut_s|)) Bool (and  (|dut#31| state) (|dut#32| state) (|dut#33| state))) ; $auto$opt_dff.cc:219:make_patterns_logic$205
(define-fun |dut#35| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#34| state) (|dut#30| state) (|dut#16| state))) ; $auto$rtlil.cc:2464:Mux$277
(define-fun |dut#36| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#14| state) #b00000000 (|dut#35| state))) ; $auto$rtlil.cc:2464:Mux$279
(define-fun |dut#37| ((state |dut_s|)) (_ BitVec 1) (ite (|dut#12| state) #b0 (ite (|dut#25| state) #b1 #b0))) ; $procmux$161_Y
(define-fun |dut#38| ((state |dut_s|)) Bool (or  (|dut#12| state) (|dut#25| state))) ; $auto$opt_dff.cc:194:make_patterns_logic$255
(define-fun |dut#39| ((state |dut_s|)) (_ BitVec 1) (ite (|dut#38| state) (|dut#37| state) (|dut#7| state))) ; $auto$rtlil.cc:2464:Mux$293
(define-fun |dut#40| ((state |dut_s|)) (_ BitVec 1) (ite (|dut#14| state) #b0 (|dut#39| state))) ; $auto$rtlil.cc:2464:Mux$295
(define-fun |dut#41| ((state |dut_s|)) (_ BitVec 2) (ite (|dut#6| state) #b01 #b10)) ; $procmux$112_Y
(define-fun |dut#42| ((state |dut_s|)) (_ BitVec 2) (ite (|dut#6| state) #b01 #b00)) ; $procmux$115_Y
(define-fun |dut#43| ((state |dut_s|)) (_ BitVec 2) (ite (|dut#20| state) (|dut#42| state) (|dut#41| state))) ; $procmux$117_Y
(define-fun |dut#44| ((state |dut_s|)) (_ BitVec 2) (ite (|dut#17| state) (|dut#43| state) #b00)) ; $procmux$119_Y
(define-fun |dut#45| ((state |dut_s|)) (_ BitVec 2) (ite (|dut#17| state) (|dut#41| state) #b00)) ; $procmux$125_Y
(define-fun |dut#46| ((state |dut_s|)) (_ BitVec 2) (ite (|dut#11| state) (|dut#45| state) (ite (|dut#10| state) (|dut#44| state) (ite (|dut#25| state) #b11 #b00)))) ; $procmux$109_Y
(define-fun |dut#47| ((state |dut_s|)) Bool (distinct (concat (ite (|dut#17| state) #b1 #b0) (concat (ite (|dut#6| state) #b1 #b0) (concat (ite (|dut#10| state) #b1 #b0) (ite (|dut#20| state) #b1 #b0)))) #b1011)) ; $auto$opt_dff.cc:194:make_patterns_logic$219
(define-fun |dut#48| ((state |dut_s|)) Bool (or  (|dut#25| state) (|dut#10| state) (|dut#11| state))) ; $auto$opt_dff.cc:194:make_patterns_logic$221
(define-fun |dut#49| ((state |dut_s|)) Bool (distinct (concat (ite (|dut#17| state) #b1 #b0) (ite (|dut#11| state) #b1 #b0)) #b01)) ; $auto$opt_dff.cc:194:make_patterns_logic$225
(define-fun |dut#50| ((state |dut_s|)) Bool (and  (|dut#47| state) (|dut#48| state) (|dut#33| state) (|dut#49| state))) ; $auto$opt_dff.cc:219:make_patterns_logic$227
(define-fun |dut#51| ((state |dut_s|)) (_ BitVec 2) (ite (|dut#50| state) (|dut#46| state) (|dut#5| state))) ; $auto$rtlil.cc:2464:Mux$281
(define-fun |dut#52| ((state |dut_s|)) (_ BitVec 2) (ite (|dut#14| state) #b00 (|dut#51| state))) ; $auto$rtlil.cc:2464:Mux$283
(define-fun |dut#53| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#20| state) #b00000000 (|dut#0| state))) ; $procmux$92_Y
(define-fun |dut#54| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#17| state) (|dut#53| state) #b00000000)) ; $procmux$94_Y
(define-fun |dut#55| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#10| state) (|dut#54| state) (ite (|dut#25| state) (|dut#0| state) #b00000000))) ; $procmux$89_Y
(define-fun |dut#56| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#34| state) (|dut#55| state) (|dut#4| state))) ; $auto$rtlil.cc:2464:Mux$273
(define-fun |dut#57| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#14| state) #b00000000 (|dut#56| state))) ; $auto$rtlil.cc:2464:Mux$275
(define-fun |dut#58| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#20| state) #b00000000 (|dut#15| state))) ; $procmux$150_Y
(define-fun |dut#59| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#17| state) (|dut#58| state) #b00000000)) ; $procmux$152_Y
(define-fun |dut#60| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#17| state) (|dut#15| state) #b00000000)) ; $procmux$156_Y
(define-fun |dut#61| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#11| state) (|dut#60| state) (ite (|dut#10| state) (|dut#59| state) #b00000000))) ; $procmux$154_Y
(define-fun |dut#62| ((state |dut_s|)) Bool (or  (|dut#10| state) (|dut#11| state))) ; $auto$opt_dff.cc:194:make_patterns_logic$233
(define-fun |dut#63| ((state |dut_s|)) Bool (and  (|dut#31| state) (|dut#62| state) (|dut#33| state) (|dut#49| state))) ; $auto$opt_dff.cc:219:make_patterns_logic$251
(define-fun |dut#64| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#63| state) (|dut#61| state) (|dut#1| state))) ; $auto$rtlil.cc:2464:Mux$289
(define-fun |dut#65| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#14| state) #b00000000 (|dut#64| state))) ; $auto$rtlil.cc:2464:Mux$291
(define-fun |dut#66| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#20| state) (|dut#9| state) (|dut#3| state))) ; $procmux$138_Y
(define-fun |dut#67| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#17| state) (|dut#66| state) #b00000000)) ; $procmux$140_Y
(define-fun |dut#68| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#17| state) (|dut#3| state) #b00000000)) ; $procmux$144_Y
(define-fun |dut#69| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#11| state) (|dut#68| state) (ite (|dut#10| state) (|dut#67| state) #b00000000))) ; $procmux$142_Y
(define-fun |dut#70| ((state |dut_s|)) Bool (distinct (concat (ite (|dut#17| state) #b1 #b0) (concat (ite (|dut#10| state) #b1 #b0) (concat (ite (|dut#8| state) #b1 #b0) (ite (|dut#20| state) #b1 #b0)))) #b1101)) ; $auto$opt_dff.cc:194:make_patterns_logic$231
(define-fun |dut#71| ((state |dut_s|)) Bool (and  (|dut#70| state) (|dut#62| state) (|dut#33| state) (|dut#49| state))) ; $auto$opt_dff.cc:219:make_patterns_logic$239
(define-fun |dut#72| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#71| state) (|dut#69| state) (|dut#0| state))) ; $auto$rtlil.cc:2464:Mux$285
(define-fun |dut#73| ((state |dut_s|)) (_ BitVec 8) (ite (|dut#14| state) #b00000000 (|dut#72| state))) ; $auto$rtlil.cc:2464:Mux$287
(define-fun |dut_a| ((state |dut_s|)) Bool true)
(define-fun |dut_u| ((state |dut_s|)) Bool true)
(define-fun |dut_i| ((state |dut_s|)) Bool (and
  (= (|dut#0| state) #b00000000) ; accum_end
  (= (|dut#1| state) #b00000000) ; accum_start
  (= (|dut#4| state) #b00000000) ; end_out
  (= (|dut#5| state) #b00) ; fsm_state
  (= (= ((_ extract 0 0) (|dut#7| state)) #b1) false) ; last_out
  (= (|dut#16| state) #b00000000) ; start_out
  (= (= ((_ extract 0 0) (|dut#18| state)) #b1) false) ; valid_out
))
(define-fun |dut_h| ((state |dut_s|)) Bool true)
(define-fun |dut_t| ((state |dut_s|) (next_state |dut_s|)) Bool (and
  (= (|dut#27| state) (|dut#18| next_state)) ; $auto$ff.cc:262:slice$257 \valid_out
  (= (|dut#36| state) (|dut#16| next_state)) ; $auto$ff.cc:262:slice$208 \start_out
  (= (|dut#40| state) (|dut#7| next_state)) ; $auto$ff.cc:262:slice$254 \last_out
  (= (|dut#52| state) (|dut#5| next_state)) ; $auto$ff.cc:262:slice$218 \fsm_state
  (= (|dut#57| state) (|dut#4| next_state)) ; $auto$ff.cc:262:slice$198 \end_out
  (= (|dut#65| state) (|dut#1| next_state)) ; $auto$ff.cc:262:slice$242 \accum_start
  (= (|dut#73| state) (|dut#0| next_state)) ; $auto$ff.cc:262:slice$230 \accum_end
)) ; end of module dut
; yosys-smt2-module top
(declare-sort |top_s| 0)
(declare-fun |top_is| (|top_s|) Bool)
(declare-fun |top#0| (|top_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |top_n clk| ((state |top_s|)) Bool (|top#0| state))
(declare-fun |top#1| (|top_s|) (_ BitVec 8)) ; \end_in
; yosys-smt2-input end_in 8
; yosys-smt2-wire end_in 8
(define-fun |top_n end_in| ((state |top_s|)) (_ BitVec 8) (|top#1| state))
; yosys-smt2-cell dut dut
(declare-fun |top#2| (|top_s|) (_ BitVec 8)) ; \end_out
(declare-fun |top#3| (|top_s|) Bool) ; \last_out
(declare-fun |top#4| (|top_s|) Bool) ; \ready
(declare-fun |top#5| (|top_s|) (_ BitVec 8)) ; \start_out
(declare-fun |top#6| (|top_s|) Bool) ; \valid_out
(declare-fun |top_h dut| (|top_s|) |dut_s|)
; yosys-smt2-output end_out 8
; yosys-smt2-wire end_out 8
(define-fun |top_n end_out| ((state |top_s|)) (_ BitVec 8) (|top#2| state))
(declare-fun |top#7| (|top_s|) (_ BitVec 1)) ; \has_output
; yosys-smt2-register has_output 1
; yosys-smt2-wire has_output 1
(define-fun |top_n has_output| ((state |top_s|)) Bool (= ((_ extract 0 0) (|top#7| state)) #b1))
(declare-fun |top#8| (|top_s|) (_ BitVec 1)) ; \seen_input
(define-fun |top#9| ((state |top_s|)) (_ BitVec 1) (bvnot (|top#8| state))) ; $1
(define-fun |top#10| ((state |top_s|)) (_ BitVec 1) (bvand (ite (|top#4| state) #b1 #b0) (|top#9| state))) ; $3
(define-fun |top#11| ((state |top_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|top#10| state)) #b1) #b1 #b0)) ; \in_idle
; yosys-smt2-wire in_idle 1
(define-fun |top_n in_idle| ((state |top_s|)) Bool (= ((_ extract 0 0) (|top#11| state)) #b1))
(declare-fun |top#12| (|top_s|) Bool) ; \last_in
; yosys-smt2-input last_in 1
; yosys-smt2-wire last_in 1
(define-fun |top_n last_in| ((state |top_s|)) Bool (|top#12| state))
; yosys-smt2-output last_out 1
; yosys-smt2-wire last_out 1
(define-fun |top_n last_out| ((state |top_s|)) Bool (|top#3| state))
(declare-fun |top#13| (|top_s|) (_ BitVec 8)) ; \last_output_end
; yosys-smt2-register last_output_end 8
; yosys-smt2-wire last_output_end 8
(define-fun |top_n last_output_end| ((state |top_s|)) (_ BitVec 8) (|top#13| state))
(declare-fun |top#14| (|top_s|) (_ BitVec 1)) ; \last_seen
; yosys-smt2-register last_seen 1
; yosys-smt2-wire last_seen 1
(define-fun |top_n last_seen| ((state |top_s|)) Bool (= ((_ extract 0 0) (|top#14| state)) #b1))
(declare-fun |top#15| (|top_s|) (_ BitVec 8)) ; \prev_start
; yosys-smt2-register prev_start 8
; yosys-smt2-wire prev_start 8
(define-fun |top_n prev_start| ((state |top_s|)) (_ BitVec 8) (|top#15| state))
; yosys-smt2-output ready 1
; yosys-smt2-wire ready 1
(define-fun |top_n ready| ((state |top_s|)) Bool (|top#4| state))
(declare-fun |top#16| (|top_s|) Bool) ; \rst
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
(define-fun |top_n rst| ((state |top_s|)) Bool (|top#16| state))
; yosys-smt2-register seen_input 1
; yosys-smt2-wire seen_input 1
(define-fun |top_n seen_input| ((state |top_s|)) Bool (= ((_ extract 0 0) (|top#8| state)) #b1))
(declare-fun |top#17| (|top_s|) (_ BitVec 8)) ; \start_in
; yosys-smt2-input start_in 8
; yosys-smt2-wire start_in 8
(define-fun |top_n start_in| ((state |top_s|)) (_ BitVec 8) (|top#17| state))
; yosys-smt2-output start_out 8
; yosys-smt2-wire start_out 8
(define-fun |top_n start_out| ((state |top_s|)) (_ BitVec 8) (|top#5| state))
(declare-fun |top#18| (|top_s|) Bool) ; \valid_in
; yosys-smt2-input valid_in 1
; yosys-smt2-wire valid_in 1
(define-fun |top_n valid_in| ((state |top_s|)) Bool (|top#18| state))
; yosys-smt2-output valid_out 1
; yosys-smt2-wire valid_out 1
(define-fun |top_n valid_out| ((state |top_s|)) Bool (|top#6| state))
(define-fun |top#19| ((state |top_s|)) Bool (bvule (|top#17| state) (|top#1| state))) ; $23
(define-fun |top#20| ((state |top_s|)) (_ BitVec 1) (ite (|top#18| state) (ite (|top#19| state) #b1 #b0) #b0)) ; $assume$check
(define-fun |top#21| ((state |top_s|)) (_ BitVec 1) (ite (|top#18| state) #b1 #b0)) ; $assume$en
; yosys-smt2-assume 0 $25 /home/victor/advent/range_merger/formal/range_merger.py:94
(define-fun |top_u 0| ((state |top_s|)) Bool (or (= ((_ extract 0 0) (|top#20| state)) #b1) (not (= ((_ extract 0 0) (|top#21| state)) #b1)))) ; $25
(define-fun |top#22| ((state |top_s|)) Bool (bvuge (|top#17| state) (|top#15| state))) ; $30
(define-fun |top#23| ((state |top_s|)) (_ BitVec 1) (bvand (ite (|top#18| state) #b1 #b0) (|top#8| state))) ; $28
(define-fun |top#24| ((state |top_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|top#23| state)) #b1) (ite (|top#22| state) #b1 #b0) #b0)) ; $assume$check$27
(define-fun |top#25| ((state |top_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|top#23| state)) #b1) #b1 #b0)) ; $assume$en$26
; yosys-smt2-assume 1 $32 /home/victor/advent/range_merger/formal/range_merger.py:100
(define-fun |top_u 1| ((state |top_s|)) Bool (or (= ((_ extract 0 0) (|top#24| state)) #b1) (not (= ((_ extract 0 0) (|top#25| state)) #b1)))) ; $32
(define-fun |top#26| ((state |top_s|)) (_ BitVec 1) (bvand (|top#14| state) (ite (|top#18| state) #b1 #b0))) ; $36
(define-fun |top#27| ((state |top_s|)) (_ BitVec 1) (bvnot (|top#26| state))) ; $35
; yosys-smt2-assume 2 $39 /home/victor/advent/range_merger/formal/range_merger.py:112
(define-fun |top_u 2| ((state |top_s|)) Bool (or (= ((_ extract 0 0) (|top#27| state)) #b1) (not true))) ; $39
(define-fun |top#28| ((state |top_s|)) (_ BitVec 1) (bvnot (ite (|top#6| state) #b1 #b0))) ; $42
(define-fun |top#29| ((state |top_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|top#8| state)) #b1) #b0 (|top#28| state))) ; $assert$check
(define-fun |top#30| ((state |top_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|top#8| state)) #b1) #b0 #b1)) ; $assert$en
; yosys-smt2-assert 0 $44 /home/victor/advent/range_merger/formal/range_merger.py:120
(define-fun |top_a 0| ((state |top_s|)) Bool (or (= ((_ extract 0 0) (|top#29| state)) #b1) (not (= ((_ extract 0 0) (|top#30| state)) #b1)))) ; $44
(define-fun |top#31| ((state |top_s|)) Bool (bvule (|top#5| state) (|top#2| state))) ; $47
(define-fun |top#32| ((state |top_s|)) (_ BitVec 1) (ite (|top#6| state) (ite (|top#31| state) #b1 #b0) #b0)) ; $assert$check$46
(define-fun |top#33| ((state |top_s|)) (_ BitVec 1) (ite (|top#6| state) #b1 #b0)) ; $assert$en$45
; yosys-smt2-assert 1 $49 /home/victor/advent/range_merger/formal/range_merger.py:124
(define-fun |top_a 1| ((state |top_s|)) Bool (or (= ((_ extract 0 0) (|top#32| state)) #b1) (not (= ((_ extract 0 0) (|top#33| state)) #b1)))) ; $49
(define-fun |top#34| ((state |top_s|)) Bool (bvugt (|top#5| state) (|top#13| state))) ; $54
(define-fun |top#35| ((state |top_s|)) (_ BitVec 1) (bvand (ite (|top#6| state) #b1 #b0) (|top#7| state))) ; $52
(define-fun |top#36| ((state |top_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|top#35| state)) #b1) (ite (|top#34| state) #b1 #b0) #b0)) ; $assert$check$51
(define-fun |top#37| ((state |top_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|top#35| state)) #b1) #b1 #b0)) ; $assert$en$50
; yosys-smt2-assert 2 $56 /home/victor/advent/range_merger/formal/range_merger.py:129
(define-fun |top_a 2| ((state |top_s|)) Bool (or (= ((_ extract 0 0) (|top#36| state)) #b1) (not (= ((_ extract 0 0) (|top#37| state)) #b1)))) ; $56
(define-fun |top#38| ((state |top_s|)) (_ BitVec 8) (ite (|top#18| state) (|top#17| state) (|top#15| state))) ; $auto$rtlil.cc:2464:Mux$303
(define-fun |top#39| ((state |top_s|)) (_ BitVec 8) (ite (|top#16| state) #b00000000 (|top#38| state))) ; $auto$rtlil.cc:2464:Mux$305
(define-fun |top#40| ((state |top_s|)) (_ BitVec 1) (ite (|top#12| state) #b1 (|top#14| state))) ; $auto$rtlil.cc:2464:Mux$299
(define-fun |top#41| ((state |top_s|)) Bool (or  (|top#16| state) (= ((_ extract 0 0) (|top#11| state)) #b1))) ; $auto$opt_dff.cc:253:combine_resets$259
(define-fun |top#42| ((state |top_s|)) (_ BitVec 1) (ite (|top#41| state) #b0 (|top#40| state))) ; $auto$rtlil.cc:2464:Mux$301
(define-fun |top#43| ((state |top_s|)) (_ BitVec 8) (ite (|top#6| state) (|top#2| state) (|top#13| state))) ; $auto$rtlil.cc:2464:Mux$307
(define-fun |top#44| ((state |top_s|)) (_ BitVec 8) (ite (|top#16| state) #b00000000 (|top#43| state))) ; $auto$rtlil.cc:2464:Mux$309
(define-fun |top#45| ((state |top_s|)) (_ BitVec 1) (ite (|top#18| state) #b1 (|top#8| state))) ; $auto$rtlil.cc:2464:Mux$315
(define-fun |top#46| ((state |top_s|)) (_ BitVec 1) (ite (|top#16| state) #b0 (|top#45| state))) ; $auto$rtlil.cc:2464:Mux$317
(define-fun |top#47| ((state |top_s|)) (_ BitVec 1) (ite (|top#6| state) #b1 (|top#7| state))) ; $auto$rtlil.cc:2464:Mux$311
(define-fun |top#48| ((state |top_s|)) (_ BitVec 1) (bvand (|top#11| state) (|top#9| state))) ; $10
(define-fun |top#49| ((state |top_s|)) Bool (or  (= ((_ extract 0 0) (|top#48| state)) #b1) (|top#16| state))) ; $auto$opt_dff.cc:253:combine_resets$267
(define-fun |top#50| ((state |top_s|)) (_ BitVec 1) (ite (|top#49| state) #b0 (|top#47| state))) ; $auto$rtlil.cc:2464:Mux$313
(define-fun |top_a| ((state |top_s|)) Bool (and
  (|top_a 0| state)
  (|top_a 1| state)
  (|top_a 2| state)
  (|dut_a| (|top_h dut| state))
))
(define-fun |top_u| ((state |top_s|)) Bool (and
  (|top_u 0| state)
  (|top_u 1| state)
  (|top_u 2| state)
  (|dut_u| (|top_h dut| state))
))
(define-fun |top_i| ((state |top_s|)) Bool (and
  (= (= ((_ extract 0 0) (|top#7| state)) #b1) false) ; has_output
  (= (|top#13| state) #b00000000) ; last_output_end
  (= (= ((_ extract 0 0) (|top#14| state)) #b1) false) ; last_seen
  (= (|top#15| state) #b00000000) ; prev_start
  (= (= ((_ extract 0 0) (|top#8| state)) #b1) false) ; seen_input
  (|dut_i| (|top_h dut| state))
))
(define-fun |top_h| ((state |top_s|)) Bool (and
  (= (|top_is| state) (|dut_is| (|top_h dut| state)))
  (= (|top#0| state) (|dut_n clk| (|top_h dut| state))) ; dut.clk
  (= (|top#1| state) (|dut_n end_in| (|top_h dut| state))) ; dut.end_in
  (= (|top#2| state) (|dut_n end_out| (|top_h dut| state))) ; dut.end_out
  (= (|top#12| state) (|dut_n last_in| (|top_h dut| state))) ; dut.last_in
  (= (|top#3| state) (|dut_n last_out| (|top_h dut| state))) ; dut.last_out
  (= (|top#4| state) (|dut_n ready| (|top_h dut| state))) ; dut.ready
  (= (|top#16| state) (|dut_n rst| (|top_h dut| state))) ; dut.rst
  (= (|top#17| state) (|dut_n start_in| (|top_h dut| state))) ; dut.start_in
  (= (|top#5| state) (|dut_n start_out| (|top_h dut| state))) ; dut.start_out
  (= (|top#18| state) (|dut_n valid_in| (|top_h dut| state))) ; dut.valid_in
  (= (|top#6| state) (|dut_n valid_out| (|top_h dut| state))) ; dut.valid_out
  (|dut_h| (|top_h dut| state))
))
(define-fun |top_t| ((state |top_s|) (next_state |top_s|)) Bool (and
  (= (|top#39| state) (|top#15| next_state)) ; $auto$ff.cc:262:slice$263 \prev_start
  (= (|top#42| state) (|top#14| next_state)) ; $auto$ff.cc:262:slice$261 \last_seen
  (= (|top#44| state) (|top#13| next_state)) ; $auto$ff.cc:262:slice$265 \last_output_end
  (= (|top#46| state) (|top#8| next_state)) ; $auto$ff.cc:262:slice$271 \seen_input
  (= (|top#50| state) (|top#7| next_state)) ; $auto$ff.cc:262:slice$269 \has_output
  (|dut_t| (|top_h dut| state) (|top_h dut| next_state))
)) ; end of module top
; yosys-smt2-topmod top
; end of yosys output
