#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150e0b810 .scope module, "traffic_light_controller_tb" "traffic_light_controller_tb" 2 3;
 .timescale -9 -12;
v0x150e217e0_0 .var "clk", 0 0;
v0x150e21880_0 .net "light", 2 0, v0x150e21400_0;  1 drivers
v0x150e21930_0 .var "rst", 0 0;
S_0x150e0b980 .scope module, "uut" "traffic_light_controller" 2 8, 3 2 0, S_0x150e0b810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 3 "light";
P_0x150e074f0 .param/l "GREEN" 0 3 11, C4<01>;
P_0x150e07530 .param/l "RED" 0 3 10, C4<00>;
P_0x150e07570 .param/l "YELLOW" 0 3 12, C4<10>;
v0x150e075b0_0 .net "clk", 0 0, v0x150e217e0_0;  1 drivers
v0x150e21400_0 .var "light", 2 0;
v0x150e214b0_0 .var "next_state", 1 0;
v0x150e21570_0 .net "rst", 0 0, v0x150e21930_0;  1 drivers
v0x150e21610_0 .var "state", 1 0;
v0x150e21700_0 .var "timer", 3 0;
E_0x150e08900 .event anyedge, v0x150e21610_0;
E_0x150e086a0 .event anyedge, v0x150e21610_0, v0x150e21700_0;
E_0x150e079d0 .event posedge, v0x150e21570_0, v0x150e075b0_0;
    .scope S_0x150e0b980;
T_0 ;
    %wait E_0x150e079d0;
    %load/vec4 v0x150e21570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x150e21610_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x150e21700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x150e21610_0;
    %load/vec4 v0x150e214b0_0;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x150e21700_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x150e21700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x150e21700_0, 0;
T_0.3 ;
    %load/vec4 v0x150e214b0_0;
    %assign/vec4 v0x150e21610_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x150e0b980;
T_1 ;
    %wait E_0x150e086a0;
    %load/vec4 v0x150e21610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x150e214b0_0, 0, 2;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x150e21700_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_1.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.6, 8;
T_1.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.6, 8;
 ; End of false expr.
    %blend;
T_1.6;
    %store/vec4 v0x150e214b0_0, 0, 2;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x150e21700_0;
    %cmpi/e 5, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v0x150e214b0_0, 0, 2;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x150e21700_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_1.9, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_1.10, 8;
T_1.9 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_1.10, 8;
 ; End of false expr.
    %blend;
T_1.10;
    %store/vec4 v0x150e214b0_0, 0, 2;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x150e0b980;
T_2 ;
    %wait E_0x150e08900;
    %load/vec4 v0x150e21610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x150e21400_0, 0, 3;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x150e21400_0, 0, 3;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x150e21400_0, 0, 3;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x150e21400_0, 0, 3;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x150e0b810;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x150e217e0_0;
    %inv;
    %store/vec4 v0x150e217e0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x150e0b810;
T_4 ;
    %vpi_call 2 18 "$dumpfile", "traffic_light_controller.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x150e0b810 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e217e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e21930_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e21930_0, 0, 1;
    %delay 300000, 0;
    %vpi_call 2 27 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "traffic_light_controller_tb.v";
    "traffic_light_controller.v";
