                                                                                    Si8410/20/21
L OW -P OWER S INGLE A N D D UAL - C HANNEL
D IGITAL I SOLATORS
Features
   High-speed operation                    Up to 2500 VRMS isolation
    DC    to 150 Mbps                60-year life at rated working
 No start-up initialization required   voltage
 Wide Operating Supply Voltage:  Precise timing (typical)
               N
  2.70–5.5 V                            <10 ns worst case
 Ultra low power (typical)             1.5 ns pulse width distortion
                 ot
  5 V Operation:                        0.5 ns channel-channel skew
    <   2.1 mA per channel at 1 Mbps       2   ns propagation delay skew
    <   6 mA per channel at 100 Mbps       6   ns minimum pulse width
             fo R
    2.70 V Operation:                       Transient Immunity 25 kV/µs
               r N ec
    < 1.8 mA per channel at 1 Mbps  Wide temperature range
    < 4 mA per channel at 100 Mbps   –40 to 125 °C at 150 Mbps
    High electromagnetic immunity                                                    Ordering Information:
                                           RoHS-compliant packages
                    e w om
                                                                                         See page 25.
                                             SOIC-8   narrow body
Applications


                       D e
  Hybrid electric vehicles
                           m
  Industrial automation systems
 Isolated switch mode supplies
                                         
                                         
                                           Isolated ADC, DAC
                                           Motor control
                                          Power inverters
                        e s nd            Communications systems
                           ig e
Safety Regulatory Approvals
                             ns d
   UL 1577 recognized                      VDE certification conformity
    Up   to 2500 VRMS for 1 minute         IEC60747-5-2
   CSA component notice 5A                    (VDE0884 Part 2)
    approval
    IEC  60950-1, 61010-1
      (reinforced insulation)
Description
Silicon Lab's family of ultra-low-power digital isolators are CMOS devices
offering substantial data rate, propagation delay, power, size, reliability,
and external BOM advantages when compared to legacy isolation
technologies. The operating parameters of these products remain stable
across wide temperature ranges throughout their service life. For ease of
design, only VDD bypass capacitors are required.
Data rates up to 150 Mbps are supported, and all devices achieve worst-
case propagation delays of less than 10 ns. All products are safety
certified by UL, CSA, and VDE and support withstand voltages of up to
2.5 kVrms. These devices are available in an 8-pin narrow-body SOIC
package.
Rev. 1.5 9/13                            Copyright © 2013 by Silicon Laboratories                    Si8410/20/21


2
             N                    Si8410/20/21
               ot
           fo R
             r N ec
Rev. 1.5
                  e w om
                     D e m
                      e s nd
                         ig e
                           ns d


                                                                                                     Si8410/20/21
TABLE O F C ONTENTS
Section                                                                                                                       Page
1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4
2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
     2.1. Theory of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
     2.2. Eye Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
     2.3. Device Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
     2.4. Layout Recommendations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
              N
     2.5. Typical Performance Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
3. Errata and Design Migration Guidelines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
                ot
     3.1. Power Supply Bypass Capacitors (Revision C and Revision D) . . . . . . . . . . . . . . . . 23
     3.2. Latch Up Immunity (Revision C Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
            fo R
4. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
5. Ordering Guide . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
              r N ec
6. Package Outline: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26
7. Land Pattern: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
                   e w om
8. Top Marking: 8-Pin Narrow Body SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28
     8.1. 8-Pin Narrow Body SOIC Top Marking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28
     8.2. Top Marking Explanation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28
                          m
Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29
Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30
                      D e
                       e s nd
                          ig e
                            ns d
                                                               Rev. 1.5                                                               3


Si8410/20/21
1. Electrical Specifications
Table 1. Recommended Operating Conditions
            Parameter                 Symbol         Test Condition            Min         Typ        Max          Unit
Ambient Operating Temperature*           TA       150 Mbps, 15 pF, 5 V         –40         25         125           °C
Supply Voltage                         VDD1                                    2.70        —           5.5          V
                                       VDD2                                    2.70        —           5.5          V
*Note: The maximum ambient temperature is dependent upon data frequency, output loading, the number of operating
      channels, and supply voltage.
           N
Table 2. Absolute Maximum Ratings1
             ot
Storage Temperature   2
                       Parameter                              Symbol
                                                                 TSTG
                                                                               Min
                                                                               –65
                                                                                           Typ
                                                                                            —
                                                                                                      Max
                                                                                                      150
                                                                                                                   Unit
                                                                                                                   °C
         fo R
Operating Temperature                                             TA           –40          —         125          °C
           r N ec
Supply Voltage (Revision C)3                                 VDD1, VDD2        –0.5         —         5.75          V
                              3
Supply Voltage (Revision D)                                  VDD1, VDD2        –0.5         —          6.0          V
                e w om
Input Voltage                                                     VI           –0.5         —      VDD + 0.5        V
Output Voltage                                                   VO            –0.5         —      VDD + 0.5        V
                       m
Output Current Drive Channel                                      IO            —           —          10          mA
                   D e
Lead Solder Temperature (10 s)                                                  —           —         260          °C
Maximum Isolation Voltage (1 s)                                                 —           —         3600     VRMS
Notes:
                    e s nd
   1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be
                       ig e
       restricted to conditions as specified in the operational sections of this data sheet.
   2. VDE certifies storage temperature from –40 to 150 °C.
                         ns d
   3. See "5. Ordering Guide" on page 25 for more information.
4                                                     Rev. 1.5


                                                                                               Si8410/20/21
Table 3. Electrical Characteristics
(VDD1 = 5 V ±10%, VDD2 = 5 V ±10%, TA =–40 to 125 ºC)
            Parameter                  Symbol        Test Condition               Min             Typ          Max       Unit
High Level Input Voltage                  VIH                                     2.0              —            —          V
Low Level Input Voltage                   VIL                                     —                —           0.8         V
High Level Output Voltage                VOH           loh = –4 mA        VDD1,VDD2 – 0.4          4.8          —          V
Low Level Output Voltage                  VOL           lol = 4 mA                —                0.2         0.4         V
Input Leakage Current                      IL                                     —                —           ±10        µA
                     1
Output Impedance                          ZO                                      —                85           —          
            N
                                    DC Supply Current (All inputs 0 V or at Supply)
Si8410Ax, Bx
              ot
VDD1                                                 All inputs 0 DC              —                0.8         1.2
VDD2                                                 All inputs 0 DC              —                0.8         1.2        mA
VDD1                                                 All inputs 1 DC              —                1.8         2.7
          fo R
VDD2                                                 All inputs 1 DC              —                0.8         1.2
            r N ec
Si8420Ax, Bx
VDD1                                                 All inputs 0 DC              —                1.0         1.5
VDD2                                                 All inputs 0 DC              —                1.3         2.0        mA
                 e w om
VDD1                                                 All inputs 1 DC              —                3.0         4.5
VDD2                                                 All inputs 1 DC              —                1.4         2.1
Si8421Ax, Bx
                        m
VDD1                                                 All inputs 0 DC              —                1.3         2.0
VDD2                                                 All inputs 0 DC              —                1.3         2.0        mA
                    D e
VDD1                                                 All inputs 1 DC              —                2.3         3.5
VDD2                                                 All inputs 1 DC              —                2.3         3.5
Si8410Ax, Bx         e s nd
              1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
VDD1
VDD2
Si8420Ax, Bx
VDD1
                        ig e
                          ns d
                                                                                  —
                                                                                  —
                                                                                  —
                                                                                                   1.3
                                                                                                   0.9
                                                                                                   2.0
                                                                                                               2.0
                                                                                                               1.4
                                                                                                               3.0
                                                                                                                          mA
                                                                                                                          mA
VDD2                                                                              —                1.6         2.4
Si8421Ax, Bx
VDD1                                                                              —                1.9         2.9        mA
VDD2                                                                              —                1.9         2.9
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
                                                           Rev. 1.5                                                               5


Si8410/20/21
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V ±10%, VDD2 = 5 V ±10%, TA =–40 to 125 ºC)
            Parameter                  Symbol        Test Condition               Min             Typ          Max       Unit
               10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8410Bx
VDD1                                                                              —                1.3         2.0        mA
VDD2                                                                              —                1.2         1.8
Si8420Bx
VDD1                                                                              —                2.0         3.0        mA
VDD2                                                                              —                2.1         3.2
Si8421Bx
            N
VDD1                                                                              —                2.2         3.3        mA
VDD2                                                                              —                2.2         3.3
Si8410Bx
              ot
             100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
          fo R
VDD1                                                                              —                1.4         2.1        mA
VDD2                                                                              —                4.6         5.8
            r N ec
Si8420Bx
VDD1                                                                              —                2.2          3.3       mA
                 e w om
VDD2                                                                              —                9.2         11.5
Si8421Bx
VDD1                                                                              —                5.8         7.3        mA
VDD2                                                                              —                5.8         7.3
                    D e m
Si8410Ax, Si8420Ax, Si8421Ax
                                                   Timing Characteristics
                     e s nd
Maximum Data Rate                                                                  0               —           1.0       Mbps
Minimum Pulse Width                                                               —                —           250        ns
                        ig e
Propagation Delay                     tPHL, tPLH      See Figure 1                —                —            35        ns
Pulse Width Distortion
                          ns d
                                         PWD          See Figure 1                —                —            25        ns
|tPLH - tPHL|
Propagation Delay Skew2                tPSK(P-P)                                  —                —            40        ns
Channel-Channel Skew                     tPSK                                     —                —            35        ns
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
6                                                          Rev. 1.5


                                                                                               Si8410/20/21
Table 3. Electrical Characteristics (Continued)
(VDD1 = 5 V ±10%, VDD2 = 5 V ±10%, TA =–40 to 125 ºC)
            Parameter                  Symbol        Test Condition               Min             Typ          Max       Unit
Si8410Bx, Si8420Bx, Si8421Bx
Maximum Data Rate                                                                  0               —           150       Mbps
Minimum Pulse Width                                                               —                —           6.0        ns
Propagation Delay                     tPHL, tPLH      See Figure 1                3.0              6.0         9.5        ns
Pulse Width Distortion
                                           PWD        See Figure 1                —                1.5         2.5        ns
|tPLH - tPHL|
Propagation Delay Skew2                tPSK(P-P)                                  —                2.0         3.0        ns
            N
Channel-Channel Skew                        tPSK                                  —                0.5         1.8        ns
All Models
              ot
Output Rise Time
Output Fall Time
                                             tr
                                             tf
                                                         CL = 15 pF
                                                         CL = 15 pF
                                                                                  —
                                                                                  —
                                                                                                   3.8
                                                                                                   2.8
                                                                                                               5.0
                                                                                                               3.7
                                                                                                                          ns
                                                                                                                          ns
Immunity
          fo R
Common Mode Transient
                                           CMTI      VI = VDD or 0 V              —                25           —       kV/µs
Notes:
            r N ec
Start-up Time3                              tSU                                   —                15           40        µs
                 e w om
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of
       the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
                    D e m
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
                     e s nd
              Typical
              Input
                        ig e
                          ns d
                        1.4 V
                                    tPLH                  tPHL
                                     90%           90%
                        1.4 V
                                     10%           10%
             Typical
             Output
                                      tr                    tf
                                           Figure 1. Propagation Delay Timing
                                                           Rev. 1.5                                                               7


Si8410/20/21
Table 4. Electrical Characteristics
(VDD1 = 3.3 V ±10%, VDD2 = 3.3 V ±10%, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
High Level Input Voltage                   VIH                                  2.0             —           —          V
Low Level Input Voltage                    VIL                                  —               —           0.8        V
High Level Output Voltage                 VOH          loh = –4 mA       VDD1,VDD2 – 0.4        3.1         —          V
Low Level Output Voltage                   VOL          lol = 4 mA              —               0.2         0.4        V
Input Leakage Current                       IL                                  —               —           ±10       µA
Output Impedance1                          ZO                                   —               85          —          
            N
                                  DC Supply Current (All inputs 0 V or at supply)
Si8410Ax, Bx
VDD1
VDD2
VDD1          ot                                     All inputs 0 DC
                                                     All inputs 0 DC
                                                     All inputs 1 DC
                                                                                —
                                                                                —
                                                                                —
                                                                                                0.8
                                                                                                0.8
                                                                                                1.8
                                                                                                            1.2
                                                                                                            1.2
                                                                                                            2.7
                                                                                                                      mA
VDD2
          fo R                                       All inputs 1 DC            —               0.8         1.2
            r N ec
Si8420Ax, Bx
VDD1                                                 All inputs 0 DC            —               1.0         1.5
VDD2                                                 All inputs 0 DC            —               1.3         2.0       mA
                 e w om
VDD1                                                 All inputs 1 DC            —               3.0         4.5
VDD2                                                 All inputs 1 DC            —               1.4         2.1
Si8421Ax, Bx
                        m
VDD1                                                 All inputs 0 DC            —               1.3         2.0
                    D e
VDD2                                                 All inputs 0 DC            —               1.3         2.0       mA
VDD1                                                 All inputs 1 DC            —               2.3         3.5
                     e s nd
VDD2                                                 All inputs 1 DC            —               2.3         3.5
            1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
                        ig e
Si8410Ax, Bx
VDD1                                                                            —               1.3         2.0       mA
                          ns d
VDD2                                                                            —               0.9         1.4
Si8420Ax, Bx
VDD1                                                                            —               2.0         3.0       mA
VDD2                                                                            —               1.6         2.4
Si8421Ax, Bx
VDD1                                                                            —               1.9         2.9       mA
VDD2                                                                            —               1.9         2.9
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
8                                                        Rev. 1.5


                                                                                            Si8410/20/21
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V ±10%, VDD2 = 3.3 V ±10%, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
             10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8410Bx
VDD1                                                                            —               1.3         2.0       mA
VDD2                                                                            —               1.2         1.8
Si8420Bx
VDD1                                                                            —               2.0         3.0       mA
VDD2                                                                            —               2.1         3.2
Si8421Bx
            N
VDD1                                                                            —               2.2         3.3       mA
VDD2                                                                            —               2.2         3.3
Si8410Bx      ot
           100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
          fo R
VDD1                                                                            —               1.3         2.0       mA
VDD2                                                                            —               3.3         4.9
Si8420Bx
VDD1
            r N ec                                                              —               2.0         3.0       mA
                 e w om
VDD2                                                                            —               6.5         8.1
Si8421Bx
VDD1                                                                            —               4.4         5.5       mA
                        m
VDD2                                                                            —               4.4         5.5
                    D e
                                                 Timing Characteristics
Si8410Ax, Si8420Ax, Si8421Ax
Maximum Data Rate
Minimum Pulse Width
                     e s nd                                                     —
                                                                                 0              —
                                                                                                —
                                                                                                            1.0
                                                                                                            250
                                                                                                                     Mbps
                                                                                                                      ns
Propagation Delay
Pulse Width Distortion
|tPLH – tPHL|
Propagation Delay Skew2
                        ig e
                          ns d
                                       tPHL, tPLH
                                          PWD
                                        tPSK(P-P)
                                                      See Figure 1
                                                      See Figure 1
                                                                                —
                                                                                —
                                                                                —
                                                                                                —
                                                                                                —
                                                                                                —
                                                                                                            35
                                                                                                            25
                                                                                                            40
                                                                                                                      ns
                                                                                                                      ns
                                                                                                                      ns
Channel-Channel Skew                      tPSK                                  —               —           35        ns
Notes:
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
                                                         Rev. 1.5                                                           9


Si8410/20/21
Table 4. Electrical Characteristics (Continued)
(VDD1 = 3.3 V ±10%, VDD2 = 3.3 V ±10%, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
Si8410Bx, Si8420Bx, Si8421Bx
Maximum Data Rate                                                                0              —           150      Mbps
Minimum Pulse Width                                                             —               —           6.0       ns
Propagation Delay                      tPHL, tPLH     See Figure 1              3.0             6.0         9.5       ns
Pulse Width Distortion                    PWD         See Figure 1              —               1.5         2.5       ns
|tPLH – tPHL|
Propagation Delay Skew2                 tPSK(P-P)                               —               2.0         3.0       ns
            N
Channel-Channel Skew                      tPSK                                  —               0.5         1.8       ns
All Models
              ot
Output Rise Time
Output Fall Time
                                            tr
                                            tf
                                                       CL = 15 pF
                                                       CL = 15 pF
                                                                                —
                                                                                —
                                                                                                4.3
                                                                                                3.0
                                                                                                            6.1
                                                                                                            4.3
                                                                                                                      ns
                                                                                                                      ns
Immunity
          fo R
Common Mode Transient                     CMTI       VI = VDD or 0 V            —               25          —        kV/µs
Notes:
            r N ec
Start-up Time3                             tSU                                  —               15          40        µs
                 e w om
   1. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
                    D e m
   2. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   3. Start-up time is the time period from the application of power to valid data at the output.
                     e s nd
                        ig e
                          ns d
10                                                       Rev. 1.5


                                                                                            Si8410/20/21
Table 5. Electrical Characteristics1
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
High Level Input Voltage                  VIH                                   2.0             —           —          V
Low Level Input Voltage                    VIL                                  —               —           0.8        V
High Level Output Voltage                 VOH         loh = –4 mA        VDD1,VDD2 – 0.4        2.3         —          V
Low Level Output Voltage                  VOL          lol = 4 mA               —               0.2         0.4        V
Input Leakage Current                      IL                                   —               —           ±10       µA
                     2
Output Impedance                           ZO                                   —               85          —          
Si8410Ax, Bx
VDD1
VDD2
             N ot
                                   DC Supply Current (All inputs 0 V or at supply)
                                                     All inputs 0 DC
                                                     All inputs 0 DC
                                                                                —
                                                                                —
                                                                                                0.8
                                                                                                0.8
                                                                                                            1.2
                                                                                                            1.2
           fo R
                                                                                                                      mA
VDD1                                                 All inputs 1 DC            —               1.8         2.7
VDD2                                                 All inputs 1 DC            —               0.8         1.2
Si8420Ax, Bx
VDD1
             r N ec                                  All inputs 0 DC            —               1.0         1.5
                  e w om
VDD2                                                 All inputs 0 DC            —               1.3         2.0
                                                                                                                      mA
VDD1                                                 All inputs 1 DC            —               3.0         4.5
VDD2                                                 All inputs 1 DC            —               1.4         2.1
                         m
Si8421Ax, Bx
VDD1                                                 All inputs 0 DC            —               1.3         2.0
                     D e
VDD2                                                 All inputs 0 DC            —               1.3         2.0
                                                                                                                      mA
VDD1                                                 All inputs 1 DC            —               2.3         3.5
VDD2
                      e s nd                         All inputs 1 DC            —
             1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)
                                                                                                2.3         3.5
Si8410Ax, Bx
VDD1
VDD2
Si8420Ax, Bx
                         ig e
                           ns d
                                                                                —
                                                                                —
                                                                                                1.3
                                                                                                0.9
                                                                                                            2.0
                                                                                                            1.4
                                                                                                                      mA
VDD1                                                                            —               2.0         3.0
                                                                                                                      mA
VDD2                                                                            —               1.6         2.4
Si8421Ax, Bx
VDD1                                                                            —               1.9         2.9
                                                                                                                      mA
VDD2                                                                            —               1.9         2.9
Notes:
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   4. Start-up time is the time period from the application of power to valid data at the output.
                                                         Rev. 1.5                                                          11


Si8410/20/21
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min            Typ         Max       Unit
             10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)
Si8410Bx
VDD1                                                                            —               1.3         2.0
                                                                                                                      mA
VDD2                                                                            —               1.2         1.8
Si8420Bx
VDD1                                                                            —               2.0         3.0
                                                                                                                      mA
VDD2                                                                            —               2.1         3.2
             N
Si8421Bx
VDD1                                                                            —               2.2         3.3
                                                                                                                      mA
               ot
VDD2                                                                            —               2.2         3.3
            100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)
           fo R
Si8410Bx
VDD1                                                                            —               1.3         2.0
                                                                                                                      mA
             r N ec
VDD2                                                                            —               2.7         4.0
Si8420Bx
                                                                                —               2.0         3.0
                  e w om
VDD1
                                                                                                                      mA
VDD2                                                                            —               5.2         6.5
Si8421Bx
VDD1                                                                            —               3.7         4.6
                         m
                                                                                                                      mA
VDD2                                                                            —               3.7         4.6
                     D e
                                                 Timing Characteristics
                      e s nd
Si8410Ax, Si8420Ax, Si8421Ax
Maximum Data Rate                                                                0              —           1.0      Mbps
                         ig e
Minimum Pulse Width                                                             —               —           250       ns
Propagation Delay                      tPHL, tPLH     See Figure 1              —               —           35        ns
Pulse Width Distortion
|tPLH - tPHL|
Propagation Delay Skew3
Channel-Channel Skew
                           ns d          PWD
                                        tPSK(P-P)
                                          tPSK
                                                      See Figure 1              —
                                                                                —
                                                                                —
                                                                                                —
                                                                                                —
                                                                                                —
                                                                                                            25
                                                                                                            40
                                                                                                            35
                                                                                                                      ns
                                                                                                                      ns
                                                                                                                      ns
Notes:
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
   4. Start-up time is the time period from the application of power to valid data at the output.
12                                                       Rev. 1.5


                                                                                            Si8410/20/21
Table 5. Electrical Characteristics1 (Continued)
(VDD1 = 2.70 V, VDD2 = 2.70 V, TA = –40 to 125 °C)
             Parameter                  Symbol       Test Condition             Min             Typ         Max         Unit
Si8410Bx, Si8420Bx, Si8421Bx
Maximum Data Rate                                                                0               —          150         Mbps
Minimum Pulse Width                                                              —               —           6.0         ns
Propagation Delay                      tPHL, tPLH     See Figure 1              3.0             6.0          9.5         ns
Pulse Width Distortion
                                         PWD          See Figure 1               —              1.5          2.5         ns
|tPLH - tPHL|
Propagation Delay Skew3
             N
                                        tPSK(P-P)                                —              2.0          3.0         ns
Channel-Channel Skew                      tPSK                                   —              0.5          1.8         ns
All Models
               ot
Output Rise Time                            tr         CL = 15 pF                —              4.8          6.5         ns
           fo R
Output Fall Time                            tf         CL = 15 pF                —              3.2          4.6         ns
             r N ec
Common Mode Transient                    CMTI        VI = VDD or 0 V             —               25          —          kV/µs
Immunity
                  e w om
Start-up Time4                             tSU                                   —               15          40          µs
Notes:
   1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is
                         m
       constrained to TA = 0 to 85 °C.
   2. The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination of the
                     D e
       value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads
       where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
                      e s nd
       impedance PCB traces.
   3. tPSK(P-P) is the magnitude of the difference in propagation delay times measured between different units operating at
       the same supply voltages, load, and ambient temperature.
                         ig e
   4. Start-up time is the time period from the application of power to valid data at the output.
CSA                        ns d
Table 6. Regulatory Information*
The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
61010-1: Up to 300 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
60950-1: Up to 130 VRMS reinforced insulation working voltage; up to 600 VRMS basic insulation working voltage.
VDE
The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
60747-5-2: Up to 560 Vpeak for basic insulation working voltage.
UL
The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.
Rated up to 2500 VRMS isolation voltage for basic insulation.
*Note: Regulatory Certifications apply to 2.5 kVRMS rated devices which are production tested to 3.0 kVRMS for 1 sec.
      For more information, see "5. Ordering Guide" on page 25.
                                                         Rev. 1.5                                                             13


Si8410/20/21
Table 7. Insulation and Safety-Related Specifications
                  Parameter                       Symbol                 Test Condition                   Value           Unit
Nominal Air Gap (Clearance)1                       L(IO1)                                                   4.9           mm
Nominal External Tracking     (Creepage)1          L(IO2)                                                  4.01           mm
Minimum Internal Gap (Internal Clearance)                                                                 0.008           mm
Tracking Resistance                                  PTI                    IEC60112                       600            VRMS
(Proof Tracking Index)
Erosion Depth                                        ED                                                   0.040           mm
Resistance (Input-Output)2                           RIO                                                   1012            
Capacitance
Notes:
            N (Input-Output)2
              ot
Input Capacitance3
                                                     CIO
                                                      CI
                                                                            f = 1 MHz                       1.0
                                                                                                            4.0
                                                                                                                           pF
                                                                                                                           pF
          fo R
   1. The values in this table correspond to the nominal creepage and clearance values as detailed in "6. Package Outline:
       8-Pin Narrow Body SOIC" on page 26. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB
            r N ec
       SOIC-8 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA
       certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-8 package.
   2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–4 are shorted
                 e w om
       together to form the first terminal and pins 5–8 are shorted together to form the second terminal. The parameters are
       then measured between these two terminals.
   3. Measured from input pin to ground.
                        m
Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings
                    D e
                Parameter                                        Test Condition                          Specification
Basic Isolation Group
                     e s nd                  Material Group                                                         I
                        ig e
                                             Rated Mains Voltages < 150 VRMS                                   I-IV
                                             Rated Mains Voltages < 300 VRMS                                      I-III
                          ns d
Installation Classification
                                             Rated Mains Voltages < 400 VRMS                                      I-II
                                             Rated Mains Voltages < 600 VRMS                                      I-II
14                                                         Rev. 1.5


                                                                                               Si8410/20/21
Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*
                 Parameter                       Symbol                  Test Condition            Characteristic          Unit
Maximum Working Insulation Voltage                VIORM                                                    560         V peak
Input to Output Test Voltage                                               Method b1                                   V peak
                                                   VPR           (VIORM x 1.875 = VPR, 100%
                                                                                                         1050
                                                                  Production Test, tm =1 sec,
                                                                   Partial Discharge < 5 pC)
Transient Overvoltage                             VIOTM                    t = 60 sec                    4000          V peak
Pollution Degree (DIN VDE 0110, Table 1)                                                                    2
            N
Insulation Resistance at TS, VIO = 500 V            RS                                                   >109               
*Note: Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of
              ot
      40/125/21.
          fo R
Table 10. IEC Safety Limiting Values1
            r N ec
                  Parameter                        Symbol           Test Condition         Min        Typ        Max       Unit
Case Temperature                                       TS                                  —           —         150        °C
                 e w om
                                                                    JA = 140 °C/W,
                                                                       VI = 5.5 V,
Safety input, output, or supply current                  IS                                —           —         160        mA
                                                                      TJ = 150 °C,
                        m
                                                                       TA = 25 °C
                    D e
Device Power Dissipation2                             PD                                   —           —         150       mW
Notes:
                     e s nd
   1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 2.
   2. The Si841x/2x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 °C, CL = 15 pF, input a 150 Mbps 50% duty cycle square
       wave.
                        ig e
                          ns d
                                                              Rev. 1.5                                                            15


Si8410/20/21
Table 11. Thermal Characteristics
Parameter                                                  Symbol         Test Condition       Min      Typ   Max   Unit
IC Junction-to-Air Thermal Resistance                         JA                               —       140   —     °C/W
                                             400
               Safety-Limiting Values (mA)
                                                   320                            VDD1, VDD2 = 2.70 V
                                             300 270
           N ot
                                             200
                                             100
                                                   160
                                                            VDD1, VDD2 = 3.3 V
                                                            VDD1, VDD2 = 5.5 V
         fo R
           r N ec                              0
                                                   0     50        100          150                     200
                e w om
                                                           Case Temperature (ºC)
     Figure 2. (NB SOIC-8) Thermal Derating Curve, Dependence of Safety Limiting Values
                       m
                         with Case Temperature per DIN EN 60747-5-2
                   D e
                    e s nd
                       ig e
                         ns d
16                                                                  Rev. 1.5


                                                                                    Si8410/20/21
2. Functional Description
2.1. Theory of Operation
The operation of an Si84xx channel is analogous to that of an opto coupler, except an RF carrier is modulated
instead of light. This simple architecture provides a robust isolated data path and requires no special
considerations or initialization at start-up. A simplified block diagram for a single Si84xx channel is shown in
Figure 3.
                 Transmitter                                                     Receiver
                                     RF
                                 OSCILLATOR
      A     N ot                 MODULATOR
                                                 Semiconductor-
                                                 Based Isolation
                                                    Barrier
                                                                    DEMODULATOR                         B
          fo R
            r N ec
                 e w om
                                  Figure 3. Simplified Channel Diagram
A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier.
Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The
                        m
Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the
                    D e
result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it
provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See
                     e s nd
Figure 4 for more details.
                        ig e
                          ns d
                                                                             Input Signal
                                                                            Modulation Signal
                                                                             Output Signal
                                       Figure 4. Modulation Scheme
                                                    Rev. 1.5                                                  17


Si8410/20/21
2.2. Eye Diagram
Figure 5 illustrates an eye-diagram taken on an Si8410. For the data source, the test used an Anritsu (MP1763C)
Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8410 were
captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of
150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.
            N ot
          fo R
            r N ec
                 e w om
                    D e m
                     e s nd
                        ig e
                          ns d              Figure 5. Eye Diagram
18                                                    Rev. 1.5


                                                                                           Si8410/20/21
2.3. Device Operation
Device behavior during start-up, normal operation, and shutdown is shown in Table 12.
                                    Table 12. Si84xx Logic Operation Table
 VI Input1,4 VDDI State1,2,3 VDDO State1,2,3 VO Output1,4                                Comments
     H               P                  P                 H
                                                                    Normal operation.
     L               P                  P                 L
                                                                    Upon transition of VDDI from unpowered to pow-
     X5             UP                  P                 L         ered, VO returns to the same state as VI in less
                                                                    than 1 µs.
     X5
Notes:
            N ot
                     P                 UP
                                                                Upon transition of VDDO from unpowered to pow-
                                                   Undetermined ered, VO returns to the same state as VI within
                                                                1 µs.
          fo R
   1. VDDI and VDDO are the input and output power supplies. VI and VO are the respective input and output terminals.
   2. Powered (P) state is defined as 2.70 V < VDD < 5.5 V.
            r N ec
   3. Unpowered (UP) state is defined as VDD = 0 V.
   4. X = not applicable; H = Logic High; L = Logic Low.
   5. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
                 e w om
                    D e m
                     e s nd
                        ig e
                          ns d
                                                         Rev. 1.5                                                         19


Si8410/20/21
2.4. Layout Recommendations
To ensure safety in the end user application, high voltage circuits (i.e., circuits with >30 VAC) must be physically
separated from the safety extra-low voltage circuits (SELV is a circuit with <30 VAC) by a certain distance
(creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those
creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating
(commonly referred to as working voltage protection). Table 6 on page 13 and Table 7 on page 14 detail the
working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component
standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for
end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.)
requirements before starting any design that uses a digital isolator.
The following sections detail the recommended bypass and decoupling components necessary to ensure robust
overall performance and reliability for systems using the Si84xx digital isolators.
                 N
2.4.1. Supply Bypass
                   ot
Digital integrated circuit components typically require 0.1 µF (100 nF) bypass capacitors when used in electrically
quiet environments. However, digital isolators are commonly used in hazardous environments with excessively
noisy power supplies. To counteract these harsh conditions, it is recommended that an additional 1 µF bypass
               fo R
capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as
close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is
                 r N ec
recommended that the designer add 50 to 100  resistors in series with the VDD supply voltage source and 50 to
300  resistors in series with the digital inputs/outputs (see Figure 6). For more details, see "3. Errata and Design
Migration Guidelines" on page 23.
                      e w om
All components upstream or downstream of the isolator should be properly decoupled as well. If these components
are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing
damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the 50 to 300  resistors protect
                             m
the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are
exceeded). Functional operation should be restricted to the conditions specified in Table 1, “Recommended
2.4.2. Pin Connections
                         D e
Operating Conditions,” on page 4.
                          e s nd
No connect pins are not internally connected. They can be left floating, tied to VDD, or tied to GND.
                             ig e
2.4.3. Output Pin Termination
The nominal output impedance of an isolator driver channel is approximately 85 , ±40%, which is a combination
                               ns d
of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving
loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled
impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in
mind the recommendations described in “2.4.1. Supply Bypass” above.
  V Source 1                                                                                                         V Source 2
        R1 (50 – 100 )                                                                                   R2 (50 – 100 )
                                                    VDD1          VDD2
                     C1                                                                             C4
                                       50 – 300                           50 – 300 
                  0.1 F                            A1                B1                         0.1 F
                             C2                                                             C3
                                  Input/Output                               Input/Output
                           1 F                                                             1 F
                                                    Ax                Bx
                                       50 – 300                           50 – 300 
                                                    GND1          GND2
          Figure 6. Recommended Bypass Components for the Si84xx Digital Isolator Family
20                                                         Rev. 1.5


                                                                                                                                                      Si8410/20/21
2.5. Typical Performance Characteristics
The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer
to Tables 3, 4, and 5 for actual specification limits.
                         30                                                                                             30
                         25                                                                                             25
          Current (mA)                                                                                   Current (mA)
                         20                                                                                             20
                                                                                                                                                                                 5V
                                                                            5V
                         15                                                                                             15
                                                                            3.3V                                                                                                 3.3V
                         10                                                                                             10
                         5                                                  2.70V                                       5
                                                                                                                                                                                 2.70V
                         0                                                                                              0
                                     N
                              0    10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                                         0    10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                                   Data Rate (Mbps)                                                                                Data Rate (Mbps)
                                       ot
    Figure 7. Si8410 Typical VDD1 Supply Current
      vs. Data Rate 5, 3.3, and 2.70 V Operation
                                                                                               Figure 10. Si8410 Typical VDD2 Supply Current
                                                                                                 vs. Data Rate 5, 3.3, and 2.70 V Operation
                                   fo R                                                                         (15 pF Load)
               30
               25
                                     r N ec                                                                   30
                                          e w om
                                                                                                              25
Current (mA)                                                                                   Current (mA)
               20                                                             5V                              20
                                                                                                                                                                                5V
               15                                                                                             15
                                                                              3.3V
                                                                                                                                                                                3.3V
               10                                                                                             10
                                                 m
                                                                              2.70V
                    5                                                                                                                                                                2.70V
                                                                                                                   5
                                             D e
                    0                                                                                              0
                          0       10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                                     0        10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
                                              e s nd
                                                  Data Rate (Mbps)                                                                                 Data Rate (Mbps)
    Figure 8. Si8420 Typical VDD1 Supply Current                                               Figure 11. Si8420 Typical VDD2 Supply Current
                                                 ig e
      vs. Data Rate 5, 3.3, and 2.70 V Operation                                                 vs. Data Rate 5, 3.3, and 2.70 V Operation
                                                                                                                (15 pF Load)
               30
               25                                  ns d                          5V
                                                                                                              10
                                                                                                                   9                                           Falling Edge
Current (mA)
               20
                                                                                              Delay (ns)
                                                                                                                   8
               15                                                                3.3V
                                                                                                                   7
               10
                                                                                                                                                                          Rising Edge
                   5                                                                                               6
                                                                                 2.70V
                   0                                                                                               5
                         0        10 20 30 40 50 60 70 80 90 100 110 120 130 140 150                                    -40         -20    0     20     40      60       80    100       120
                                                  Data Rate (Mbps)                                                                             Temperature (Degrees C)
    Figure 9. Si8421 Typical VDD1 or VDD2 Supply                                                                                    Figure 12. Propagation Delay
       Current vs. Data Rate 5, 3.3, and 2.70 V                                                                                           vs. Temperature
               Operation (15 pF Load)
                                                                                         Rev. 1.5                                                                                              21


Si8410/20/21
       N ot
     fo R
       r N ec
            e w om
         Figure 13. Si84xx Time-Dependent Dielectric Breakdown
               D e m
                e s nd
                   ig e
                     ns d
22                              Rev. 1.5


                                                                                    Si8410/20/21
3. Errata and Design Migration Guidelines
The following errata apply to Revision C devices only. See "5. Ordering Guide" on page 25 for more details. No
errata exist for Revision D devices.
3.1. Power Supply Bypass Capacitors (Revision C and Revision D)
When using the Si84xx isolators with power supplies > 4.5 V, sufficient VDD bypass capacitors must be present on
both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/µs (which is > 9 µs for a > 4.5 V
supply). Although rise time is power supply dependent, > 1 µF capacitors are required on both power supply pins
(VDD1, VDD2) of the isolator device.
3.1.1. Resolution
For recommendations on resolving this issue, see "2.4.1. Supply Bypass" on page 20. Additionally, refer to "5.
            N
Ordering Guide" on page 25 for current ordering information.
3.2. Latch Up Immunity (Revision C Only)
              ot
Si84xx latch up immunity generally exceeds ± 200 mA per pin. Exceptions: Certain pins provide < 100 mA of latch-
up immunity. To increase latch-up immunity on these pins, 100  of equivalent resistance must be included in
          fo R
series with all of the pins listed in Table 13. The 100  equivalent resistance can be comprised of the source
driver's output resistance and a series termination resistor. The Si8410 is not affected by the latch up immunity
            r N ec
issue described above.
3.2.1. Resolution
                 e w om
This issue has been corrected with Revision D of the device. Refer to “5. Ordering Guide” for current ordering
information.
                     Table 13. Affected Ordering Part Numbers (Revision C Only)
                    D e m
Affected Ordering Part Numbers*
                                                  Device
                                                 Revision
                                                                    Pin#          Name            Pin Type
                     e s nd
                                                                     3             A2           Input or Output
SI8420SV-C-IS, SI8421SV-C-IS                         C
                                                                     7             B1               Output
                        ig e
*Note: SV = Speed Grade/Isolation Rating (AA, AB, BA, BB).
                          ns d
                                                         Rev. 1.5                                             23


Si8410/20/21
4. Pin Descriptions
     VDD1                                   VDD2      VDD1                                  VDD2      VDD1                           VDD2
                           I                                              I                                              I
                           s                                              s                                              s
                    RF     o                                       RF     o    RF                                 RF     o    RF
       A1                                   GND2/NC     A1                                  B1         A1                            B1
                   XMITR   l                                      XMITR   l   RCVR                               XMITR   l   RCVR
                           a                                              a                                              a
                           t                                              t                                       RF
                                                                                                                         t    RF
                                RF                                 RF          RF                      A2                            B2
 VDD1/NC
                           i   RCVR
                                            B1          A2
                                                                  XMITR   i   RCVR
                                                                                            B2
                                                                                                                 XMITR   i   RCVR
                           o                                              o                                              o
                           n                                              n                                              n
     GND1                                   GND2      GND1                                  GND2     GND1                            GND2
                Si8410 NB SOIC-8                                 Si8420 NB SOIC-8                               Si8421 NB SOIC-8
             Name
                 N ot
            VDD1/NC*
                                  SOIC-8 Pin#
                                    Si8410
                                      1,3
                                                       SOIC-8 Pin#
                                                        Si8420/21
                                                             1
                                                                                     Type
                                                                                Supply
                                                                                                   Description
                                                                                                   Side 1 power supply.
               fo R
             GND1                     4                      4                  Ground             Side 1 ground.
              A1
                 r N ec               2                      2                Digital I/O          Side 1 digital input or output.
                      e w om
              A2                      NA                     3                Digital I/O          Side 1 digital input or output.
              B1                      6                      7                Digital I/O          Side 2 digital input or output.
              B2                      NA                     6                Digital I/O          Side 2 digital input or output.
              VDD2
            GND2/NC*
                         D e m        8
                                      5,7
                                                             8
                                                             5
                                                                                Supply
                                                                                Ground
                                                                                                   Side 2 power supply.
                                                                                                   Side 2 ground.
                          e s nd
*Note: No Connect. These pins are not internally connected. They can be left floating, tied to VDD or tied to GND.
                             ig e
                               ns d
24                                                                    Rev. 1.5


                                                                                          Si8410/20/21
5. Ordering Guide
These devices are not recommended for new designs. Please see the Si861x datasheet for replacement options.
                                  Table 14. Ordering Guide for Valid OPNs1
   Ordering Part         Alternative       Number of        Number of        Maximum        Isolation       Package
     Number             Part Number       Inputs VDD1      Inputs VDD2       Data Rate       Rating          Type
      (OPN)                 (APN)             Side             Side           (Mbps)
Revision D Devices2
   Si8410AB-D-IS       Si8610AB-B-IS            1                  0              1
   Si8410BB-D-IS       Si8610BB-B-IS            1                  0            150
            N
   Si8420AB-D-IS
              ot
   Si8420BB-D-IS
   Si8421AB-D-IS
                       Si8620AB-B-IS
                       Si8620BB-B-IS
                       Si8621AB-B-IS
                                                2
                                                2
                                                1
                                                                   0
                                                                   0
                                                                   1
                                                                                  1
                                                                                150
                                                                                  1
                                                                                            2.5 kVrms      NB SOIC-8
          fo R
   Si8421BB-D-IS       Si8621BB-B-IS            1                  1            150
            r N ec
Revision C Devices2
   Si8410AB-C-IS       Si8610AB-B-IS            1                  0              1
                 e w om
   Si8410BB-C-IS       Si8610BB-B-IS            1                  0            150
   Si8420AB-C-IS       Si8620AB-B-IS            2                  0              1
                        m
                                                                                            2.5 kVrms      NB SOIC-8
   Si8420BB-C-IS       Si8620BB-B-IS            2                  0            150
   Si8421AB-C-IS
   Si8421BB-C-IS
Notes:
                    D eSi8621AB-B-IS
                     e s nd
                       Si8621BB-B-IS
                                                1
                                                1
                                                                   1
                                                                   1
                                                                                  1
                                                                                150
                        ig e
   1. All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C
       according to the JEDEC industry standard classifications and peak solder temperature.
                          ns d
   2. Revision C and Revision D devices are supported for existing designs.
                                                        Rev. 1.5                                                      25


Si8410/20/21
6. Package Outline: 8-Pin Narrow Body SOIC
Figure 14 illustrates the package details for the Si841x. Table 15 lists the values for the dimensions shown in the
illustration.
            N ot
                                                                    
          fo R
            r N ec
                 e w om
                    D e m
                     e s nd
                   Figure 14. 8-pin Small Outline Integrated Circuit (SOIC) Package
                        ig e
                          ns d
                                 Table 15. Package Diagram Dimensions
                                       Symbol
                                                       Min
                                                          Millimeters
                                                                     Max
                                          A            1.35          1.75
                                          A1           0.10          0.25
                                          A2        1.40 REF      1.55 REF
                                          B            0.33          0.51
                                          C            0.19          0.25
                                          D            4.80          5.00
                                          E            3.80          4.00
                                          e                  1.27 BSC
                                          H            5.80          6.20
                                          h            0.25          0.50
                                          L            0.40          1.27
                                                       0              8
26                                                   Rev. 1.5


                                                                                     Si8410/20/21
7. Land Pattern: 8-Pin Narrow Body SOIC
Figure 15 illustrates the recommended land pattern details for the Si841x in an 8-pin narrow-body SOIC. Table 16
lists the values for the dimensions shown in the illustration.
            N ot
          fo R
            r N ec
                 e w om   Figure 15. PCB Land Pattern: 8-Pin Narrow Body SOIC
                        m
                 Table 16. PCM Land Pattern Dimensions (8-Pin Narrow Body SOIC)
                    D e
                 Dimension                              Feature                            (mm)
                     e s nd
                     C1                          Pad Column Spacing                         5.40
                        ig e
                      E                              Pad Row Pitch                          1.27
                          ns d
                     X1                                Pad Width                            0.60
                     Y1                               Pad Length                            1.55
              Notes:
                 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for
                     Density Level B (Median Land Protrusion).
                 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card
                     fabrication tolerance of 0.05 mm is assumed.
                                                     Rev. 1.5                                                27


Si8410/20/21
8. Top Marking: 8-Pin Narrow Body SOIC
8.1. 8-Pin Narrow Body SOIC Top Marking
                                           Si84XYSV
                                           YYWWRF
                                             e3 AIXX
           N
8.2. Top Marking Explanation
             ot
                             Table 17. Top Marking Explanations
Line 1 Marking:   Base Part Number                  Si84 = Isolator product series
         fo R
                  Ordering Options                  XY = Channel Configuration
                                                           X = # of data channels (2, 1)
           r N ec
                  (See Ordering Guide for more             Y = # of reverse channels (1, 0)
                  information).                     S = Speed Grade
                                                           A = 1 Mbps; B = 150 Mbps
                e w om
                                                    V = Insulation rating
                                                           A =1 kV; B =2.5 kV
Line 2 Marking:   YY = Year                         Assigned by Assembly Contractor. Corresponds to the
                   D e m
                  WW = Workweek
                  R = Product (OPN) Revision
                  F =Wafer Fab
                                                    year and workweek of the mold date.
Line 3 Marking:
                    e s nd
                  Circle = 1.1 mm Diameter
                  Left-Justified
                                                    “e3” Pb-Free Symbol
                                                    First Two Characters of the Manufacturing Code
                       ig e
                  A = Assembly Site
                         ns d
                  I = Internal Code
                  XX = Serial Lot Number
                                                    Last Four Characters of the Manufacturing Code
28                                             Rev. 1.5


                                                                                               Si8410/20/21
DOCUMENT CHANGE LIST                                              Revision 1.2 to Revision 1.3
                                                                   Updated " Features" on page 1.
Revision 0.11 to Revision 0.21                                     Moved Tables 1 and 2 to page 4.
 Rev 0.21 is the first revision of this document that             Updated Tables 6, 7, 8, and 9.
  applies to the new series of ultra low power isolators           Updated Table 12 footnotes.
  featuring pinout and functional compatibility with
                                                                   Added Figure 13, “Si84xx Time-Dependent
  previous isolator products.
                                                                    Dielectric Breakdown,” on page 22.
 Updated “1. Electrical Specifications”.
 Updated “5. Ordering Guide”.                                    Revision 1.3 to Revision 1.4
 Added “8. Top Marking: 8-Pin Narrow Body SOIC”.                  Updated "2.4.1. Supply Bypass" on page 20.
Revision 0.21 to Revision 0.22                                     Added Figure 6, “Recommended Bypass
                                                                    Components for the Si84xx Digital Isolator Family,”
             N
   Updated all specs to reflect latest silicon.                    on page 20.
               ot
Revision 0.22 to Revision 0.23                                     Updated "3.1. Power Supply Bypass Capacitors
                                                                    (Revision C and Revision D)" on page 23.
 Updated all specs to reflect latest silicon.
                                                                  Revision 1.4 to Revision 1.5
           fo R
 Added "3. Errata and Design Migration Guidelines"
  on page 23.                                                          Updated "5. Ordering Guide" on page 25 to include
             r N ec
Revision 0.23 to Revision 1.0                                           new title note and “ Alternative Part Number (APN)”
                                                                        column.
 Updated document to reflect availability of Revision
                  e w om
  D silicon.
 Updated Tables 3,4, and 5.
    Updated   all supply currents and channel-channel skew.
                         m
   Updated Table 2.
                     D e
    Updated   absolute maximum supply voltage.
   Updated Table 7.
                      e s nd
    Updated   clearance and creepage dimensions.
 Updated "3. Errata and Design Migration Guidelines"
  on page 23.
                         ig e
 Updated "5. Ordering Guide" on page 25.
                           ns d
Revision 1.0 to Revision 1.1
   Updated Tables 3, 4, and 5.
    Updated notes in tables to reflect output impedance of
      85 .
    Updated rise and fall time specifications.
    Updated CMTI value.
Revision 1.1 to Revision 1.2
 Updated document throughout to include MSL
  improvements to MSL2A.
 Updated "5. Ordering Guide" on page 25.
    Updated    Note 1 in ordering guide table to reflect
      improvement and compliance to MSL2A moisture
      sensitivity level.
                                                             Rev. 1.5                                                    29


    Smart.
    Connected.
    Energy-Friendly
                         Products                                                          Quality                                             Support and Community
                  www.silabs.com/products                                          www.silabs.com/quality                                         community.silabs.com
Disclaimer
Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers
using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific
device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories
reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy
or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply
or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific
written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected
to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no
circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.
Trademark Information
Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS®, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations
thereof, "the world’s most energy friendly microcontrollers", Ember®, EZLink®, EZMac®, EZRadio®, EZRadioPRO®, DSPLL®, ISOmodem ®, Precision32®, ProSLIC®, SiPHY®,
USBXpress® and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of
ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.
                                                     Silicon Laboratories Inc.
                                                     400 West Cesar Chavez
                                                     Austin, TX 78701
                                                     USA
                                                     http://www.silabs.com


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Silicon Laboratories:
 SI8410AB-D-ISR SI8420AB-D-ISR SI8421AB-D-ISR SI8410BB-C-ISR SI8410BB-D-ISR SI8420BB-C-ISR
SI8420BB-D-ISR SI8421BB-C-ISR SI8421BB-D-ISR SI8420BD-D-ISR SI8421BD-D-IS SI8410BD-D-IS SI8421BD-
D-ISR SI8410AD-D-IS SI8410AD-D-ISR SI8420BD-D-IS SI8421AD-D-IS SI8410BD-D-ISR SI8421AD-D-ISR
SI8420AD-D-ISR SI8420AD-D-IS SI8410AB-C-IS SI8421BB-C-IS SI8410BB-C-IS SI8421AB-D-IS SI8410AB-C-ISR
 SI8410BB-D-IS SI8410AB-D-IS SI8421AB-C-ISR SI8420AB-C-ISR SI8420BB-D-IS SI8421AB-C-IS SI8420BB-C-IS
 SI8421BB-D-IS SI8420AB-D-IS
