<root><simulation><result_generated_time />2023-05-16 17:43:29<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 7, 'OX': 7, 'IY': 9, 'IX': 9, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />14450688<total_data_size_element />{'W': 294912, 'I': 10368, 'O': 12544}<total_data_reuse />{'W': 49, 'I': 1393.7777777777778, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />20/27</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [768, 1, 1], 'I': [192, 1, 1], 'O': [4, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('FY', 3), ('C', 2), ('K', 4)], [('C', 32)]], [], []]<I />[[[('K', 4)], []], [[('FY', 3), ('C', 2)], [('C', 32)]], [], []]<O />[[[('FY', 3), ('C', 2)], [('C', 32)]], [[('K', 4)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 7), ('K', 2), ('FX', 3)], [('K', 32), ('C', 2)], []]<I />[[('OY', 7), ('OX', 7), ('K', 2), ('FX', 3), ('K', 32)], [('C', 2)], []]<O />[[('OY', 7)], [('OX', 7), ('K', 2), ('FX', 3), ('K', 32), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 49, 1, 1], 'I': [4.0, 348.44, 1.0, 1.0], 'O': [192.0, 1, 6, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [48, 2359296, 2359296], 'I': [504, 82944, 82944], 'O': [56, 100352, 100352], 'O_partial': [56, 100352, 0], 'O_final': [0, 0, 100352]}<actual_mem_utilization_individual />{'W': [0.09, 0.07, 0.0], 'I': [0.98, 0.0, 0.0], 'O': [0.11, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.09, 0.08, 0.0], 'I': [0.98, 0.08, 0.0], 'O': [0.11, 0.08, 0.0]}<effective_mem_size_bit />{'W': [24, 73728, 2359296], 'I': [504, 41472, 82944], 'O': [8, 100352, 100352], 'O_partial': [8, 100352, 0], 'O_final': [0, 0, 100352]}<total_unit_count />{'W': [768, 768, 1, 1], 'I': [768, 192, 1, 1], 'O': [768, 4, 1, 1]}<unique_unit_count />{'W': [768, 768, 1, 1], 'I': [192, 192, 1, 1], 'O': [4, 4, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [192.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[294912, 294912], [294912, 294912], [294912, 0]]<I />[[3612672, 10368], [10368, 10368], [10368, 0]]<O />[[(62720, 75264), (75264, 62720)], [(62720, 75264), (12544, 0)], [(0, 12544), (0, 0)]]<O_partial />[[(62720, 75264), (75264, 62720)], [(62720, 75264), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12544, 0)], [(0, 12544), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[36864, 36864], [4608, 4608], [1152, 0]]<I />[[451584, 1296], [162, 162], [40, 0]]<O />[[(7840, 9408), (9408, 7840)], [(980, 1176), (196, 0)], [(0, 49), (0, 0)]]<O_partial />[([7840, 9408], [9408, 7840]), ([980, 1176], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [196, 0]), ([0, 49], [0, 0])]</mem_access_count_word><mac_count><active />14450688<idle />4816896</mac_count></basic_info><energy><total_energy />31833070.8<mem_energy_breakdown><W />[25.8, 913.2, 1534.3]<I />[152.2, 32.1, 53.9]<O />[12.1, 233.1, 65.3]</mem_energy_breakdown><MAC_energy><active_MAC />31589204.0<idle_MAC />240844.8<total />31830048.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.593<utilization_without_data_loading />0.7445<utilization_spatial />0.75<utilization_temporal_with_data_loading />0.7907<mac_utilize_temporal_without_data_loading />0.9926</mac_array_utilization><latency><latency_cycle_with_data_loading />23798<latency_cycle_without_data_loading />18956<ideal_computing_cycle />18816<data_loading><load_cycle_total />4842<load_cycle_individual />{'W': [72, 4608, 0], 'I': [189, 162, 0]}<load_cycle_combined />{'W': 4608, 'I': 190}</data_loading><mem_stalling><mem_stall_cycle_total />140<mem_stall_cycle_individual />{'W': [[-18815], [-18459, -13986], [-18816, -18816]], 'I': [[-18815], [-41, 140], [-18816, -18816]], 'O': [[-18816], [-16128, -18816], [-18620, -18767]]}<mem_stall_cycle_shared />{'W': [[-18815], [-18459, 140], [0, 0]], 'I': [[-18815], [-41, 140], [0, 0]], 'O': [[-18816], [-16128, -18816], [-18620, -18767]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [48, 2359296, 2359296], 'I': [504, 82944, 82944], 'O': [56, 100352, 100352], 'O_partial': [56, 100352, 0], 'O_final': [0, 0, 100352]}<data_size_each_level_total />{'W': [36864, 2359296, 2359296], 'I': [96768, 82944, 82944], 'O': [224, 100352, 100352]}<loop_cycles_each_level />{'W': [294, 18816, 18816], 'I': [9408, 18816, 18816], 'O': [7, 18816, 18816]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [192, 1, 1], 'O': [1, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [125.4, 125.4], [125.4, 125.4]], 'I': [[8.0, 0.1], [10.3, 4.4], [4.4, 4.4]], 'O': [[8.0, 8.0], [32.0, 5.3], [5.3, 5.3]]}<req_inst_mem_bw />{'W': [[8.0, 0.2], [125.4, 125.4], [125.4, 125.4]], 'I': [[8.0, 10.3], [1974.9, 4.4], [4.4, 4.4]], 'O': [[8.0, 8.0], [32.0, 10.7], [10.7, 5.3]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [125.4, 125.4], [125.4, 0]], 'I': [[8.0, 10.3], [1974.9, 4.4], [4.4, 0]], 'O': [[8.0, 8.0], [32.0, 5.3], [5.3, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [2137.6, 161.8], [129.8, 5.3]], 'I': [[8.0, 10.3], [2137.6, 161.8], [129.8, 5.3]], 'O': [[8.0, 8.0], [2137.6, 161.8], [129.8, 5.3]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 18816], [294, 294, 64], [18816, 18816, 1]], 'I': [[1, 1, 18816], [49, 9408, 2], [18816, 18816, 1]], 'O': [[1, 1, 18816], [7, 7, 2688], [18816, 18816, 1]]}<trans_time_real />{'W': [[0, 1, 18816], [[1, 294, 64], [72, 294, 64]], [[4608, 18816, 1], [1152, 18816, 1]]], 'I': [[0, 1, 18816], [[8, 9408, 2], [189, 9408, 2]], [[162, 18816, 1], [40, 18816, 1]]], 'O': [[0, 1, 18816], [[1, 7, 2688], [0, 7, 2688]], [[196, 18816, 1], [49, 18816, 1]]]}<single_stall_cycle />{'W': [[-1], [-293, -222], [-14208, -17664]], 'I': [[-1], [-41, 140], [-18654, -18776]], 'O': [[-1], [-6, -7], [-18620, -18767]]}<single_stall_count />{'W': [18815, 63, 0], 'I': [18815, 1, 0], 'O': [18816, 2688, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [196, 0]}, 1: {'W': [4536, 0], 'I': [49, 0], 'O': [2688, 196]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-18816, -18816], [-18620, -18816]], 1: [[-11543, -18816], [-16128, -18620]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />121.0<mem_area_percentage />99.8 %</area></results><elapsed_time_second />1</simulation></root>