#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x133659f30 .scope module, "TB_Pipeline" "TB_Pipeline" 2 9;
 .timescale -9 -9;
v0x1336a7490_0 .var "clk", 0 0;
v0x1336a7520_0 .var "debug", 0 0;
v0x1336a75b0_0 .var "rst", 0 0;
S_0x133664210 .scope module, "riscv_top" "RISCVTop" 2 49, 3 5 0, S_0x133659f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
v0x1336a6d70_0 .net "clk", 0 0, v0x1336a7490_0;  1 drivers
v0x1336a6e00_0 .net "debug", 0 0, v0x1336a7520_0;  1 drivers
v0x1336a6e90_0 .net "instr", 31 0, L_0x1336aff80;  1 drivers
v0x1336a6fa0_0 .net "instr_addr", 31 0, L_0x1336a76c0;  1 drivers
v0x1336a7030_0 .net "mem_addr", 31 0, L_0x1336acab0;  1 drivers
v0x1336a70c0_0 .net "mem_read_data", 31 0, L_0x1336b0400;  1 drivers
v0x1336a7150_0 .net "mem_write_data", 31 0, L_0x1336a7730;  1 drivers
v0x1336a71e0_0 .net "ram_write", 0 0, L_0x1336ad9b0;  1 drivers
v0x1336a7270_0 .net "rst", 0 0, v0x1336a75b0_0;  1 drivers
v0x1336a7400_0 .net "write_type", 2 0, L_0x1336adaa0;  1 drivers
S_0x13365df80 .scope module, "instr_mem" "INSTMEM" 3 22, 4 3 0, S_0x133664210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x133610690 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x1336aff80 .functor BUFZ 32, L_0x1336afd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133613a30_0 .net *"_ivl_0", 31 0, L_0x1336afd20;  1 drivers
v0x133660150_0 .net *"_ivl_2", 31 0, L_0x1336afee0;  1 drivers
v0x1336601e0_0 .net *"_ivl_4", 29 0, L_0x1336afdc0;  1 drivers
L_0x128041378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336169f0_0 .net *"_ivl_6", 1 0, L_0x128041378;  1 drivers
v0x133616a80_0 .net "addr", 31 0, L_0x1336a76c0;  alias, 1 drivers
v0x13361d3d0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13361d460_0 .net "data_out", 31 0, L_0x1336aff80;  alias, 1 drivers
v0x133638280_0 .var/i "i", 31 0;
v0x133638310 .array "mem_core", 65535 0, 31 0;
L_0x1336afd20 .array/port v0x133638310, L_0x1336afee0;
L_0x1336afdc0 .part L_0x1336a76c0, 2, 30;
L_0x1336afee0 .concat [ 30 2 0 0], L_0x1336afdc0, L_0x128041378;
S_0x133668370 .scope module, "mem" "MEM" 3 28, 5 3 0, S_0x133664210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 3 "write_type";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x133616b10 .param/l "LEN" 0 5 13, +C4<00000000000000010000000000000000>;
L_0x1336b0400 .functor BUFZ 32, L_0x1336b02f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133652670_0 .net *"_ivl_10", 31 0, L_0x1336b02f0;  1 drivers
v0x1336536c0_0 .net *"_ivl_2", 29 0, L_0x1336afff0;  1 drivers
L_0x1280413c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133653750_0 .net *"_ivl_4", 1 0, L_0x1280413c0;  1 drivers
v0x1336514c0_0 .net "addr", 31 0, L_0x1336acab0;  alias, 1 drivers
v0x133651550_0 .net "base_index", 31 0, L_0x1336b0090;  1 drivers
v0x133612af0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133612b80_0 .net "data_in", 31 0, L_0x1336a7730;  alias, 1 drivers
v0x1336127c0_0 .net "data_out", 31 0, L_0x1336b0400;  alias, 1 drivers
v0x133612850_0 .net "debug", 0 0, v0x1336a7520_0;  alias, 1 drivers
v0x1336644e0_0 .var/i "i", 31 0;
v0x133664570_0 .var/i "j", 31 0;
v0x133613220 .array "mem_core", 65535 0, 31 0;
v0x1336132b0_0 .var/i "out_file", 31 0;
v0x133612f10_0 .var/i "ram_index", 31 0;
v0x133612fa0_0 .net "sb_offset", 1 0, L_0x1336b01b0;  1 drivers
v0x13361cdf0_0 .net "sh_offset", 0 0, L_0x1336b0250;  1 drivers
v0x13361ce80_0 .net "write_enable", 0 0, L_0x1336ad9b0;  alias, 1 drivers
v0x13363c6b0_0 .net "write_type", 2 0, L_0x1336adaa0;  alias, 1 drivers
E_0x1336372c0 .event posedge, v0x13361d3d0_0;
L_0x1336afff0 .part L_0x1336acab0, 2, 30;
L_0x1336b0090 .concat [ 30 2 0 0], L_0x1336afff0, L_0x1280413c0;
L_0x1336b01b0 .part L_0x1336acab0, 0, 2;
L_0x1336b0250 .part L_0x1336acab0, 1, 1;
L_0x1336b02f0 .array/port v0x133613220, L_0x1336b0090;
S_0x13363b510 .scope module, "riscv" "RISCVPipeline" 3 14, 6 16 0, S_0x133664210;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 32 "mem_read_data";
    .port_info 4 /OUTPUT 1 "ram_write";
    .port_info 5 /OUTPUT 3 "write_type";
    .port_info 6 /OUTPUT 32 "instr_addr";
    .port_info 7 /OUTPUT 32 "mem_addr";
    .port_info 8 /OUTPUT 32 "mem_write_data";
L_0x1336a76c0 .functor BUFZ 32, v0x13369bb10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1336a7730 .functor BUFZ 32, L_0x1336acff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1336acab0 .functor BUFZ 32, L_0x1336acc10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1336ad9b0 .functor BUFZ 1, L_0x1336ad190, C4<0>, C4<0>, C4<0>;
L_0x1336adaa0 .functor BUFZ 3, L_0x1336ad5b0, C4<000>, C4<000>, C4<000>;
L_0x1336adc10 .functor BUFZ 3, L_0x1336ad5b0, C4<000>, C4<000>, C4<000>;
L_0x1336b04f0 .functor BUFT 32, L_0x1336aff80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336a28c0_0 .net/2u *"_ivl_16", 1 0, L_0x128040ef8;  1 drivers
v0x1336a2960_0 .net *"_ivl_18", 0 0, L_0x1336adc80;  1 drivers
L_0x128040f40 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1336a2a00_0 .net/2u *"_ivl_20", 1 0, L_0x128040f40;  1 drivers
v0x1336a2a90_0 .net *"_ivl_22", 0 0, L_0x1336add20;  1 drivers
L_0x128040f88 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x1336a2b20_0 .net/2u *"_ivl_24", 1 0, L_0x128040f88;  1 drivers
v0x1336a2c10_0 .net *"_ivl_26", 0 0, L_0x1336ade00;  1 drivers
v0x1336a2cb0_0 .net *"_ivl_28", 31 0, L_0x1336adfe0;  1 drivers
v0x1336a2d60_0 .net *"_ivl_30", 31 0, L_0x1336ae080;  1 drivers
v0x1336a2e10_0 .net "alu_result_ex", 31 0, v0x13367be80_0;  1 drivers
v0x1336a2fa0_0 .net "alu_result_mem", 31 0, L_0x1336acc10;  1 drivers
v0x1336a30b0_0 .net "alu_result_wb", 31 0, L_0x1336ae660;  1 drivers
v0x1336a3140_0 .net "alu_src1_ex", 0 0, L_0x1336abd30;  1 drivers
v0x1336a3250_0 .net "alu_src1_id", 0 0, v0x133690220_0;  1 drivers
v0x1336a3360_0 .net "alu_src2_ex", 0 0, L_0x1336ac170;  1 drivers
v0x1336a3470_0 .net "alu_src2_id", 0 0, v0x133690310_0;  1 drivers
v0x1336a3580_0 .net "alu_type_ex", 3 0, L_0x1336ab3c0;  1 drivers
v0x1336a3690_0 .net "alu_type_id", 3 0, v0x1336903e0_0;  1 drivers
v0x1336a3820_0 .net "branch_id", 0 0, L_0x1336aa620;  1 drivers
v0x1336a38b0_0 .net "bubble_ex", 0 0, L_0x1336ab820;  1 drivers
v0x1336a3940_0 .net "bubble_id", 0 0, L_0x1336ab7b0;  1 drivers
L_0x1280412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336a39d0_0 .net "bubble_if", 0 0, L_0x1280412a0;  1 drivers
L_0x1280412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336a3a60_0 .net "bubble_mem", 0 0, L_0x1280412e8;  1 drivers
L_0x128041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336a3af0_0 .net "bubble_wb", 0 0, L_0x128041330;  1 drivers
v0x1336a3b80_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336a3c10_0 .net "imm_ex", 31 0, L_0x1336aab40;  1 drivers
v0x1336a3ca0_0 .net "imm_id", 31 0, v0x133693020_0;  1 drivers
v0x1336a3d30_0 .net "imm_mem", 31 0, L_0x1336ace90;  1 drivers
v0x1336a3e40_0 .net "imm_wb", 31 0, L_0x1336ae800;  1 drivers
v0x1336a3ed0_0 .net "instr", 31 0, L_0x1336aff80;  alias, 1 drivers
v0x1336a3f60_0 .net "instr_addr", 31 0, L_0x1336a76c0;  alias, 1 drivers
v0x1336a3ff0_0 .net "instr_funct3_ex", 2 0, L_0x1336ab520;  1 drivers
v0x1336a4100_0 .net "instr_funct3_id", 2 0, L_0x1336aa820;  1 drivers
v0x1336a4190_0 .net "instr_funct3_mem", 2 0, L_0x1336ad5b0;  1 drivers
v0x1336a3720_0 .net "instr_id", 31 0, L_0x1336a7890;  1 drivers
v0x1336a4420_0 .net "instr_if", 31 0, L_0x1336b04f0;  1 drivers
v0x1336a44b0_0 .net "jal_id", 0 0, L_0x1336aa6e0;  1 drivers
v0x1336a4540_0 .net "jalr_id", 0 0, L_0x1336aa750;  1 drivers
v0x1336a45d0_0 .net "load_type_mem", 2 0, L_0x1336adc10;  1 drivers
v0x1336a4660_0 .net "mem2reg_data", 31 0, v0x13369ca60_0;  1 drivers
v0x1336a46f0_0 .net "mem2reg_data_wb", 31 0, L_0x1336ae500;  1 drivers
v0x1336a4780_0 .net "mem_addr", 31 0, L_0x1336acab0;  alias, 1 drivers
v0x1336a4810_0 .net "mem_read_data", 31 0, L_0x1336b0400;  alias, 1 drivers
v0x1336a48a0_0 .net "mem_read_ex", 0 0, L_0x1336ac010;  1 drivers
v0x1336a4930_0 .net "mem_read_id", 0 0, v0x133691260_0;  1 drivers
v0x1336a4a40_0 .net "mem_read_mem", 0 0, L_0x1336ad450;  1 drivers
v0x1336a4b50_0 .net "mem_write_data", 31 0, L_0x1336a7730;  alias, 1 drivers
v0x1336a4be0_0 .net "mem_write_ex", 0 0, L_0x1336ab930;  1 drivers
v0x1336a4cf0_0 .net "mem_write_id", 0 0, v0x133691370_0;  1 drivers
v0x1336a4e00_0 .net "mem_write_mem", 0 0, L_0x1336ad190;  1 drivers
v0x1336a4e90_0 .net "new_pc", 31 0, v0x133693d20_0;  1 drivers
o0x128011ca0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1336a4fa0_0 .net "nxpc_wb", 31 0, o0x128011ca0;  0 drivers
v0x1336a5030_0 .net "pc_ex", 31 0, L_0x1336aa980;  1 drivers
v0x1336a5140_0 .net "pc_id", 31 0, L_0x1336a7970;  1 drivers
v0x1336a51d0_0 .net "pc_if", 31 0, v0x13369bb10_0;  1 drivers
v0x1336a5260_0 .net "pc_plus4_ex", 31 0, L_0x1336aaa60;  1 drivers
v0x1336a5370_0 .net "pc_plus4_id", 31 0, L_0x1336a7ab0;  1 drivers
v0x1336a5400_0 .net "pc_plus4_if", 31 0, L_0x1336a37b0;  1 drivers
v0x1336a5490_0 .net "pc_plus4_mem", 31 0, L_0x1336acd30;  1 drivers
v0x1336a55a0_0 .net "pc_plus4_wb", 31 0, L_0x1336ae9a0;  1 drivers
v0x1336a5630_0 .net "pc_src", 0 0, v0x133693f90_0;  1 drivers
v0x1336a56c0_0 .net "ram_write", 0 0, L_0x1336ad9b0;  alias, 1 drivers
v0x1336a5750_0 .net "rd_ex", 4 0, L_0x1336aaf20;  1 drivers
v0x1336a57e0_0 .net "rd_id", 4 0, L_0x1336a7b60;  1 drivers
v0x1336a5870_0 .net "rd_mem", 4 0, L_0x1336ad710;  1 drivers
v0x1336a5900_0 .net "rd_wb", 4 0, L_0x1336aeb40;  1 drivers
v0x1336a42a0_0 .net "reg_src_ex", 1 0, L_0x1336ab680;  1 drivers
v0x1336a5990_0 .net "reg_src_id", 1 0, v0x1336914d0_0;  1 drivers
v0x1336a5aa0_0 .net "reg_src_mem", 1 0, L_0x1336ad900;  1 drivers
v0x1336a5bb0_0 .net "reg_src_wb", 1 0, L_0x1336ae3a0;  1 drivers
v0x1336a5c40_0 .net "reg_write_data_mem", 31 0, L_0x1336ae250;  1 drivers
v0x1336a5cd0_0 .net "reg_write_data_wb", 31 0, v0x1336a27b0_0;  1 drivers
v0x1336a5d60_0 .net "reg_write_ex", 0 0, L_0x1336aba50;  1 drivers
v0x1336a5df0_0 .net "reg_write_id", 0 0, v0x133691630_0;  1 drivers
v0x1336a5f00_0 .net "reg_write_mem", 0 0, L_0x1336ad2f0;  1 drivers
v0x1336a5f90_0 .net "reg_write_wb", 0 0, L_0x1336aeca0;  1 drivers
v0x1336a60a0_0 .net "rs1_data_ex", 31 0, L_0x1336aac60;  1 drivers
v0x1336a6130_0 .net "rs1_data_id", 31 0, L_0x1336aa440;  1 drivers
v0x1336a61c0_0 .net "rs1_ex", 4 0, L_0x1336ab080;  1 drivers
v0x1336a6250_0 .net "rs1_fwd_ex", 1 0, v0x13367f9d0_0;  1 drivers
v0x1336a6360_0 .net "rs1_fwd_id", 1 0, v0x1336802f0_0;  1 drivers
v0x1336a63f0_0 .net "rs1_id", 4 0, L_0x1336a7c50;  1 drivers
v0x1336a6480_0 .net "rs2_data_ex", 31 0, L_0x1336aadc0;  1 drivers
v0x1336a6510_0 .net "rs2_data_ex_new", 31 0, L_0x133685720;  1 drivers
v0x1336a65a0_0 .net "rs2_data_id", 31 0, L_0x1336aa530;  1 drivers
v0x1336a6630_0 .net "rs2_data_mem", 31 0, L_0x1336acff0;  1 drivers
v0x1336a66c0_0 .net "rs2_ex", 4 0, L_0x1336ab220;  1 drivers
v0x1336a6750_0 .net "rs2_fwd_ex", 1 0, v0x13367fb10_0;  1 drivers
v0x1336a6860_0 .net "rs2_fwd_id", 1 0, v0x133680440_0;  1 drivers
v0x1336a68f0_0 .net "rs2_id", 4 0, L_0x1336a7cc0;  1 drivers
v0x1336a6980_0 .net "rst", 0 0, v0x1336a75b0_0;  alias, 1 drivers
L_0x1280411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336a6a10_0 .net "stall_ex", 0 0, L_0x1280411c8;  1 drivers
v0x1336a6aa0_0 .net "stall_id", 0 0, L_0x1336afc40;  1 drivers
v0x1336a6b30_0 .net "stall_if", 0 0, L_0x1336afb50;  1 drivers
L_0x128041210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336a6bc0_0 .net "stall_mem", 0 0, L_0x128041210;  1 drivers
L_0x128041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336a6c50_0 .net "stall_wb", 0 0, L_0x128041258;  1 drivers
v0x1336a6ce0_0 .net "write_type", 2 0, L_0x1336adaa0;  alias, 1 drivers
L_0x1336adc80 .cmp/eq 2, L_0x1336ad900, L_0x128040ef8;
L_0x1336add20 .cmp/eq 2, L_0x1336ad900, L_0x128040f40;
L_0x1336ade00 .cmp/eq 2, L_0x1336ad900, L_0x128040f88;
L_0x1336adfe0 .functor MUXZ 32, L_0x1336acd30, L_0x1336ace90, L_0x1336ade00, C4<>;
L_0x1336ae080 .functor MUXZ 32, L_0x1336adfe0, v0x13369ca60_0, L_0x1336add20, C4<>;
L_0x1336ae250 .functor MUXZ 32, L_0x1336ae080, L_0x1336acc10, L_0x1336adc80, C4<>;
S_0x133635d60 .scope module, "ex_mem" "EX_MEM" 6 150, 7 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x13367a280_0 .net "alu_result_ex", 31 0, v0x13367be80_0;  alias, 1 drivers
v0x13367a330_0 .net "alu_result_mem", 31 0, L_0x1336acc10;  alias, 1 drivers
v0x13367a3c0_0 .net "bubble_mem", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x13367a470_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13367a500_0 .net "imm_ex", 31 0, L_0x1336aab40;  alias, 1 drivers
v0x13367a5d0_0 .net "imm_mem", 31 0, L_0x1336ace90;  alias, 1 drivers
v0x13367a680_0 .net "instr_funct3_ex", 2 0, L_0x1336ab520;  alias, 1 drivers
v0x13367a730_0 .net "instr_funct3_mem", 2 0, L_0x1336ad5b0;  alias, 1 drivers
v0x13367a7e0_0 .net "mem_addr", 31 0, L_0x1336acab0;  alias, 1 drivers
v0x13367a910_0 .net "mem_read_ex", 0 0, L_0x1336ac010;  alias, 1 drivers
v0x13367a9a0_0 .net "mem_read_mem", 0 0, L_0x1336ad450;  alias, 1 drivers
o0x128009b70 .functor BUFZ 1, C4<z>; HiZ drive
v0x13367aa30_0 .net "mem_write", 0 0, o0x128009b70;  0 drivers
v0x13367aac0_0 .net "mem_write_ex", 0 0, L_0x1336ab930;  alias, 1 drivers
v0x13367ab70_0 .net "mem_write_mem", 0 0, L_0x1336ad190;  alias, 1 drivers
v0x13367ac20_0 .net "pc_plus4_ex", 31 0, L_0x1336aaa60;  alias, 1 drivers
v0x13367acd0_0 .net "pc_plus4_mem", 31 0, L_0x1336acd30;  alias, 1 drivers
v0x13367ad80_0 .net "rd_ex", 4 0, L_0x1336aaf20;  alias, 1 drivers
v0x13367af30_0 .net "rd_mem", 4 0, L_0x1336ad710;  alias, 1 drivers
v0x13367afc0_0 .net "reg_src_ex", 1 0, L_0x1336ab680;  alias, 1 drivers
v0x13367b050_0 .net "reg_src_mem", 1 0, L_0x1336ad900;  alias, 1 drivers
v0x13367b0e0_0 .net "reg_write_ex", 0 0, L_0x1336aba50;  alias, 1 drivers
v0x13367b170_0 .net "reg_write_mem", 0 0, L_0x1336ad2f0;  alias, 1 drivers
v0x13367b220_0 .net "rs2_data_ex", 31 0, L_0x133685720;  alias, 1 drivers
v0x13367b2d0_0 .net "rs2_data_mem", 31 0, L_0x1336acff0;  alias, 1 drivers
v0x13367b380_0 .net "stall_mem", 0 0, L_0x128041210;  alias, 1 drivers
v0x13367b410_0 .net "write_data", 31 0, L_0x1336a7730;  alias, 1 drivers
v0x13367b4c0_0 .net "write_type", 2 0, L_0x1336adaa0;  alias, 1 drivers
S_0x1336439d0 .scope module, "EX_MEM_alu_result" "PipeDff" 7 23, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133613060 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336acc10 .functor BUFZ 32, v0x133668d70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13366a370_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133669fd0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13366a060_0 .net "data_in", 31 0, v0x13367be80_0;  alias, 1 drivers
v0x133669080_0 .net "data_out", 31 0, L_0x1336acc10;  alias, 1 drivers
v0x133669110_0 .net "data_out_wire", 31 0, v0x133668d70_0;  1 drivers
v0x133668d70_0 .var "data_reg", 31 0;
L_0x128040c28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133668e00_0 .net "default_val", 31 0, L_0x128040c28;  1 drivers
v0x133658990_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x13363a480 .scope module, "EX_MEM_imm" "PipeDff" 7 25, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13363d770 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336ace90 .functor BUFZ 32, v0x133614420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1336623e0_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133658a20_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133615490_0 .net "data_in", 31 0, L_0x1336aab40;  alias, 1 drivers
v0x133615520_0 .net "data_out", 31 0, L_0x1336ace90;  alias, 1 drivers
v0x133614390_0 .net "data_out_wire", 31 0, v0x133614420_0;  1 drivers
v0x133614420_0 .var "data_reg", 31 0;
L_0x128040cb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133639380_0 .net "default_val", 31 0, L_0x128040cb8;  1 drivers
v0x133639410_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x1336120e0 .scope module, "EX_MEM_instr_funct3" "PipeDff" 7 32, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x1336155b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x1336ad5b0 .functor BUFZ 3, v0x133675f60_0, C4<000>, C4<000>, C4<000>;
v0x133612370_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133612440_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336124d0_0 .net "data_in", 2 0, L_0x1336ab520;  alias, 1 drivers
v0x133612560_0 .net "data_out", 2 0, L_0x1336ad5b0;  alias, 1 drivers
v0x133675ed0_0 .net "data_out_wire", 2 0, v0x133675f60_0;  1 drivers
v0x133675f60_0 .var "data_reg", 2 0;
L_0x128040e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x133676010_0 .net "default_val", 2 0, L_0x128040e20;  1 drivers
v0x1336760c0_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x133676200 .scope module, "EX_MEM_mem_read" "PipeDff" 7 30, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1336763c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336ad450 .functor BUFZ 1, v0x133676860_0, C4<0>, C4<0>, C4<0>;
v0x133676550_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x1336765f0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133676690_0 .net "data_in", 0 0, L_0x1336ac010;  alias, 1 drivers
v0x133676720_0 .net "data_out", 0 0, L_0x1336ad450;  alias, 1 drivers
v0x1336767b0_0 .net "data_out_wire", 0 0, v0x133676860_0;  1 drivers
v0x133676860_0 .var "data_reg", 0 0;
L_0x128040dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133676910_0 .net "default_val", 0 0, L_0x128040dd8;  1 drivers
v0x1336769c0_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x133676ae0 .scope module, "EX_MEM_mem_write" "PipeDff" 7 28, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133676ce0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336ad190 .functor BUFZ 1, v0x1336771a0_0, C4<0>, C4<0>, C4<0>;
v0x133676e70_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133676f00_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133676f90_0 .net "data_in", 0 0, L_0x1336ab930;  alias, 1 drivers
v0x133677020_0 .net "data_out", 0 0, L_0x1336ad190;  alias, 1 drivers
v0x1336770b0_0 .net "data_out_wire", 0 0, v0x1336771a0_0;  1 drivers
v0x1336771a0_0 .var "data_reg", 0 0;
L_0x128040d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133677250_0 .net "default_val", 0 0, L_0x128040d48;  1 drivers
v0x133677300_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x133677480 .scope module, "EX_MEM_pc_plus4" "PipeDff" 7 24, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133676150 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336acd30 .functor BUFZ 32, v0x133677ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1336777b0_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133677850_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336778f0_0 .net "data_in", 31 0, L_0x1336aaa60;  alias, 1 drivers
v0x133677980_0 .net "data_out", 31 0, L_0x1336acd30;  alias, 1 drivers
v0x133677a10_0 .net "data_out_wire", 31 0, v0x133677ac0_0;  1 drivers
v0x133677ac0_0 .var "data_reg", 31 0;
L_0x128040c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133677b70_0 .net "default_val", 31 0, L_0x128040c70;  1 drivers
v0x133677c20_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x133677d40 .scope module, "EX_MEM_rd" "PipeDff" 7 33, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x133677f00 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1336ad710 .functor BUFZ 5, v0x133678480_0, C4<00000>, C4<00000>, C4<00000>;
v0x133678090_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133678130_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336782d0_0 .net "data_in", 4 0, L_0x1336aaf20;  alias, 1 drivers
v0x133678360_0 .net "data_out", 4 0, L_0x1336ad710;  alias, 1 drivers
v0x1336783f0_0 .net "data_out_wire", 4 0, v0x133678480_0;  1 drivers
v0x133678480_0 .var "data_reg", 4 0;
L_0x128040e68 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x133678510_0 .net "default_val", 4 0, L_0x128040e68;  1 drivers
v0x1336785a0_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x1336786a0 .scope module, "EX_MEM_reg_src" "PipeDff" 7 34, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x133678860 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1336ad900 .functor BUFZ 2, v0x133678d00_0, C4<00>, C4<00>, C4<00>;
v0x1336789f0_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133678a90_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133678b30_0 .net "data_in", 1 0, L_0x1336ab680;  alias, 1 drivers
v0x133678bc0_0 .net "data_out", 1 0, L_0x1336ad900;  alias, 1 drivers
v0x133678c50_0 .net "data_out_wire", 1 0, v0x133678d00_0;  1 drivers
v0x133678d00_0 .var "data_reg", 1 0;
L_0x128040eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133678db0_0 .net "default_val", 1 0, L_0x128040eb0;  1 drivers
v0x133678e60_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x133678f80 .scope module, "EX_MEM_reg_write" "PipeDff" 7 29, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133676ca0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336ad2f0 .functor BUFZ 1, v0x1336796f0_0, C4<0>, C4<0>, C4<0>;
v0x133679310_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x1336794b0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133679540_0 .net "data_in", 0 0, L_0x1336aba50;  alias, 1 drivers
v0x1336795d0_0 .net "data_out", 0 0, L_0x1336ad2f0;  alias, 1 drivers
v0x133679660_0 .net "data_out_wire", 0 0, v0x1336796f0_0;  1 drivers
v0x1336796f0_0 .var "data_reg", 0 0;
L_0x128040d90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133679780_0 .net "default_val", 0 0, L_0x128040d90;  1 drivers
v0x133679810_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x133679a00 .scope module, "EX_MEM_rs2_data" "PipeDff" 7 26, 8 1 0, S_0x133635d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133679b70 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336acff0 .functor BUFZ 32, v0x13367a000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133679d00_0 .net "bubble", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133679d90_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133679e30_0 .net "data_in", 31 0, L_0x133685720;  alias, 1 drivers
v0x133679ec0_0 .net "data_out", 31 0, L_0x1336acff0;  alias, 1 drivers
v0x133679f50_0 .net "data_out_wire", 31 0, v0x13367a000_0;  1 drivers
v0x13367a000_0 .var "data_reg", 31 0;
L_0x128040d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13367a0b0_0 .net "default_val", 31 0, L_0x128040d00;  1 drivers
v0x13367a160_0 .net "stall", 0 0, L_0x128041210;  alias, 1 drivers
S_0x13367b780 .scope module, "ex_module" "EX_MODULE" 6 123, 9 3 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x1336ac9c0 .functor BUFZ 32, v0x13367be80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x133685720 .functor BUFZ 32, L_0x1336ac4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13367e2f0_0 .net "alu_result", 31 0, v0x13367be80_0;  alias, 1 drivers
v0x13367e3a0_0 .net "alu_result_wire", 31 0, L_0x1336ac9c0;  1 drivers
v0x13367e440_0 .net "alu_src1", 0 0, L_0x1336abd30;  alias, 1 drivers
v0x13367e4d0_0 .net "alu_src2", 0 0, L_0x1336ac170;  alias, 1 drivers
v0x13367e560_0 .net "alu_type", 3 0, L_0x1336ab3c0;  alias, 1 drivers
v0x13367e630_0 .net "imm", 31 0, L_0x1336aab40;  alias, 1 drivers
v0x13367e6c0_0 .net "less_than", 0 0, v0x13367c020_0;  1 drivers
v0x13367e770_0 .net "op1", 31 0, L_0x1336ac650;  1 drivers
v0x13367e840_0 .net "op2", 31 0, L_0x1336ac7e0;  1 drivers
v0x13367e950_0 .net "pc", 31 0, L_0x1336aa980;  alias, 1 drivers
o0x12800aaa0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13367e9e0_0 .net "pc_src", 0 0, o0x12800aaa0;  0 drivers
v0x13367ea70_0 .net "reg_write_data_mem", 31 0, L_0x1336ae250;  alias, 1 drivers
v0x13367eb00_0 .net "reg_write_data_wb", 31 0, v0x1336a27b0_0;  alias, 1 drivers
v0x13367eb90_0 .net "rs1_data", 31 0, L_0x1336aac60;  alias, 1 drivers
v0x13367ec70_0 .net "rs1_data_new", 31 0, L_0x1336ac3c0;  1 drivers
v0x13367ed10_0 .net "rs1_fwd_ex", 1 0, v0x13367f9d0_0;  alias, 1 drivers
v0x13367ede0_0 .net "rs2_data", 31 0, L_0x1336aadc0;  alias, 1 drivers
v0x13367efb0_0 .net "rs2_data_ex_new", 31 0, L_0x133685720;  alias, 1 drivers
v0x13367f040_0 .net "rs2_data_new", 31 0, L_0x1336ac4b0;  1 drivers
v0x13367f0d0_0 .net "rs2_fwd_ex", 1 0, v0x13367fb10_0;  alias, 1 drivers
v0x13367f160_0 .net "zero", 0 0, v0x13367c0f0_0;  1 drivers
S_0x13367baa0 .scope module, "EX_ALU" "ALU" 9 40, 10 2 0, S_0x13367b780;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x13367bd20_0 .net "alu_in1", 31 0, L_0x1336ac650;  alias, 1 drivers
v0x13367bdd0_0 .net "alu_in2", 31 0, L_0x1336ac7e0;  alias, 1 drivers
v0x13367be80_0 .var "alu_result", 31 0;
v0x13367bf70_0 .net "alu_type", 3 0, L_0x1336ab3c0;  alias, 1 drivers
v0x13367c020_0 .var "less_than", 0 0;
v0x13367c0f0_0 .var "zero", 0 0;
E_0x13367bcd0 .event edge, v0x13367bf70_0, v0x13367bd20_0, v0x13367bdd0_0, v0x13366a060_0;
S_0x13367c210 .scope module, "EX_OP_SELECTOR" "OpSelector" 9 24, 11 3 0, S_0x13367b780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x1336ac3c0 .functor BUFZ 32, v0x13367ca50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1336ac4b0 .functor BUFZ 32, v0x13367d140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128040b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1336ac5a0 .functor XNOR 1, L_0x1336abd30, L_0x128040b98, C4<0>, C4<0>;
L_0x128040be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1336ac730 .functor XNOR 1, L_0x1336ac170, L_0x128040be0, C4<0>, C4<0>;
v0x13367d340_0 .net/2u *"_ivl_10", 0 0, L_0x128040be0;  1 drivers
v0x13367d3e0_0 .net *"_ivl_12", 0 0, L_0x1336ac730;  1 drivers
v0x13367d480_0 .net/2u *"_ivl_4", 0 0, L_0x128040b98;  1 drivers
v0x13367d510_0 .net *"_ivl_6", 0 0, L_0x1336ac5a0;  1 drivers
v0x13367d5b0_0 .net "alu_src1", 0 0, L_0x1336abd30;  alias, 1 drivers
v0x13367d690_0 .net "alu_src2", 0 0, L_0x1336ac170;  alias, 1 drivers
v0x13367d730_0 .net "data_op1", 31 0, v0x13367ca50_0;  1 drivers
v0x13367d7d0_0 .net "data_op2", 31 0, v0x13367d140_0;  1 drivers
v0x13367d880_0 .net "fwd_ex1", 1 0, v0x13367f9d0_0;  alias, 1 drivers
v0x13367d9b0_0 .net "fwd_ex2", 1 0, v0x13367fb10_0;  alias, 1 drivers
v0x13367da40_0 .net "imm", 31 0, L_0x1336aab40;  alias, 1 drivers
v0x13367db10_0 .net "op1", 31 0, L_0x1336ac650;  alias, 1 drivers
v0x13367dba0_0 .net "op2", 31 0, L_0x1336ac7e0;  alias, 1 drivers
v0x13367dc50_0 .net "pc", 31 0, L_0x1336aa980;  alias, 1 drivers
v0x13367dce0_0 .net "reg_write_data_mem", 31 0, L_0x1336ae250;  alias, 1 drivers
v0x13367ddc0_0 .net "reg_write_data_wb", 31 0, v0x1336a27b0_0;  alias, 1 drivers
v0x13367dea0_0 .net "rs1_data", 31 0, L_0x1336aac60;  alias, 1 drivers
v0x13367e030_0 .net "rs1_data_new", 31 0, L_0x1336ac3c0;  alias, 1 drivers
v0x13367e0c0_0 .net "rs2_data", 31 0, L_0x1336aadc0;  alias, 1 drivers
v0x13367e150_0 .net "rs2_data_new", 31 0, L_0x1336ac4b0;  alias, 1 drivers
L_0x1336ac650 .functor MUXZ 32, L_0x1336aa980, v0x13367ca50_0, L_0x1336ac5a0, C4<>;
L_0x1336ac7e0 .functor MUXZ 32, L_0x1336aab40, v0x13367d140_0, L_0x1336ac730, C4<>;
S_0x13367c590 .scope module, "FWD_MUX_1" "FWD_MUX" 11 13, 12 2 0, S_0x13367c210;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x13367c820_0 .net "Data_EX", 31 0, L_0x1336aac60;  alias, 1 drivers
v0x13367c8e0_0 .net "Data_MEM", 31 0, L_0x1336ae250;  alias, 1 drivers
v0x13367c990_0 .net "Data_WB", 31 0, v0x1336a27b0_0;  alias, 1 drivers
v0x13367ca50_0 .var "Data_out", 31 0;
v0x13367cb00_0 .net "fwd_ex", 1 0, v0x13367f9d0_0;  alias, 1 drivers
E_0x13367c7d0 .event edge, v0x13367cb00_0, v0x13367c820_0, v0x13367c8e0_0, v0x13367c990_0;
S_0x13367cc70 .scope module, "FWD_MUX_2" "FWD_MUX" 11 14, 12 2 0, S_0x13367c210;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x13367cf00_0 .net "Data_EX", 31 0, L_0x1336aadc0;  alias, 1 drivers
v0x13367cfb0_0 .net "Data_MEM", 31 0, L_0x1336ae250;  alias, 1 drivers
v0x13367d070_0 .net "Data_WB", 31 0, v0x1336a27b0_0;  alias, 1 drivers
v0x13367d140_0 .var "Data_out", 31 0;
v0x13367d1d0_0 .net "fwd_ex", 1 0, v0x13367fb10_0;  alias, 1 drivers
E_0x13367ceb0 .event edge, v0x13367d1d0_0, v0x13367cf00_0, v0x13367c8e0_0, v0x13367c990_0;
S_0x13367f320 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 6 252, 13 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x13367f5f0_0 .net "rd_mem", 4 0, L_0x1336ad710;  alias, 1 drivers
v0x13367f6e0_0 .net "rd_wb", 4 0, L_0x1336aeb40;  alias, 1 drivers
v0x13367f780_0 .net "reg_write_mem", 0 0, L_0x1336ad2f0;  alias, 1 drivers
v0x13367f870_0 .net "reg_write_wb", 0 0, L_0x1336aeca0;  alias, 1 drivers
v0x13367f900_0 .net "rs1_ex", 4 0, L_0x1336ab080;  alias, 1 drivers
v0x13367f9d0_0 .var "rs1_fwd_ex", 1 0;
v0x13367fa60_0 .net "rs2_ex", 4 0, L_0x1336ab220;  alias, 1 drivers
v0x13367fb10_0 .var "rs2_fwd_ex", 1 0;
E_0x13363d690/0 .event edge, v0x1336795d0_0, v0x133678360_0, v0x13367f900_0, v0x13367f870_0;
E_0x13363d690/1 .event edge, v0x13367f6e0_0, v0x13367fa60_0;
E_0x13363d690 .event/or E_0x13363d690/0, E_0x13363d690/1;
S_0x13367fc70 .scope module, "forward_unit_id" "Forward_Unit_Id" 6 243, 14 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x13367ffc0_0 .net "branch_id", 0 0, L_0x1336aa620;  alias, 1 drivers
v0x133680060_0 .net "jal_id", 0 0, L_0x1336aa6e0;  alias, 1 drivers
v0x133680100_0 .net "jalr_id", 0 0, L_0x1336aa750;  alias, 1 drivers
v0x133680190_0 .net "rd_mem", 4 0, L_0x1336ad710;  alias, 1 drivers
v0x133680220_0 .net "reg_write_mem", 0 0, L_0x1336ad2f0;  alias, 1 drivers
v0x1336802f0_0 .var "rs1_fwd_id", 1 0;
v0x133680390_0 .net "rs1_id", 4 0, L_0x1336a7c50;  alias, 1 drivers
v0x133680440_0 .var "rs2_fwd_id", 1 0;
v0x1336804f0_0 .net "rs2_id", 4 0, L_0x1336a7cc0;  alias, 1 drivers
E_0x13367ff60/0 .event edge, v0x1336795d0_0, v0x13367ffc0_0, v0x133678360_0, v0x133680390_0;
E_0x13367ff60/1 .event edge, v0x133680100_0, v0x1336804f0_0;
E_0x13367ff60 .event/or E_0x13367ff60/0, E_0x13367ff60/1;
S_0x1336806e0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 6 228, 15 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /OUTPUT 1 "stall_if";
    .port_info 13 /OUTPUT 1 "bubble_if";
    .port_info 14 /OUTPUT 1 "stall_id";
    .port_info 15 /OUTPUT 1 "bubble_id";
    .port_info 16 /OUTPUT 1 "stall_ex";
    .port_info 17 /OUTPUT 1 "bubble_ex";
    .port_info 18 /OUTPUT 1 "stall_mem";
    .port_info 19 /OUTPUT 1 "bubble_mem";
    .port_info 20 /OUTPUT 1 "stall_wb";
    .port_info 21 /OUTPUT 1 "bubble_wb";
L_0x1336aed50 .functor OR 1, L_0x1336aa620, L_0x1336aa750, C4<0>, C4<0>;
L_0x1336af080 .functor OR 1, L_0x1336aee00, L_0x1336aeec0, C4<0>, C4<0>;
L_0x1336af130 .functor AND 1, L_0x1336aba50, L_0x1336af080, C4<1>, C4<1>;
L_0x1336af520 .functor OR 1, L_0x1336af1e0, L_0x1336af380, C4<0>, C4<0>;
L_0x1336af590 .functor AND 1, L_0x1336ad450, L_0x1336af520, C4<1>, C4<1>;
L_0x1336af670 .functor OR 1, L_0x1336af130, L_0x1336af590, C4<0>, C4<0>;
L_0x1336af760 .functor AND 1, L_0x1336aed50, L_0x1336af670, C4<1>, C4<1>;
L_0x1336af890 .functor OR 1, L_0x1336aa620, L_0x1336aa750, C4<0>, C4<0>;
L_0x133695e70 .functor OR 1, L_0x1336af890, L_0x1336aa6e0, C4<0>, C4<0>;
L_0x1336afb50 .functor BUFZ 1, L_0x1336af760, C4<0>, C4<0>, C4<0>;
L_0x1336afc40 .functor BUFZ 1, L_0x1336af760, C4<0>, C4<0>, C4<0>;
L_0x1336ab7b0 .functor BUFZ 1, L_0x133695e70, C4<0>, C4<0>, C4<0>;
L_0x1336ab820 .functor BUFZ 1, L_0x1336af760, C4<0>, C4<0>, C4<0>;
v0x133680b10_0 .net *"_ivl_1", 0 0, L_0x1336aed50;  1 drivers
v0x133680bc0_0 .net *"_ivl_10", 0 0, L_0x1336af1e0;  1 drivers
v0x133680c60_0 .net *"_ivl_12", 0 0, L_0x1336af380;  1 drivers
v0x133680cf0_0 .net *"_ivl_15", 0 0, L_0x1336af520;  1 drivers
v0x133680d90_0 .net *"_ivl_17", 0 0, L_0x1336af590;  1 drivers
v0x133680e70_0 .net *"_ivl_19", 0 0, L_0x1336af670;  1 drivers
v0x133680f10_0 .net *"_ivl_2", 0 0, L_0x1336aee00;  1 drivers
v0x133680fb0_0 .net *"_ivl_23", 0 0, L_0x1336af890;  1 drivers
v0x133681050_0 .net *"_ivl_4", 0 0, L_0x1336aeec0;  1 drivers
v0x133681160_0 .net *"_ivl_7", 0 0, L_0x1336af080;  1 drivers
v0x1336811f0_0 .net *"_ivl_9", 0 0, L_0x1336af130;  1 drivers
v0x133681290_0 .net "branch_id", 0 0, L_0x1336aa620;  alias, 1 drivers
v0x133681340_0 .net "bubble", 0 0, L_0x133695e70;  1 drivers
v0x1336813d0_0 .net "bubble_ex", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133681460_0 .net "bubble_id", 0 0, L_0x1336ab7b0;  alias, 1 drivers
v0x1336814f0_0 .net "bubble_if", 0 0, L_0x1280412a0;  alias, 1 drivers
v0x133681580_0 .net "bubble_mem", 0 0, L_0x1280412e8;  alias, 1 drivers
v0x133681710_0 .net "bubble_wb", 0 0, L_0x128041330;  alias, 1 drivers
v0x1336817a0_0 .net "jal_id", 0 0, L_0x1336aa6e0;  alias, 1 drivers
v0x133681850_0 .net "jalr_id", 0 0, L_0x1336aa750;  alias, 1 drivers
v0x1336818e0_0 .net "mem_read_ex", 0 0, L_0x1336ac010;  alias, 1 drivers
v0x133681970_0 .net "mem_read_mem", 0 0, L_0x1336ad450;  alias, 1 drivers
v0x133681a40_0 .net "pc_src_id", 0 0, v0x133693f90_0;  alias, 1 drivers
v0x133681ad0_0 .net "rd_ex", 4 0, L_0x1336aaf20;  alias, 1 drivers
v0x133681ba0_0 .net "rd_mem", 4 0, L_0x1336ad710;  alias, 1 drivers
v0x133681cb0_0 .net "reg_write_ex", 0 0, L_0x1336aba50;  alias, 1 drivers
v0x133681d40_0 .net "rs1_id", 4 0, L_0x1336a7c50;  alias, 1 drivers
v0x133681dd0_0 .net "rs2_id", 4 0, L_0x1336a7cc0;  alias, 1 drivers
v0x133681e60_0 .net "rst", 0 0, v0x1336a75b0_0;  alias, 1 drivers
v0x133681ef0_0 .net "stall", 0 0, L_0x1336af760;  1 drivers
v0x133681f80_0 .net "stall_ex", 0 0, L_0x1280411c8;  alias, 1 drivers
v0x133682010_0 .net "stall_id", 0 0, L_0x1336afc40;  alias, 1 drivers
v0x1336820a0_0 .net "stall_if", 0 0, L_0x1336afb50;  alias, 1 drivers
v0x133681610_0 .net "stall_mem", 0 0, L_0x128041210;  alias, 1 drivers
v0x133682330_0 .net "stall_wb", 0 0, L_0x128041258;  alias, 1 drivers
L_0x1336aee00 .cmp/eq 5, L_0x1336aaf20, L_0x1336a7c50;
L_0x1336aeec0 .cmp/eq 5, L_0x1336aaf20, L_0x1336a7cc0;
L_0x1336af1e0 .cmp/eq 5, L_0x1336ad710, L_0x1336a7c50;
L_0x1336af380 .cmp/eq 5, L_0x1336ad710, L_0x1336a7cc0;
S_0x133682570 .scope module, "id_ex" "ID_EX" 6 98, 16 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x13368dac0_0 .net "alu_src1_ex", 0 0, L_0x1336abd30;  alias, 1 drivers
v0x13368db50_0 .net "alu_src1_id", 0 0, v0x133690220_0;  alias, 1 drivers
v0x13368dbe0_0 .net "alu_src2_ex", 0 0, L_0x1336ac170;  alias, 1 drivers
v0x13368dc90_0 .net "alu_src2_id", 0 0, v0x133690310_0;  alias, 1 drivers
v0x13368dd40_0 .net "alu_type_ex", 3 0, L_0x1336ab3c0;  alias, 1 drivers
v0x13368de10_0 .net "alu_type_id", 3 0, v0x1336903e0_0;  alias, 1 drivers
v0x13368dea0_0 .net "branch_ex", 0 0, L_0x1336abe90;  1 drivers
v0x13368df30_0 .net "branch_id", 0 0, L_0x1336aa620;  alias, 1 drivers
v0x13368dfc0_0 .net "bubble_ex", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x13368e0d0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133684b70_0 .net "imm_ex", 31 0, L_0x1336aab40;  alias, 1 drivers
v0x133684c00_0 .net "imm_id", 31 0, v0x133693020_0;  alias, 1 drivers
v0x133684cb0_0 .net "instr_funct3_ex", 2 0, L_0x1336ab520;  alias, 1 drivers
v0x13368e160_0 .net "instr_funct3_id", 2 0, L_0x1336aa820;  alias, 1 drivers
v0x13368e1f0_0 .net "jal_ex", 0 0, L_0x1336ac2d0;  1 drivers
v0x13368e280_0 .net "jal_id", 0 0, L_0x1336aa6e0;  alias, 1 drivers
v0x13368e310_0 .net "jalr_ex", 0 0, L_0x1336abbb0;  1 drivers
v0x13368e4a0_0 .net "jalr_id", 0 0, L_0x1336aa750;  alias, 1 drivers
v0x13368e530_0 .net "mem_read_ex", 0 0, L_0x1336ac010;  alias, 1 drivers
v0x13368e5c0_0 .net "mem_read_id", 0 0, v0x133691260_0;  alias, 1 drivers
v0x13368e670_0 .net "mem_write_ex", 0 0, L_0x1336ab930;  alias, 1 drivers
v0x13368e700_0 .net "mem_write_id", 0 0, v0x133691370_0;  alias, 1 drivers
v0x13368e790_0 .net "pc_ex", 31 0, L_0x1336aa980;  alias, 1 drivers
v0x13368e820_0 .net "pc_id", 31 0, L_0x1336a7970;  alias, 1 drivers
v0x13368e8b0_0 .net "pc_plus4_ex", 31 0, L_0x1336aaa60;  alias, 1 drivers
v0x13368e940_0 .net "pc_plus4_id", 31 0, L_0x1336a7ab0;  alias, 1 drivers
v0x13368e9f0_0 .net "rd_ex", 4 0, L_0x1336aaf20;  alias, 1 drivers
v0x13368eb00_0 .net "rd_id", 4 0, L_0x1336a7b60;  alias, 1 drivers
v0x13368ebb0_0 .net "reg_src_ex", 1 0, L_0x1336ab680;  alias, 1 drivers
v0x13368ec40_0 .net "reg_src_id", 1 0, v0x1336914d0_0;  alias, 1 drivers
v0x13368ecd0_0 .net "reg_write_ex", 0 0, L_0x1336aba50;  alias, 1 drivers
v0x13368ede0_0 .net "reg_write_id", 0 0, v0x133691630_0;  alias, 1 drivers
v0x13368ee70_0 .net "rs1_data_ex", 31 0, L_0x1336aac60;  alias, 1 drivers
v0x13368f100_0 .net "rs1_data_id", 31 0, L_0x1336aa440;  alias, 1 drivers
v0x13368f190_0 .net "rs1_ex", 4 0, L_0x1336ab080;  alias, 1 drivers
v0x13368f220_0 .net "rs1_id", 4 0, L_0x1336a7c50;  alias, 1 drivers
v0x13368f2b0_0 .net "rs2_data_ex", 31 0, L_0x1336aadc0;  alias, 1 drivers
v0x13368f340_0 .net "rs2_data_id", 31 0, L_0x1336aa530;  alias, 1 drivers
v0x13368f3d0_0 .net "rs2_ex", 4 0, L_0x1336ab220;  alias, 1 drivers
v0x13368f460_0 .net "rs2_id", 4 0, L_0x1336a7cc0;  alias, 1 drivers
v0x13368f500_0 .net "stall_ex", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133682bf0 .scope module, "ID_EX_alu_src1" "PipeDff" 16 40, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133682dc0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336abd30 .functor BUFZ 1, v0x133683240_0, C4<0>, C4<0>, C4<0>;
v0x133682f70_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133683000_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133683090_0 .net "data_in", 0 0, v0x133690220_0;  alias, 1 drivers
v0x133683120_0 .net "data_out", 0 0, L_0x1336abd30;  alias, 1 drivers
v0x1336831b0_0 .net "data_out_wire", 0 0, v0x133683240_0;  1 drivers
v0x133683240_0 .var "data_reg", 0 0;
L_0x128040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336832d0_0 .net "default_val", 0 0, L_0x128040a30;  1 drivers
v0x133683380_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133683490 .scope module, "ID_EX_alu_src2" "PipeDff" 16 43, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133683660 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336ac170 .functor BUFZ 1, v0x133683b70_0, C4<0>, C4<0>, C4<0>;
v0x133683820_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x1336838f0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133683980_0 .net "data_in", 0 0, v0x133690310_0;  alias, 1 drivers
v0x133683a10_0 .net "data_out", 0 0, L_0x1336ac170;  alias, 1 drivers
v0x133683aa0_0 .net "data_out_wire", 0 0, v0x133683b70_0;  1 drivers
v0x133683b70_0 .var "data_reg", 0 0;
L_0x128040b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133683c00_0 .net "default_val", 0 0, L_0x128040b08;  1 drivers
v0x133683ca0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133683de0 .scope module, "ID_EX_alu_type" "PipeDff" 16 33, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x133683fa0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000100>;
L_0x1336ab3c0 .functor BUFZ 4, v0x133684470_0, C4<0000>, C4<0000>, C4<0000>;
v0x133684160_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x1336841f0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133684280_0 .net "data_in", 3 0, v0x1336903e0_0;  alias, 1 drivers
v0x133684310_0 .net "data_out", 3 0, L_0x1336ab3c0;  alias, 1 drivers
v0x1336843a0_0 .net "data_out_wire", 3 0, v0x133684470_0;  1 drivers
v0x133684470_0 .var "data_reg", 3 0;
L_0x128040880 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x133684510_0 .net "default_val", 3 0, L_0x128040880;  1 drivers
v0x1336845c0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x1336846e0 .scope module, "ID_EX_branch" "PipeDff" 16 41, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1336848a0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336abe90 .functor BUFZ 1, v0x133684ed0_0, C4<0>, C4<0>, C4<0>;
v0x133684a30_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133684ad0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336781d0_0 .net "data_in", 0 0, L_0x1336aa620;  alias, 1 drivers
v0x133684d70_0 .net "data_out", 0 0, L_0x1336abe90;  alias, 1 drivers
v0x133684e00_0 .net "data_out_wire", 0 0, v0x133684ed0_0;  1 drivers
v0x133684ed0_0 .var "data_reg", 0 0;
L_0x128040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133684f60_0 .net "default_val", 0 0, L_0x128040a78;  1 drivers
v0x133684ff0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133685170 .scope module, "ID_EX_imm" "PipeDff" 16 25, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133685330 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336aab40 .functor BUFZ 32, v0x133685830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1336854c0_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133685560_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133685600_0 .net "data_in", 31 0, v0x133693020_0;  alias, 1 drivers
v0x133685690_0 .net "data_out", 31 0, L_0x1336aab40;  alias, 1 drivers
v0x1336857a0_0 .net "data_out_wire", 31 0, v0x133685830_0;  1 drivers
v0x133685830_0 .var "data_reg", 31 0;
L_0x1280406d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336858c0_0 .net "default_val", 31 0, L_0x1280406d0;  1 drivers
v0x133685960_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133685a80 .scope module, "ID_EX_instr_funct3" "PipeDff" 16 34, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x133685c40 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000011>;
L_0x1336ab520 .functor BUFZ 3, v0x133686100_0, C4<000>, C4<000>, C4<000>;
v0x133685dd0_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133685e70_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133685f10_0 .net "data_in", 2 0, L_0x1336aa820;  alias, 1 drivers
v0x133685fa0_0 .net "data_out", 2 0, L_0x1336ab520;  alias, 1 drivers
v0x133686030_0 .net "data_out_wire", 2 0, v0x133686100_0;  1 drivers
v0x133686100_0 .var "data_reg", 2 0;
L_0x1280408c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1336861a0_0 .net "default_val", 2 0, L_0x1280408c8;  1 drivers
v0x133686250_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133686370 .scope module, "ID_EX_jal" "PipeDff" 16 44, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133686530 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336ac2d0 .functor BUFZ 1, v0x1336869f0_0, C4<0>, C4<0>, C4<0>;
v0x1336866c0_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133686760_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133686800_0 .net "data_in", 0 0, L_0x1336aa6e0;  alias, 1 drivers
v0x133686890_0 .net "data_out", 0 0, L_0x1336ac2d0;  alias, 1 drivers
v0x133686920_0 .net "data_out_wire", 0 0, v0x1336869f0_0;  1 drivers
v0x1336869f0_0 .var "data_reg", 0 0;
L_0x128040b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133686a90_0 .net "default_val", 0 0, L_0x128040b50;  1 drivers
v0x133686b40_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133686c60 .scope module, "ID_EX_jalr" "PipeDff" 16 39, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133686e20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336abbb0 .functor BUFZ 1, v0x133687390_0, C4<0>, C4<0>, C4<0>;
v0x133686fb0_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133687150_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336871e0_0 .net "data_in", 0 0, L_0x1336aa750;  alias, 1 drivers
v0x133687270_0 .net "data_out", 0 0, L_0x1336abbb0;  alias, 1 drivers
v0x133687300_0 .net "data_out_wire", 0 0, v0x133687390_0;  1 drivers
v0x133687390_0 .var "data_reg", 0 0;
L_0x1280409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133687420_0 .net "default_val", 0 0, L_0x1280409e8;  1 drivers
v0x1336874b0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x1336876b0 .scope module, "ID_EX_mem_read" "PipeDff" 16 42, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133683d30 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336ac010 .functor BUFZ 1, v0x133687ce0_0, C4<0>, C4<0>, C4<0>;
v0x1336879f0_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133687a80_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133687b20_0 .net "data_in", 0 0, v0x133691260_0;  alias, 1 drivers
v0x133687bb0_0 .net "data_out", 0 0, L_0x1336ac010;  alias, 1 drivers
v0x133687c40_0 .net "data_out_wire", 0 0, v0x133687ce0_0;  1 drivers
v0x133687ce0_0 .var "data_reg", 0 0;
L_0x128040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133687d90_0 .net "default_val", 0 0, L_0x128040ac0;  1 drivers
v0x133687e40_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133687f60 .scope module, "ID_EX_mem_write" "PipeDff" 16 37, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x133688120 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336ab930 .functor BUFZ 1, v0x1336885e0_0, C4<0>, C4<0>, C4<0>;
v0x1336882b0_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133688350_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336883f0_0 .net "data_in", 0 0, v0x133691370_0;  alias, 1 drivers
v0x133688480_0 .net "data_out", 0 0, L_0x1336ab930;  alias, 1 drivers
v0x133688510_0 .net "data_out_wire", 0 0, v0x1336885e0_0;  1 drivers
v0x1336885e0_0 .var "data_reg", 0 0;
L_0x128040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x133688680_0 .net "default_val", 0 0, L_0x128040958;  1 drivers
v0x133688730_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133688850 .scope module, "ID_EX_pc" "PipeDff" 16 23, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133688a10 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336aa980 .functor BUFZ 32, v0x133688ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133688ba0_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133688c40_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133688ce0_0 .net "data_in", 31 0, L_0x1336a7970;  alias, 1 drivers
v0x133688d70_0 .net "data_out", 31 0, L_0x1336aa980;  alias, 1 drivers
v0x133688e00_0 .net "data_out_wire", 31 0, v0x133688ed0_0;  1 drivers
v0x133688ed0_0 .var "data_reg", 31 0;
L_0x128040640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133688f70_0 .net "default_val", 31 0, L_0x128040640;  1 drivers
v0x133689020_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133689140 .scope module, "ID_EX_pc_plus4" "PipeDff" 16 24, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133689300 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336aaa60 .functor BUFZ 32, v0x1336897c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133689490_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133689530_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336895d0_0 .net "data_in", 31 0, L_0x1336a7ab0;  alias, 1 drivers
v0x133689660_0 .net "data_out", 31 0, L_0x1336aaa60;  alias, 1 drivers
v0x1336896f0_0 .net "data_out_wire", 31 0, v0x1336897c0_0;  1 drivers
v0x1336897c0_0 .var "data_reg", 31 0;
L_0x128040688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133689860_0 .net "default_val", 31 0, L_0x128040688;  1 drivers
v0x133689910_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x133689a30 .scope module, "ID_EX_rd" "PipeDff" 16 29, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x133689bf0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1336aaf20 .functor BUFZ 5, v0x13368a080_0, C4<00000>, C4<00000>, C4<00000>;
v0x133689d80_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133689e20_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133689ec0_0 .net "data_in", 4 0, L_0x1336a7b60;  alias, 1 drivers
v0x133689f50_0 .net "data_out", 4 0, L_0x1336aaf20;  alias, 1 drivers
v0x133689fe0_0 .net "data_out_wire", 4 0, v0x13368a080_0;  1 drivers
v0x13368a080_0 .var "data_reg", 4 0;
L_0x1280407a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13368a130_0 .net "default_val", 4 0, L_0x1280407a8;  1 drivers
v0x13368a1e0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x13368a300 .scope module, "ID_EX_reg_src" "PipeDff" 16 35, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x13368a4c0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1336ab680 .functor BUFZ 2, v0x13368a980_0, C4<00>, C4<00>, C4<00>;
v0x13368a650_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x13368a6f0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13368a790_0 .net "data_in", 1 0, v0x1336914d0_0;  alias, 1 drivers
v0x13368a820_0 .net "data_out", 1 0, L_0x1336ab680;  alias, 1 drivers
v0x13368a8b0_0 .net "data_out_wire", 1 0, v0x13368a980_0;  1 drivers
v0x13368a980_0 .var "data_reg", 1 0;
L_0x128040910 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13368aa20_0 .net "default_val", 1 0, L_0x128040910;  1 drivers
v0x13368aad0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x13368abf0 .scope module, "ID_EX_reg_write" "PipeDff" 16 38, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13368adb0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336aba50 .functor BUFZ 1, v0x13368b240_0, C4<0>, C4<0>, C4<0>;
v0x13368af40_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x13368afe0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13368b080_0 .net "data_in", 0 0, v0x133691630_0;  alias, 1 drivers
v0x13368b110_0 .net "data_out", 0 0, L_0x1336aba50;  alias, 1 drivers
v0x13368b1a0_0 .net "data_out_wire", 0 0, v0x13368b240_0;  1 drivers
v0x13368b240_0 .var "data_reg", 0 0;
L_0x1280409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13368b2f0_0 .net "default_val", 0 0, L_0x1280409a0;  1 drivers
v0x13368b3a0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x13368b4c0 .scope module, "ID_EX_rs1" "PipeDff" 16 30, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13368b680 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1336ab080 .functor BUFZ 5, v0x13368bc60_0, C4<00000>, C4<00000>, C4<00000>;
v0x13368b810_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x133687050_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13368bab0_0 .net "data_in", 4 0, L_0x1336a7c50;  alias, 1 drivers
v0x13368bb40_0 .net "data_out", 4 0, L_0x1336ab080;  alias, 1 drivers
v0x13368bbd0_0 .net "data_out_wire", 4 0, v0x13368bc60_0;  1 drivers
v0x13368bc60_0 .var "data_reg", 4 0;
L_0x1280407f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13368bcf0_0 .net "default_val", 4 0, L_0x1280407f0;  1 drivers
v0x13368bd90_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x13368c020 .scope module, "ID_EX_rs1_data" "PipeDff" 16 26, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13368c290 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336aac60 .functor BUFZ 32, v0x13368c680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13368c3a0_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x13368c430_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13368c4c0_0 .net "data_in", 31 0, L_0x1336aa440;  alias, 1 drivers
v0x13368c550_0 .net "data_out", 31 0, L_0x1336aac60;  alias, 1 drivers
v0x13368c5e0_0 .net "data_out_wire", 31 0, v0x13368c680_0;  1 drivers
v0x13368c680_0 .var "data_reg", 31 0;
L_0x128040718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13368c730_0 .net "default_val", 31 0, L_0x128040718;  1 drivers
v0x13368c7e0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x13368c900 .scope module, "ID_EX_rs2" "PipeDff" 16 31, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13368cac0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1336ab220 .functor BUFZ 5, v0x13368cf80_0, C4<00000>, C4<00000>, C4<00000>;
v0x13368cc50_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x13368ccf0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13368cd90_0 .net "data_in", 4 0, L_0x1336a7cc0;  alias, 1 drivers
v0x13368ce20_0 .net "data_out", 4 0, L_0x1336ab220;  alias, 1 drivers
v0x13368ceb0_0 .net "data_out_wire", 4 0, v0x13368cf80_0;  1 drivers
v0x13368cf80_0 .var "data_reg", 4 0;
L_0x128040838 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13368d020_0 .net "default_val", 4 0, L_0x128040838;  1 drivers
v0x13368d0d0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x13368d1f0 .scope module, "ID_EX_rs2_data" "PipeDff" 16 27, 8 1 0, S_0x133682570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13368d3b0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336aadc0 .functor BUFZ 32, v0x13368d840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13368d540_0 .net "bubble", 0 0, L_0x1336ab820;  alias, 1 drivers
v0x13368d5e0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13368d680_0 .net "data_in", 31 0, L_0x1336aa530;  alias, 1 drivers
v0x13368d710_0 .net "data_out", 31 0, L_0x1336aadc0;  alias, 1 drivers
v0x13368d7a0_0 .net "data_out_wire", 31 0, v0x13368d840_0;  1 drivers
v0x13368d840_0 .var "data_reg", 31 0;
L_0x128040760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13368d8f0_0 .net "default_val", 31 0, L_0x128040760;  1 drivers
v0x13368d9a0_0 .net "stall", 0 0, L_0x1280411c8;  alias, 1 drivers
S_0x13368f920 .scope module, "id_module" "ID_MODULE" 6 59, 17 7 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x1336a7b60 .functor BUFZ 5, v0x1336915a0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1336a7c50 .functor BUFZ 5, v0x133691700_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1336a7cc0 .functor BUFZ 5, v0x133691790_0, C4<00000>, C4<00000>, C4<00000>;
L_0x1336a7ec0 .functor OR 1, L_0x1336aeca0, L_0x1336a7da0, C4<0>, C4<0>;
L_0x1336a80b0 .functor OR 1, L_0x1336a7ec0, L_0x1336a7f70, C4<0>, C4<0>;
L_0x1336a85e0 .functor OR 1, L_0x1336a8420, L_0x1336a8500, C4<0>, C4<0>;
L_0x1336aa440 .functor BUFZ 32, L_0x1336a9920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1336aa530 .functor BUFZ 32, L_0x1336a9c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1336aa620 .functor BUFZ 1, v0x133690cc0_0, C4<0>, C4<0>, C4<0>;
L_0x1336aa6e0 .functor BUFZ 1, v0x133691070_0, C4<0>, C4<0>, C4<0>;
L_0x1336aa750 .functor BUFZ 1, v0x133691110_0, C4<0>, C4<0>, C4<0>;
L_0x1336aa820 .functor BUFZ 3, v0x133690f90_0, C4<000>, C4<000>, C4<000>;
v0x133695850_0 .net "R_Addr1", 4 0, v0x133691700_0;  1 drivers
v0x133695900_0 .net "R_Addr2", 4 0, v0x133691790_0;  1 drivers
v0x1336959e0_0 .net "W_Addr", 4 0, v0x1336915a0_0;  1 drivers
v0x133695a70_0 .net *"_ivl_11", 0 0, L_0x1336a7ec0;  1 drivers
L_0x128040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133695b00_0 .net/2u *"_ivl_12", 1 0, L_0x128040178;  1 drivers
v0x133695bf0_0 .net *"_ivl_14", 0 0, L_0x1336a7f70;  1 drivers
L_0x1280401c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133695c90_0 .net/2u *"_ivl_18", 1 0, L_0x1280401c0;  1 drivers
v0x133695d40_0 .net *"_ivl_20", 0 0, L_0x1336a8420;  1 drivers
L_0x128040208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133695de0_0 .net/2u *"_ivl_22", 1 0, L_0x128040208;  1 drivers
v0x133695ef0_0 .net *"_ivl_24", 0 0, L_0x1336a8500;  1 drivers
v0x133695f90_0 .net *"_ivl_27", 0 0, L_0x1336a85e0;  1 drivers
L_0x128040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133696030_0 .net/2u *"_ivl_30", 1 0, L_0x128040250;  1 drivers
v0x1336960e0_0 .net *"_ivl_32", 0 0, L_0x1336a88a0;  1 drivers
L_0x128040298 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133696180_0 .net/2u *"_ivl_34", 1 0, L_0x128040298;  1 drivers
v0x133696230_0 .net *"_ivl_36", 0 0, L_0x1336a8940;  1 drivers
v0x1336962d0_0 .net *"_ivl_38", 4 0, L_0x1336a8a60;  1 drivers
L_0x128040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133696380_0 .net/2u *"_ivl_6", 1 0, L_0x128040130;  1 drivers
v0x133696510_0 .net *"_ivl_8", 0 0, L_0x1336a7da0;  1 drivers
v0x1336965a0_0 .net "alu_src1", 0 0, v0x133690220_0;  alias, 1 drivers
v0x133696630_0 .net "alu_src2", 0 0, v0x133690310_0;  alias, 1 drivers
v0x1336966c0_0 .net "alu_type", 3 0, v0x1336903e0_0;  alias, 1 drivers
v0x133696750_0 .net "branch", 0 0, L_0x1336aa620;  alias, 1 drivers
v0x1336967e0_0 .net "branch_inn", 0 0, v0x133690cc0_0;  1 drivers
v0x133696870_0 .net "branch_type", 2 0, L_0x1336a8210;  1 drivers
v0x133696950_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336969e0_0 .net "funct3_inn", 2 0, v0x133690f90_0;  1 drivers
v0x133696ab0_0 .net "imm", 31 0, v0x133693020_0;  alias, 1 drivers
v0x133696b40_0 .net "instr", 31 0, L_0x1336a7890;  alias, 1 drivers
v0x133696bd0_0 .net "instr_funct3", 2 0, L_0x1336aa820;  alias, 1 drivers
v0x133696ca0_0 .net "jal", 0 0, L_0x1336aa6e0;  alias, 1 drivers
v0x133696db0_0 .net "jal_inn", 0 0, v0x133691070_0;  1 drivers
v0x133696e40_0 .net "jalr", 0 0, L_0x1336aa750;  alias, 1 drivers
v0x133696f50_0 .net "jalr_inn", 0 0, v0x133691110_0;  1 drivers
v0x133696410_0 .net "less_than", 0 0, L_0x1336aa3a0;  1 drivers
v0x1336971e0_0 .net "load_type", 2 0, L_0x1336a8280;  1 drivers
v0x133697270_0 .net "mem_read", 0 0, v0x133691260_0;  alias, 1 drivers
v0x133697300_0 .net "mem_write", 0 0, v0x133691370_0;  alias, 1 drivers
v0x133697390_0 .net "new_pc", 31 0, v0x133693d20_0;  alias, 1 drivers
v0x133697420_0 .net "pc", 31 0, L_0x1336a7970;  alias, 1 drivers
v0x1336974b0_0 .net "pc_plus4", 31 0, L_0x1336a7ab0;  alias, 1 drivers
v0x133697540_0 .net "pc_src", 0 0, v0x133693f90_0;  alias, 1 drivers
v0x133697610_0 .net "rd", 4 0, L_0x1336a7b60;  alias, 1 drivers
v0x1336976e0_0 .net "rd_wb", 4 0, L_0x1336aeb40;  alias, 1 drivers
v0x133697770_0 .net "reg_src", 1 0, v0x1336914d0_0;  alias, 1 drivers
v0x133697800_0 .net "reg_write_addr", 4 0, L_0x1336a8bc0;  1 drivers
v0x133697890_0 .net "reg_write_data_chosen", 31 0, L_0x1336a86d0;  1 drivers
v0x133697920_0 .net "reg_write_data_mem", 31 0, L_0x1336ae250;  alias, 1 drivers
v0x1336979b0_0 .net "reg_write_data_wb", 31 0, v0x1336a27b0_0;  alias, 1 drivers
v0x133697ac0_0 .net "reg_write_enable", 0 0, L_0x1336a80b0;  1 drivers
v0x133697b70_0 .net "reg_write_in", 0 0, L_0x1336aeca0;  alias, 1 drivers
v0x133697c00_0 .net "reg_write_out", 0 0, v0x133691630_0;  alias, 1 drivers
v0x133697c90_0 .net "rs1", 4 0, L_0x1336a7c50;  alias, 1 drivers
v0x133697da0_0 .net "rs1_data", 31 0, L_0x1336aa440;  alias, 1 drivers
v0x133697e30_0 .net "rs1_data_new", 31 0, L_0x1336a9920;  1 drivers
v0x133697ec0_0 .net "rs1_data_old", 31 0, L_0x1336a90f0;  1 drivers
v0x133697f90_0 .net "rs1_fwd_id", 1 0, v0x1336802f0_0;  alias, 1 drivers
v0x133698060_0 .net "rs2", 4 0, L_0x1336a7cc0;  alias, 1 drivers
v0x133698170_0 .net "rs2_data", 31 0, L_0x1336aa530;  alias, 1 drivers
v0x133698200_0 .net "rs2_data_new", 31 0, L_0x1336a9c60;  1 drivers
v0x1336982d0_0 .net "rs2_data_old", 31 0, L_0x1336a9760;  1 drivers
v0x1336983a0_0 .net "rs2_fwd_id", 1 0, v0x133680440_0;  alias, 1 drivers
v0x133698470_0 .net "store_type", 2 0, L_0x1336a8370;  1 drivers
v0x133698500_0 .net "zero", 0 0, L_0x1336a9d80;  1 drivers
L_0x1336a7da0 .cmp/ne 2, v0x1336802f0_0, L_0x128040130;
L_0x1336a7f70 .cmp/ne 2, v0x133680440_0, L_0x128040178;
L_0x1336a8420 .cmp/ne 2, v0x1336802f0_0, L_0x1280401c0;
L_0x1336a8500 .cmp/ne 2, v0x133680440_0, L_0x128040208;
L_0x1336a86d0 .functor MUXZ 32, v0x1336a27b0_0, L_0x1336ae250, L_0x1336a85e0, C4<>;
L_0x1336a88a0 .cmp/ne 2, v0x1336802f0_0, L_0x128040250;
L_0x1336a8940 .cmp/ne 2, v0x133680440_0, L_0x128040298;
L_0x1336a8a60 .functor MUXZ 5, L_0x1336aeb40, v0x133691790_0, L_0x1336a8940, C4<>;
L_0x1336a8bc0 .functor MUXZ 5, L_0x1336a8a60, v0x133691700_0, L_0x1336a88a0, C4<>;
S_0x13368fe90 .scope module, "ID_ALU_Control" "ALUControl" 17 65, 18 3 0, S_0x13368f920;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x1336900b0_0 .net "R_Data1", 31 0, L_0x1336a9920;  alias, 1 drivers
v0x133690170_0 .net "R_Data2", 31 0, L_0x1336a9c60;  alias, 1 drivers
v0x133690220_0 .var "alu_src1", 0 0;
v0x133690310_0 .var "alu_src2", 0 0;
v0x1336903e0_0 .var "alu_type", 3 0;
v0x1336904f0_0 .var "funct3", 2 0;
v0x133690580_0 .var "funct7", 6 0;
v0x133690610_0 .net "imm", 31 0, v0x133693020_0;  alias, 1 drivers
v0x1336906e0_0 .net "instr", 31 0, L_0x1336a7890;  alias, 1 drivers
v0x1336907f0_0 .var "opcode", 6 0;
E_0x133682820 .event edge, v0x1336906e0_0, v0x1336907f0_0, v0x1336904f0_0, v0x133690580_0;
S_0x1336908e0 .scope module, "ID_Control_Unit" "ControlUnit" 17 46, 19 3 0, S_0x13368f920;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x1336a8210 .functor BUFZ 3, v0x133690e10_0, C4<000>, C4<000>, C4<000>;
L_0x1336a8280 .functor BUFZ 3, v0x133690e10_0, C4<000>, C4<000>, C4<000>;
L_0x1336a8370 .functor BUFZ 3, v0x133690e10_0, C4<000>, C4<000>, C4<000>;
v0x133690cc0_0 .var "branch", 0 0;
v0x133690d60_0 .net "branch_type", 2 0, L_0x1336a8210;  alias, 1 drivers
v0x133690e10_0 .var "funct3", 2 0;
v0x133690ed0_0 .net "instr", 31 0, L_0x1336a7890;  alias, 1 drivers
v0x133690f90_0 .var "instr_funct3", 2 0;
v0x133691070_0 .var "jal", 0 0;
v0x133691110_0 .var "jalr", 0 0;
v0x1336911b0_0 .net "load_type", 2 0, L_0x1336a8280;  alias, 1 drivers
v0x133691260_0 .var "mem_read", 0 0;
v0x133691370_0 .var "mem_write", 0 0;
v0x133691440_0 .var "opcode", 6 0;
v0x1336914d0_0 .var "reg_src", 1 0;
v0x1336915a0_0 .var "reg_write_addr", 4 0;
v0x133691630_0 .var "reg_write_enable", 0 0;
v0x133691700_0 .var "rs1_read_addr", 4 0;
v0x133691790_0 .var "rs2_read_addr", 4 0;
v0x133691830_0 .net "store_type", 2 0, L_0x1336a8370;  alias, 1 drivers
E_0x1336827e0 .event edge, v0x1336906e0_0, v0x133690e10_0, v0x133691440_0;
S_0x133691ab0 .scope module, "ID_ID_Control" "ID_Control" 17 92, 20 2 0, S_0x13368f920;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /OUTPUT 32 "rs1_data_update";
    .port_info 7 /OUTPUT 32 "rs2_data_update";
    .port_info 8 /OUTPUT 1 "zero";
    .port_info 9 /OUTPUT 1 "less_than";
L_0x1336aa060 .functor OR 1, L_0x1336a9ea0, L_0x1336a9f40, C4<0>, C4<0>;
L_0x128040520 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x133691d80_0 .net/2u *"_ivl_0", 1 0, L_0x128040520;  1 drivers
L_0x1280405b0 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x133691e10_0 .net/2u *"_ivl_14", 2 0, L_0x1280405b0;  1 drivers
v0x133691eb0_0 .net *"_ivl_16", 0 0, L_0x1336a9ea0;  1 drivers
L_0x1280405f8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x133691f60_0 .net/2u *"_ivl_18", 2 0, L_0x1280405f8;  1 drivers
v0x133692010_0 .net *"_ivl_2", 0 0, L_0x1336a9840;  1 drivers
v0x1336920f0_0 .net *"_ivl_20", 0 0, L_0x1336a9f40;  1 drivers
v0x133692190_0 .net *"_ivl_23", 0 0, L_0x1336aa060;  1 drivers
v0x133692230_0 .net *"_ivl_24", 0 0, L_0x1336aa110;  1 drivers
v0x1336922d0_0 .net *"_ivl_26", 0 0, L_0x1336aa1b0;  1 drivers
L_0x128040568 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x1336923e0_0 .net/2u *"_ivl_6", 1 0, L_0x128040568;  1 drivers
v0x133692480_0 .net *"_ivl_8", 0 0, L_0x1336a9bc0;  1 drivers
v0x133692520_0 .net "funct3", 2 0, v0x133690f90_0;  alias, 1 drivers
v0x1336925e0_0 .net "less_than", 0 0, L_0x1336aa3a0;  alias, 1 drivers
v0x133692670_0 .net "reg_write_data_mem", 31 0, L_0x1336ae250;  alias, 1 drivers
v0x133692780_0 .net "rs1_data", 31 0, L_0x1336a90f0;  alias, 1 drivers
v0x133692810_0 .net "rs1_data_update", 31 0, L_0x1336a9920;  alias, 1 drivers
v0x1336928c0_0 .net "rs1_fwd_id", 1 0, v0x1336802f0_0;  alias, 1 drivers
v0x133692a50_0 .net "rs2_data", 31 0, L_0x1336a9760;  alias, 1 drivers
v0x133692ae0_0 .net "rs2_data_update", 31 0, L_0x1336a9c60;  alias, 1 drivers
v0x133692b70_0 .net "rs2_fwd_id", 1 0, v0x133680440_0;  alias, 1 drivers
v0x133692c00_0 .net "zero", 0 0, L_0x1336a9d80;  alias, 1 drivers
L_0x1336a9840 .cmp/eq 2, v0x1336802f0_0, L_0x128040520;
L_0x1336a9920 .functor MUXZ 32, L_0x1336a90f0, L_0x1336ae250, L_0x1336a9840, C4<>;
L_0x1336a9bc0 .cmp/eq 2, v0x133680440_0, L_0x128040568;
L_0x1336a9c60 .functor MUXZ 32, L_0x1336a9760, L_0x1336ae250, L_0x1336a9bc0, C4<>;
L_0x1336a9d80 .cmp/eq 32, L_0x1336a9920, L_0x1336a9c60;
L_0x1336a9ea0 .cmp/eq 3, v0x133690f90_0, L_0x1280405b0;
L_0x1336a9f40 .cmp/eq 3, v0x133690f90_0, L_0x1280405f8;
L_0x1336aa110 .cmp/gt 32, L_0x1336a9c60, L_0x1336a9920;
L_0x1336aa1b0 .cmp/gt.s 32, L_0x1336a9920, L_0x1336a9920;
L_0x1336aa3a0 .functor MUXZ 1, L_0x1336aa1b0, L_0x1336aa110, L_0x1336aa060, C4<>;
S_0x133692d40 .scope module, "ID_Imm_Gen" "ImmGen" 17 38, 21 3 0, S_0x13368f920;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x133692f60_0 .var "funct3", 2 0;
v0x133693020_0 .var "imm", 31 0;
v0x1336930c0_0 .var "imm12", 11 0;
v0x133693180_0 .var "imm20", 20 0;
v0x133693230_0 .var "immtemp", 31 0;
v0x133693320_0 .net "instr", 31 0, L_0x1336a7890;  alias, 1 drivers
v0x133693400_0 .var "opcode", 6 0;
E_0x133692ef0/0 .event edge, v0x1336906e0_0, v0x133693400_0, v0x133692f60_0, v0x133693230_0;
E_0x133692ef0/1 .event edge, v0x1336930c0_0, v0x133693180_0;
E_0x133692ef0 .event/or E_0x133692ef0/0, E_0x133692ef0/1;
S_0x1336934c0 .scope module, "ID_PC_EX" "PC_EX" 17 101, 22 2 0, S_0x13368f920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x1336938c0_0 .net "branch", 0 0, v0x133690cc0_0;  alias, 1 drivers
v0x133693950_0 .net "branch_type", 2 0, L_0x1336a8210;  alias, 1 drivers
v0x133693a00_0 .net "imm", 31 0, v0x133693020_0;  alias, 1 drivers
v0x133693b30_0 .net "jal", 0 0, v0x133691070_0;  alias, 1 drivers
v0x133693be0_0 .net "jalr", 0 0, v0x133691110_0;  alias, 1 drivers
v0x133693c70_0 .net "less_than", 0 0, L_0x1336aa3a0;  alias, 1 drivers
v0x133693d20_0 .var "new_pc", 31 0;
v0x133693db0_0 .net "pc", 31 0, L_0x1336a7970;  alias, 1 drivers
v0x133693e80_0 .net "pc_plus4", 31 0, L_0x1336a7ab0;  alias, 1 drivers
v0x133693f90_0 .var "pc_src", 0 0;
v0x133694020_0 .net "rs1_data", 31 0, L_0x1336a9920;  alias, 1 drivers
v0x1336940f0_0 .net "zero", 0 0, L_0x1336a9d80;  alias, 1 drivers
E_0x133693840/0 .event edge, v0x133691070_0, v0x133688ce0_0, v0x133685600_0, v0x133691110_0;
E_0x133693840/1 .event edge, v0x1336900b0_0, v0x133690cc0_0, v0x133690d60_0, v0x133692c00_0;
E_0x133693840/2 .event edge, v0x1336925e0_0, v0x1336895d0_0;
E_0x133693840 .event/or E_0x133693840/0, E_0x133693840/1, E_0x133693840/2;
S_0x133694260 .scope module, "ID_RegFile" "RegFile" 17 81, 23 2 0, S_0x13368f920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x133694570_0 .net *"_ivl_0", 31 0, L_0x1336a8d70;  1 drivers
v0x133694630_0 .net *"_ivl_10", 6 0, L_0x1336a8fd0;  1 drivers
L_0x128040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336946d0_0 .net *"_ivl_13", 1 0, L_0x128040370;  1 drivers
L_0x1280403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133694760_0 .net/2u *"_ivl_14", 31 0, L_0x1280403b8;  1 drivers
v0x1336947f0_0 .net *"_ivl_18", 31 0, L_0x1336a9250;  1 drivers
L_0x128040400 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336948e0_0 .net *"_ivl_21", 26 0, L_0x128040400;  1 drivers
L_0x128040448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133694990_0 .net/2u *"_ivl_22", 31 0, L_0x128040448;  1 drivers
v0x133694a40_0 .net *"_ivl_24", 0 0, L_0x1336a9330;  1 drivers
v0x133694ae0_0 .net *"_ivl_26", 31 0, L_0x1336a9490;  1 drivers
v0x133694bf0_0 .net *"_ivl_28", 6 0, L_0x1336a9530;  1 drivers
L_0x1280402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133694ca0_0 .net *"_ivl_3", 26 0, L_0x1280402e0;  1 drivers
L_0x128040490 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x133694d50_0 .net *"_ivl_31", 1 0, L_0x128040490;  1 drivers
L_0x1280404d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133694e00_0 .net/2u *"_ivl_32", 31 0, L_0x1280404d8;  1 drivers
L_0x128040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133694eb0_0 .net/2u *"_ivl_4", 31 0, L_0x128040328;  1 drivers
v0x133694f60_0 .net *"_ivl_6", 0 0, L_0x1336a8e10;  1 drivers
v0x133695000_0 .net *"_ivl_8", 31 0, L_0x1336a8f30;  1 drivers
v0x1336950b0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133695240_0 .var/i "i", 31 0;
v0x1336952d0_0 .net "read_addr1", 4 0, v0x133691700_0;  alias, 1 drivers
v0x133695380_0 .net "read_addr2", 4 0, v0x133691790_0;  alias, 1 drivers
v0x133695410_0 .net "read_data1", 31 0, L_0x1336a90f0;  alias, 1 drivers
v0x1336954a0_0 .net "read_data2", 31 0, L_0x1336a9760;  alias, 1 drivers
v0x133695530_0 .net "reg_write_addr", 4 0, L_0x1336a8bc0;  alias, 1 drivers
v0x1336955c0_0 .net "reg_write_data", 31 0, L_0x1336a86d0;  alias, 1 drivers
v0x133695650_0 .net "reg_write_enable", 0 0, L_0x1336a80b0;  alias, 1 drivers
v0x1336956f0 .array "register_file", 31 0, 31 0;
E_0x133694520 .event negedge, v0x13361d3d0_0;
L_0x1336a8d70 .concat [ 5 27 0 0], v0x133691700_0, L_0x1280402e0;
L_0x1336a8e10 .cmp/ne 32, L_0x1336a8d70, L_0x128040328;
L_0x1336a8f30 .array/port v0x1336956f0, L_0x1336a8fd0;
L_0x1336a8fd0 .concat [ 5 2 0 0], v0x133691700_0, L_0x128040370;
L_0x1336a90f0 .functor MUXZ 32, L_0x1280403b8, L_0x1336a8f30, L_0x1336a8e10, C4<>;
L_0x1336a9250 .concat [ 5 27 0 0], v0x133691790_0, L_0x128040400;
L_0x1336a9330 .cmp/ne 32, L_0x1336a9250, L_0x128040448;
L_0x1336a9490 .array/port v0x1336956f0, L_0x1336a9530;
L_0x1336a9530 .concat [ 5 2 0 0], v0x133691790_0, L_0x128040490;
L_0x1336a9760 .functor MUXZ 32, L_0x1280404d8, L_0x1336a9490, L_0x1336a9330, C4<>;
S_0x133698860 .scope module, "if_id" "IF_ID" 6 50, 24 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x13369a630_0 .net "bubble_id", 0 0, L_0x1336ab7b0;  alias, 1 drivers
v0x13369a740_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369a7d0_0 .net "instr_id", 31 0, L_0x1336a7890;  alias, 1 drivers
v0x13369a860_0 .net "instr_if", 31 0, L_0x1336aff80;  alias, 1 drivers
v0x13369a8f0_0 .net "pc_id", 31 0, L_0x1336a7970;  alias, 1 drivers
v0x13369a9c0_0 .net "pc_if", 31 0, v0x13369bb10_0;  alias, 1 drivers
v0x13369aa50_0 .net "pc_plus4_id", 31 0, L_0x1336a7ab0;  alias, 1 drivers
v0x13369aae0_0 .net "pc_plus4_if", 31 0, L_0x1336a37b0;  alias, 1 drivers
v0x13369ab90_0 .net "stall_id", 0 0, L_0x1336afc40;  alias, 1 drivers
S_0x133698ab0 .scope module, "IF_ID_instr" "PipeDff" 24 8, 8 1 0, S_0x133698860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133698c20 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336a7890 .functor BUFZ 32, v0x133699160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133698de0_0 .net "bubble", 0 0, L_0x1336ab7b0;  alias, 1 drivers
v0x133698ea0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133698f30_0 .net "data_in", 31 0, L_0x1336aff80;  alias, 1 drivers
v0x133698fc0_0 .net "data_out", 31 0, L_0x1336a7890;  alias, 1 drivers
v0x1336990d0_0 .net "data_out_wire", 31 0, v0x133699160_0;  1 drivers
v0x133699160_0 .var "data_reg", 31 0;
L_0x128040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1336991f0_0 .net "default_val", 31 0, L_0x128040058;  1 drivers
v0x133699290_0 .net "stall", 0 0, L_0x1336afc40;  alias, 1 drivers
S_0x1336993a0 .scope module, "IF_ID_pc" "PipeDff" 24 9, 8 1 0, S_0x133698860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133699570 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336a7970 .functor BUFZ 32, v0x133699ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x133699730_0 .net "bubble", 0 0, L_0x1336ab7b0;  alias, 1 drivers
v0x133699800_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x133699890_0 .net "data_in", 31 0, v0x13369bb10_0;  alias, 1 drivers
v0x133699920_0 .net "data_out", 31 0, L_0x1336a7970;  alias, 1 drivers
v0x133699a30_0 .net "data_out_wire", 31 0, v0x133699ac0_0;  1 drivers
v0x133699ac0_0 .var "data_reg", 31 0;
L_0x1280400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x133699b50_0 .net "default_val", 31 0, L_0x1280400a0;  1 drivers
v0x133699be0_0 .net "stall", 0 0, L_0x1336afc40;  alias, 1 drivers
S_0x133699d10 .scope module, "IF_ID_pc_plus4" "PipeDff" 24 10, 8 1 0, S_0x133698860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x133699ed0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336a7ab0 .functor BUFZ 32, v0x13369a3e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13369a090_0 .net "bubble", 0 0, L_0x1336ab7b0;  alias, 1 drivers
v0x13369a120_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369a1b0_0 .net "data_in", 31 0, L_0x1336a37b0;  alias, 1 drivers
v0x13369a240_0 .net "data_out", 31 0, L_0x1336a7ab0;  alias, 1 drivers
v0x13369a350_0 .net "data_out_wire", 31 0, v0x13369a3e0_0;  1 drivers
v0x13369a3e0_0 .var "data_reg", 31 0;
L_0x1280400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13369a470_0 .net "default_val", 31 0, L_0x1280400e8;  1 drivers
v0x13369a510_0 .net "stall", 0 0, L_0x1336afc40;  alias, 1 drivers
S_0x13369adb0 .scope module, "if_module" "IF_MODULE" 6 28, 25 5 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x1336a37b0 .functor BUFZ 32, v0x13369b550_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13369bee0_0 .net "bubble_if", 0 0, L_0x1280412a0;  alias, 1 drivers
v0x13369bf80_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369c020_0 .net "new_pc", 31 0, v0x133693d20_0;  alias, 1 drivers
v0x13369c0b0_0 .net "pc", 31 0, v0x13369bb10_0;  alias, 1 drivers
L_0x128040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x13369c1c0_0 .net "pc_incre", 31 0, L_0x128040010;  1 drivers
v0x13369c260_0 .net "pc_plus4", 31 0, L_0x1336a37b0;  alias, 1 drivers
v0x13369c330_0 .net "pc_plus4_inn", 31 0, v0x13369b550_0;  1 drivers
v0x13369c410_0 .net "pc_src", 0 0, v0x133693f90_0;  alias, 1 drivers
v0x13369c520_0 .net "rst", 0 0, v0x1336a75b0_0;  alias, 1 drivers
v0x13369c630_0 .net "stall_if", 0 0, L_0x1336afb50;  alias, 1 drivers
S_0x13369b060 .scope module, "IF_ADD" "Adder" 25 32, 26 1 0, S_0x13369adb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x13369b220 .param/l "WIDTH" 0 26 1, +C4<00000000000000000000000000100000>;
v0x13369b3d0_0 .net "op_num1", 31 0, v0x13369bb10_0;  alias, 1 drivers
v0x13369b4c0_0 .net "op_num2", 31 0, L_0x128040010;  alias, 1 drivers
v0x13369b550_0 .var "res", 31 0;
E_0x13369b390 .event edge, v0x133699890_0, v0x13369b4c0_0;
S_0x13369b5e0 .scope module, "IF_PC" "PC" 25 17, 27 1 0, S_0x13369adb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x13369b8e0_0 .net "bubble_if", 0 0, L_0x1280412a0;  alias, 1 drivers
v0x13369b990_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369ba20_0 .net "new_pc", 31 0, v0x133693d20_0;  alias, 1 drivers
v0x13369bb10_0 .var "pc", 31 0;
v0x13369bba0_0 .net "pc_plus4", 31 0, v0x13369b550_0;  alias, 1 drivers
v0x13369bc70_0 .net "pc_src", 0 0, v0x133693f90_0;  alias, 1 drivers
v0x13369bd00_0 .net "rst", 0 0, v0x1336a75b0_0;  alias, 1 drivers
v0x13369bdb0_0 .net "stall_if", 0 0, L_0x1336afb50;  alias, 1 drivers
E_0x13369b8b0 .event posedge, v0x133681e60_0, v0x13361d3d0_0;
S_0x13369c720 .scope module, "mem_module" "MEM_MODULE" 6 185, 28 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x13369c9a0_0 .net "load_type", 2 0, L_0x1336adc10;  alias, 1 drivers
v0x13369ca60_0 .var "mem2reg_data", 31 0;
v0x13369cb00_0 .net "mem_read", 0 0, L_0x1336ad450;  alias, 1 drivers
v0x13369cb90_0 .net "mem_read_data", 31 0, L_0x1336b0400;  alias, 1 drivers
v0x13369cc40_0 .var "temp", 31 0;
E_0x13369c940 .event edge, v0x133676720_0, v0x13369c9a0_0, v0x1336127c0_0, v0x13369cc40_0;
S_0x13369cd50 .scope module, "mem_wb" "MEM_WB" 6 201, 29 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x1336a1140_0 .net "alu_result_mem", 31 0, L_0x1336acc10;  alias, 1 drivers
v0x1336a11d0_0 .net "alu_result_wb", 31 0, L_0x1336ae660;  alias, 1 drivers
v0x1336a1270_0 .net "bubble_wb", 0 0, L_0x128041330;  alias, 1 drivers
v0x1336a1420_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336a14b0_0 .net "imm_mem", 31 0, L_0x1336ace90;  alias, 1 drivers
v0x1336a1580_0 .net "imm_wb", 31 0, L_0x1336ae800;  alias, 1 drivers
v0x1336a1610_0 .net "mem2reg_data_mem", 31 0, v0x13369ca60_0;  alias, 1 drivers
v0x1336a16a0_0 .net "mem2reg_data_wb", 31 0, L_0x1336ae500;  alias, 1 drivers
v0x1336a1730_0 .net "nxpc_wb", 31 0, o0x128011ca0;  alias, 0 drivers
v0x1336a1840_0 .net "pc_plus4_mem", 31 0, L_0x1336acd30;  alias, 1 drivers
v0x1336a18d0_0 .net "pc_plus4_wb", 31 0, L_0x1336ae9a0;  alias, 1 drivers
v0x1336a1980_0 .net "rd_mem", 4 0, L_0x1336ad710;  alias, 1 drivers
v0x1336a1a10_0 .net "rd_wb", 4 0, L_0x1336aeb40;  alias, 1 drivers
v0x1336a1aa0_0 .net "reg_src_mem", 1 0, L_0x1336ad900;  alias, 1 drivers
v0x1336a1b30_0 .net "reg_src_wb", 1 0, L_0x1336ae3a0;  alias, 1 drivers
v0x1336a1bc0_0 .net "reg_write_mem", 0 0, L_0x1336ad2f0;  alias, 1 drivers
v0x1336a1c50_0 .net "reg_write_wb", 0 0, L_0x1336aeca0;  alias, 1 drivers
v0x1336a1de0_0 .net "stall_wb", 0 0, L_0x128041258;  alias, 1 drivers
S_0x13369d150 .scope module, "MEM_WB_alu_result" "PipeDff" 29 20, 8 1 0, S_0x13369cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13369d320 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336ae660 .functor BUFZ 32, v0x13369d820_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13369d4e0_0 .net "bubble", 0 0, L_0x128041330;  alias, 1 drivers
v0x13369d5a0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369d630_0 .net "data_in", 31 0, L_0x1336acc10;  alias, 1 drivers
v0x13369d6c0_0 .net "data_out", 31 0, L_0x1336ae660;  alias, 1 drivers
v0x13369d750_0 .net "data_out_wire", 31 0, v0x13369d820_0;  1 drivers
v0x13369d820_0 .var "data_reg", 31 0;
L_0x128041060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13369d8c0_0 .net "default_val", 31 0, L_0x128041060;  1 drivers
v0x13369d970_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x13369da80 .scope module, "MEM_WB_imm" "PipeDff" 29 21, 8 1 0, S_0x13369cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13369dc50 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336ae800 .functor BUFZ 32, v0x13369e160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13369de10_0 .net "bubble", 0 0, L_0x128041330;  alias, 1 drivers
v0x13369dee0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369df70_0 .net "data_in", 31 0, L_0x1336ace90;  alias, 1 drivers
v0x13369e000_0 .net "data_out", 31 0, L_0x1336ae800;  alias, 1 drivers
v0x13369e090_0 .net "data_out_wire", 31 0, v0x13369e160_0;  1 drivers
v0x13369e160_0 .var "data_reg", 31 0;
L_0x1280410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13369e1f0_0 .net "default_val", 31 0, L_0x1280410a8;  1 drivers
v0x13369e290_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x13369e3d0 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 29 19, 8 1 0, S_0x13369cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13369e590 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336ae500 .functor BUFZ 32, v0x13369ea40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13369e750_0 .net "bubble", 0 0, L_0x128041330;  alias, 1 drivers
v0x13369e7e0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369e870_0 .net "data_in", 31 0, v0x13369ca60_0;  alias, 1 drivers
v0x13369e900_0 .net "data_out", 31 0, L_0x1336ae500;  alias, 1 drivers
v0x13369e990_0 .net "data_out_wire", 31 0, v0x13369ea40_0;  1 drivers
v0x13369ea40_0 .var "data_reg", 31 0;
L_0x128041018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13369eaf0_0 .net "default_val", 31 0, L_0x128041018;  1 drivers
v0x13369eba0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x13369ecc0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 29 22, 8 1 0, S_0x13369cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13369ee80 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000100000>;
L_0x1336ae9a0 .functor BUFZ 32, v0x13369f380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13369f010_0 .net "bubble", 0 0, L_0x128041330;  alias, 1 drivers
v0x13369f0b0_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369f150_0 .net "data_in", 31 0, L_0x1336acd30;  alias, 1 drivers
v0x13369f220_0 .net "data_out", 31 0, L_0x1336ae9a0;  alias, 1 drivers
v0x13369f2b0_0 .net "data_out_wire", 31 0, v0x13369f380_0;  1 drivers
v0x13369f380_0 .var "data_reg", 31 0;
L_0x1280410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13369f420_0 .net "default_val", 31 0, L_0x1280410f0;  1 drivers
v0x13369f4d0_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x13369f650 .scope module, "MEM_WB_rd" "PipeDff" 29 24, 8 1 0, S_0x13369cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x13369f810 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000101>;
L_0x1336aeb40 .functor BUFZ 5, v0x13369fcd0_0, C4<00000>, C4<00000>, C4<00000>;
v0x13369f9a0_0 .net "bubble", 0 0, L_0x128041330;  alias, 1 drivers
v0x13369fa40_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x13369fae0_0 .net "data_in", 4 0, L_0x1336ad710;  alias, 1 drivers
v0x13369fb70_0 .net "data_out", 4 0, L_0x1336aeb40;  alias, 1 drivers
v0x13369fc00_0 .net "data_out_wire", 4 0, v0x13369fcd0_0;  1 drivers
v0x13369fcd0_0 .var "data_reg", 4 0;
L_0x128041138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13369fd60_0 .net "default_val", 4 0, L_0x128041138;  1 drivers
v0x13369fe10_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x13369ff30 .scope module, "MEM_WB_reg_src" "PipeDff" 29 17, 8 1 0, S_0x13369cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1336a00f0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000010>;
L_0x1336ae3a0 .functor BUFZ 2, v0x1336a05b0_0, C4<00>, C4<00>, C4<00>;
v0x1336a0280_0 .net "bubble", 0 0, L_0x128041330;  alias, 1 drivers
v0x1336a0320_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336a03c0_0 .net "data_in", 1 0, L_0x1336ad900;  alias, 1 drivers
v0x1336a0450_0 .net "data_out", 1 0, L_0x1336ae3a0;  alias, 1 drivers
v0x1336a04e0_0 .net "data_out_wire", 1 0, v0x1336a05b0_0;  1 drivers
v0x1336a05b0_0 .var "data_reg", 1 0;
L_0x128040fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1336a0650_0 .net "default_val", 1 0, L_0x128040fd0;  1 drivers
v0x1336a0700_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x1336a0820 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 29 25, 8 1 0, S_0x13369cd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1336a09e0 .param/l "WIDTH" 0 8 1, +C4<00000000000000000000000000000001>;
L_0x1336aeca0 .functor BUFZ 1, v0x1336a0ee0_0, C4<0>, C4<0>, C4<0>;
v0x1336a0b70_0 .net "bubble", 0 0, L_0x128041330;  alias, 1 drivers
v0x1336a0c10_0 .net "clk", 0 0, v0x1336a7490_0;  alias, 1 drivers
v0x1336a0cb0_0 .net "data_in", 0 0, L_0x1336ad2f0;  alias, 1 drivers
v0x1336a0dc0_0 .net "data_out", 0 0, L_0x1336aeca0;  alias, 1 drivers
v0x1336a0e50_0 .net "data_out_wire", 0 0, v0x1336a0ee0_0;  1 drivers
v0x1336a0ee0_0 .var "data_reg", 0 0;
L_0x128041180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1336a0f70_0 .net "default_val", 0 0, L_0x128041180;  1 drivers
v0x1336a1020_0 .net "stall", 0 0, L_0x128041258;  alias, 1 drivers
S_0x1336a2090 .scope module, "wb_module" "WB_MODULE" 6 219, 30 2 0, S_0x13363b510;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x13369cf10_0 .net "alu_result", 31 0, L_0x1336ae660;  alias, 1 drivers
v0x1336a2390_0 .net "imm", 31 0, L_0x1336ae800;  alias, 1 drivers
v0x1336a2470_0 .net "mem2reg_data", 31 0, L_0x1336ae500;  alias, 1 drivers
v0x1336a2540_0 .net "nxpc", 31 0, o0x128011ca0;  alias, 0 drivers
v0x1336a25d0_0 .net "pc_plus4", 31 0, L_0x1336ae9a0;  alias, 1 drivers
v0x1336a26e0_0 .net "reg_src", 1 0, L_0x1336ae3a0;  alias, 1 drivers
v0x1336a27b0_0 .var "reg_write_data", 31 0;
E_0x13369f5b0/0 .event edge, v0x1336a0450_0, v0x13369d6c0_0, v0x13369e900_0, v0x13369e000_0;
E_0x13369f5b0/1 .event edge, v0x13369f220_0;
E_0x13369f5b0 .event/or E_0x13369f5b0/0, E_0x13369f5b0/1;
    .scope S_0x13369b5e0;
T_0 ;
    %wait E_0x13369b8b0;
    %load/vec4 v0x13369bd00_0;
    %flag_set/vec4 8;
    %load/vec4 v0x13369b8e0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13369bb10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13369bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x13369bb10_0;
    %assign/vec4 v0x13369bb10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x13369bc70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x13369ba20_0;
    %assign/vec4 v0x13369bb10_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x13369bba0_0;
    %assign/vec4 v0x13369bb10_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13369b060;
T_1 ;
    %wait E_0x13369b390;
    %load/vec4 v0x13369b3d0_0;
    %load/vec4 v0x13369b4c0_0;
    %add;
    %store/vec4 v0x13369b550_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x133698ab0;
T_2 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133699290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x1336990d0_0;
    %assign/vec4 v0x133699160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x133698de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1336991f0_0;
    %assign/vec4 v0x133699160_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x133698f30_0;
    %assign/vec4 v0x133699160_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1336993a0;
T_3 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133699be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x133699a30_0;
    %assign/vec4 v0x133699ac0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x133699730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x133699b50_0;
    %assign/vec4 v0x133699ac0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x133699890_0;
    %assign/vec4 v0x133699ac0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x133699d10;
T_4 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13369a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x13369a350_0;
    %assign/vec4 v0x13369a3e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13369a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13369a470_0;
    %assign/vec4 v0x13369a3e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x13369a1b0_0;
    %assign/vec4 v0x13369a3e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x133692d40;
T_5 ;
    %wait E_0x133692ef0;
    %load/vec4 v0x133693320_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x133692f60_0, 0, 3;
    %load/vec4 v0x133693320_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x133693400_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133693230_0, 0, 32;
    %load/vec4 v0x133693400_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x133692f60_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x133692f60_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x133693320_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 12;
    %load/vec4 v0x133693230_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x133693320_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 5;
    %load/vec4 v0x133693230_0;
    %store/vec4 v0x133693020_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x133693320_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 7;
    %load/vec4 v0x133693320_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 5;
    %load/vec4 v0x133693230_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x133693320_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 12;
    %load/vec4 v0x133693230_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x133693320_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336930c0_0, 4, 1;
    %load/vec4 v0x133693320_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336930c0_0, 4, 6;
    %load/vec4 v0x133693320_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336930c0_0, 4, 1;
    %load/vec4 v0x133693320_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1336930c0_0, 4, 4;
    %load/vec4 v0x1336930c0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 12;
    %load/vec4 v0x133693230_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x133693320_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 20;
    %load/vec4 v0x133693230_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x133693320_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 20;
    %load/vec4 v0x133693230_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x133693320_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693180_0, 4, 1;
    %load/vec4 v0x133693320_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693180_0, 4, 8;
    %load/vec4 v0x133693320_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693180_0, 4, 1;
    %load/vec4 v0x133693320_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693180_0, 4, 10;
    %load/vec4 v0x133693180_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 20;
    %load/vec4 v0x133693230_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x133693320_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x133693230_0, 4, 12;
    %load/vec4 v0x133693230_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x133693020_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1336908e0;
T_6 ;
    %wait E_0x1336827e0;
    %load/vec4 v0x133690ed0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x133691440_0, 0, 7;
    %load/vec4 v0x133690ed0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x133690e10_0, 0, 3;
    %load/vec4 v0x133690ed0_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x133691700_0, 0, 5;
    %load/vec4 v0x133690ed0_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x133691790_0, 0, 5;
    %load/vec4 v0x133690ed0_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x1336915a0_0, 0, 5;
    %load/vec4 v0x133690e10_0;
    %store/vec4 v0x133690f90_0, 0, 3;
    %load/vec4 v0x133691440_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133691370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133691630_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1336914d0_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13368fe90;
T_7 ;
    %wait E_0x133682820;
    %load/vec4 v0x1336906e0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x1336907f0_0, 0, 7;
    %load/vec4 v0x1336906e0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x1336904f0_0, 0, 3;
    %load/vec4 v0x1336906e0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x133690580_0, 0, 7;
    %load/vec4 v0x1336907f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x1336906e0_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x133690580_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %load/vec4 v0x1336904f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x133690580_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x133690580_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %load/vec4 v0x1336904f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x133690580_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133690220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133690310_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1336903e0_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x133694260;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x133695240_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x133695240_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x133695240_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1336956f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x133695240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x133695240_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x133694260;
T_9 ;
    %wait E_0x133694520;
    %load/vec4 v0x133695650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1336955c0_0;
    %load/vec4 v0x133695530_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1336956f0, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1336934c0;
T_10 ;
    %wait E_0x133693840;
    %load/vec4 v0x133693b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x133693db0_0;
    %load/vec4 v0x133693a00_0;
    %add;
    %store/vec4 v0x133693d20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133693f90_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x133693be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x133694020_0;
    %load/vec4 v0x133693a00_0;
    %add;
    %store/vec4 v0x133693d20_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x133693f90_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1336938c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x133693db0_0;
    %load/vec4 v0x133693a00_0;
    %add;
    %store/vec4 v0x133693d20_0, 0, 32;
    %load/vec4 v0x133693950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %jmp T_10.12;
T_10.6 ;
    %load/vec4 v0x1336940f0_0;
    %store/vec4 v0x133693f90_0, 0, 1;
    %jmp T_10.12;
T_10.7 ;
    %load/vec4 v0x1336940f0_0;
    %inv;
    %store/vec4 v0x133693f90_0, 0, 1;
    %jmp T_10.12;
T_10.8 ;
    %load/vec4 v0x133693c70_0;
    %store/vec4 v0x133693f90_0, 0, 1;
    %jmp T_10.12;
T_10.9 ;
    %load/vec4 v0x133693c70_0;
    %store/vec4 v0x133693f90_0, 0, 1;
    %jmp T_10.12;
T_10.10 ;
    %load/vec4 v0x133693c70_0;
    %inv;
    %store/vec4 v0x133693f90_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x133693c70_0;
    %inv;
    %store/vec4 v0x133693f90_0, 0, 1;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x133693f90_0, 0, 1;
    %load/vec4 v0x133693e80_0;
    %store/vec4 v0x133693d20_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x133688850;
T_11 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133689020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x133688e00_0;
    %assign/vec4 v0x133688ed0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x133688ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x133688f70_0;
    %assign/vec4 v0x133688ed0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x133688ce0_0;
    %assign/vec4 v0x133688ed0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x133689140;
T_12 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133689910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1336896f0_0;
    %assign/vec4 v0x1336897c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x133689490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x133689860_0;
    %assign/vec4 v0x1336897c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1336895d0_0;
    %assign/vec4 v0x1336897c0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x133685170;
T_13 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133685960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x1336857a0_0;
    %assign/vec4 v0x133685830_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1336854c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x1336858c0_0;
    %assign/vec4 v0x133685830_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x133685600_0;
    %assign/vec4 v0x133685830_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13368c020;
T_14 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13368c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x13368c5e0_0;
    %assign/vec4 v0x13368c680_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x13368c3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x13368c730_0;
    %assign/vec4 v0x13368c680_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x13368c4c0_0;
    %assign/vec4 v0x13368c680_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13368d1f0;
T_15 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13368d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x13368d7a0_0;
    %assign/vec4 v0x13368d840_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x13368d540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x13368d8f0_0;
    %assign/vec4 v0x13368d840_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x13368d680_0;
    %assign/vec4 v0x13368d840_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x133689a30;
T_16 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13368a1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x133689fe0_0;
    %assign/vec4 v0x13368a080_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x133689d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x13368a130_0;
    %assign/vec4 v0x13368a080_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x133689ec0_0;
    %assign/vec4 v0x13368a080_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13368b4c0;
T_17 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13368bd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x13368bbd0_0;
    %assign/vec4 v0x13368bc60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x13368b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x13368bcf0_0;
    %assign/vec4 v0x13368bc60_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x13368bab0_0;
    %assign/vec4 v0x13368bc60_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13368c900;
T_18 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13368d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x13368ceb0_0;
    %assign/vec4 v0x13368cf80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x13368cc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x13368d020_0;
    %assign/vec4 v0x13368cf80_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x13368cd90_0;
    %assign/vec4 v0x13368cf80_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x133683de0;
T_19 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x1336845c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x1336843a0_0;
    %assign/vec4 v0x133684470_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x133684160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x133684510_0;
    %assign/vec4 v0x133684470_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x133684280_0;
    %assign/vec4 v0x133684470_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x133685a80;
T_20 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133686250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x133686030_0;
    %assign/vec4 v0x133686100_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x133685dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1336861a0_0;
    %assign/vec4 v0x133686100_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x133685f10_0;
    %assign/vec4 v0x133686100_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13368a300;
T_21 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13368aad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x13368a8b0_0;
    %assign/vec4 v0x13368a980_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x13368a650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x13368aa20_0;
    %assign/vec4 v0x13368a980_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x13368a790_0;
    %assign/vec4 v0x13368a980_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x133687f60;
T_22 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133688730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x133688510_0;
    %assign/vec4 v0x1336885e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1336882b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x133688680_0;
    %assign/vec4 v0x1336885e0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x1336883f0_0;
    %assign/vec4 v0x1336885e0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x13368abf0;
T_23 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13368b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x13368b1a0_0;
    %assign/vec4 v0x13368b240_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x13368af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x13368b2f0_0;
    %assign/vec4 v0x13368b240_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x13368b080_0;
    %assign/vec4 v0x13368b240_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x133686c60;
T_24 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x1336874b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x133687300_0;
    %assign/vec4 v0x133687390_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x133686fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x133687420_0;
    %assign/vec4 v0x133687390_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1336871e0_0;
    %assign/vec4 v0x133687390_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x133682bf0;
T_25 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133683380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x1336831b0_0;
    %assign/vec4 v0x133683240_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x133682f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x1336832d0_0;
    %assign/vec4 v0x133683240_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x133683090_0;
    %assign/vec4 v0x133683240_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1336846e0;
T_26 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133684ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x133684e00_0;
    %assign/vec4 v0x133684ed0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x133684a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x133684f60_0;
    %assign/vec4 v0x133684ed0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1336781d0_0;
    %assign/vec4 v0x133684ed0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1336876b0;
T_27 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133687e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x133687c40_0;
    %assign/vec4 v0x133687ce0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1336879f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x133687d90_0;
    %assign/vec4 v0x133687ce0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x133687b20_0;
    %assign/vec4 v0x133687ce0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x133683490;
T_28 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133683ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x133683aa0_0;
    %assign/vec4 v0x133683b70_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x133683820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x133683c00_0;
    %assign/vec4 v0x133683b70_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x133683980_0;
    %assign/vec4 v0x133683b70_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x133686370;
T_29 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133686b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x133686920_0;
    %assign/vec4 v0x1336869f0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1336866c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x133686a90_0;
    %assign/vec4 v0x1336869f0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x133686800_0;
    %assign/vec4 v0x1336869f0_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x13367c590;
T_30 ;
    %wait E_0x13367c7d0;
    %load/vec4 v0x13367cb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x13367c820_0;
    %store/vec4 v0x13367ca50_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x13367c820_0;
    %store/vec4 v0x13367ca50_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x13367c8e0_0;
    %store/vec4 v0x13367ca50_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x13367c990_0;
    %store/vec4 v0x13367ca50_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13367cc70;
T_31 ;
    %wait E_0x13367ceb0;
    %load/vec4 v0x13367d1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x13367cf00_0;
    %store/vec4 v0x13367d140_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x13367cf00_0;
    %store/vec4 v0x13367d140_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x13367cfb0_0;
    %store/vec4 v0x13367d140_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x13367d070_0;
    %store/vec4 v0x13367d140_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13367baa0;
T_32 ;
    %wait E_0x13367bcd0;
    %load/vec4 v0x13367bf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13367be80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x13367bd20_0;
    %load/vec4 v0x13367bdd0_0;
    %add;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x13367bd20_0;
    %ix/getv 4, v0x13367bdd0_0;
    %shiftl 4;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x13367bd20_0;
    %load/vec4 v0x13367bdd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x13367bd20_0;
    %load/vec4 v0x13367bdd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x13367bd20_0;
    %load/vec4 v0x13367bdd0_0;
    %xor;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x13367bd20_0;
    %ix/getv 4, v0x13367bdd0_0;
    %shiftr 4;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x13367bd20_0;
    %load/vec4 v0x13367bdd0_0;
    %or;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x13367bd20_0;
    %load/vec4 v0x13367bdd0_0;
    %and;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x13367bd20_0;
    %load/vec4 v0x13367bdd0_0;
    %sub;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x13367bd20_0;
    %ix/getv 4, v0x13367bdd0_0;
    %shiftr/s 4;
    %store/vec4 v0x13367be80_0, 0, 32;
    %load/vec4 v0x13367be80_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x13367c0f0_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x13367bd20_0;
    %load/vec4 v0x13367bdd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x13367c020_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x1336439d0;
T_33 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133658990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x133669110_0;
    %assign/vec4 v0x133668d70_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x13366a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x133668e00_0;
    %assign/vec4 v0x133668d70_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x13366a060_0;
    %assign/vec4 v0x133668d70_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x133677480;
T_34 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133677c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x133677a10_0;
    %assign/vec4 v0x133677ac0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1336777b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x133677b70_0;
    %assign/vec4 v0x133677ac0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x1336778f0_0;
    %assign/vec4 v0x133677ac0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x13363a480;
T_35 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133639410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x133614390_0;
    %assign/vec4 v0x133614420_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1336623e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x133639380_0;
    %assign/vec4 v0x133614420_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x133615490_0;
    %assign/vec4 v0x133614420_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x133679a00;
T_36 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13367a160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x133679f50_0;
    %assign/vec4 v0x13367a000_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x133679d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x13367a0b0_0;
    %assign/vec4 v0x13367a000_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x133679e30_0;
    %assign/vec4 v0x13367a000_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x133676ae0;
T_37 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133677300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1336770b0_0;
    %assign/vec4 v0x1336771a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x133676e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x133677250_0;
    %assign/vec4 v0x1336771a0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x133676f90_0;
    %assign/vec4 v0x1336771a0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x133678f80;
T_38 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133679810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x133679660_0;
    %assign/vec4 v0x1336796f0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x133679310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x133679780_0;
    %assign/vec4 v0x1336796f0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x133679540_0;
    %assign/vec4 v0x1336796f0_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x133676200;
T_39 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x1336769c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x1336767b0_0;
    %assign/vec4 v0x133676860_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x133676550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x133676910_0;
    %assign/vec4 v0x133676860_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x133676690_0;
    %assign/vec4 v0x133676860_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x1336120e0;
T_40 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x1336760c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x133675ed0_0;
    %assign/vec4 v0x133675f60_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x133612370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x133676010_0;
    %assign/vec4 v0x133675f60_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x1336124d0_0;
    %assign/vec4 v0x133675f60_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x133677d40;
T_41 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x1336785a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1336783f0_0;
    %assign/vec4 v0x133678480_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x133678090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x133678510_0;
    %assign/vec4 v0x133678480_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x1336782d0_0;
    %assign/vec4 v0x133678480_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x1336786a0;
T_42 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133678e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x133678c50_0;
    %assign/vec4 v0x133678d00_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x1336789f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x133678db0_0;
    %assign/vec4 v0x133678d00_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x133678b30_0;
    %assign/vec4 v0x133678d00_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x13369c720;
T_43 ;
    %wait E_0x13369c940;
    %load/vec4 v0x13369cb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13369ca60_0, 0, 32;
    %load/vec4 v0x13369c9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13369ca60_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x13369cb90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13369cc40_0, 4, 8;
    %load/vec4 v0x13369cc40_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13369ca60_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x13369cb90_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13369cc40_0, 4, 8;
    %load/vec4 v0x13369cc40_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13369ca60_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x13369cb90_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13369cc40_0, 4, 16;
    %load/vec4 v0x13369cc40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13369ca60_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x13369cb90_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13369cc40_0, 4, 16;
    %load/vec4 v0x13369cc40_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13369ca60_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x13369cb90_0;
    %store/vec4 v0x13369ca60_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13369ff30;
T_44 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x1336a0700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x1336a04e0_0;
    %assign/vec4 v0x1336a05b0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x1336a0280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x1336a0650_0;
    %assign/vec4 v0x1336a05b0_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x1336a03c0_0;
    %assign/vec4 v0x1336a05b0_0, 0;
T_44.3 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x13369e3d0;
T_45 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13369eba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x13369e990_0;
    %assign/vec4 v0x13369ea40_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x13369e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x13369eaf0_0;
    %assign/vec4 v0x13369ea40_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x13369e870_0;
    %assign/vec4 v0x13369ea40_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x13369d150;
T_46 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13369d970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x13369d750_0;
    %assign/vec4 v0x13369d820_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x13369d4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x13369d8c0_0;
    %assign/vec4 v0x13369d820_0, 0;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x13369d630_0;
    %assign/vec4 v0x13369d820_0, 0;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x13369da80;
T_47 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13369e290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x13369e090_0;
    %assign/vec4 v0x13369e160_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x13369de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x13369e1f0_0;
    %assign/vec4 v0x13369e160_0, 0;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x13369df70_0;
    %assign/vec4 v0x13369e160_0, 0;
T_47.3 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x13369ecc0;
T_48 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13369f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x13369f2b0_0;
    %assign/vec4 v0x13369f380_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x13369f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x13369f420_0;
    %assign/vec4 v0x13369f380_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x13369f150_0;
    %assign/vec4 v0x13369f380_0, 0;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x13369f650;
T_49 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13369fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x13369fc00_0;
    %assign/vec4 v0x13369fcd0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x13369f9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x13369fd60_0;
    %assign/vec4 v0x13369fcd0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x13369fae0_0;
    %assign/vec4 v0x13369fcd0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x1336a0820;
T_50 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x1336a1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x1336a0e50_0;
    %assign/vec4 v0x1336a0ee0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x1336a0b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x1336a0f70_0;
    %assign/vec4 v0x1336a0ee0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x1336a0cb0_0;
    %assign/vec4 v0x1336a0ee0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1336a2090;
T_51 ;
    %wait E_0x13369f5b0;
    %load/vec4 v0x1336a26e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336a27b0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0x13369cf10_0;
    %store/vec4 v0x1336a27b0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0x1336a2470_0;
    %store/vec4 v0x1336a27b0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0x1336a2390_0;
    %store/vec4 v0x1336a27b0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v0x1336a25d0_0;
    %store/vec4 v0x1336a27b0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13367fc70;
T_52 ;
    %wait E_0x13367ff60;
    %load/vec4 v0x133680220_0;
    %load/vec4 v0x13367ffc0_0;
    %and;
    %load/vec4 v0x133680190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x133680190_0;
    %load/vec4 v0x133680390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1336802f0_0, 0, 2;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x133680220_0;
    %load/vec4 v0x133680100_0;
    %and;
    %load/vec4 v0x133680190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x133680190_0;
    %load/vec4 v0x133680390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1336802f0_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1336802f0_0, 0, 2;
T_52.3 ;
T_52.1 ;
    %load/vec4 v0x133680220_0;
    %load/vec4 v0x13367ffc0_0;
    %and;
    %load/vec4 v0x133680190_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x133680190_0;
    %load/vec4 v0x1336804f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x133680440_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x133680440_0, 0, 2;
T_52.5 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13367f320;
T_53 ;
    %wait E_0x13363d690;
    %load/vec4 v0x13367f780_0;
    %load/vec4 v0x13367f5f0_0;
    %load/vec4 v0x13367f900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13367f9d0_0, 0, 2;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x13367f870_0;
    %load/vec4 v0x13367f5f0_0;
    %load/vec4 v0x13367f900_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13367f6e0_0;
    %load/vec4 v0x13367f900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13367f9d0_0, 0, 2;
    %jmp T_53.3;
T_53.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13367f9d0_0, 0, 2;
T_53.3 ;
T_53.1 ;
    %load/vec4 v0x13367f780_0;
    %load/vec4 v0x13367f5f0_0;
    %load/vec4 v0x13367fa60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13367fb10_0, 0, 2;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x13367f870_0;
    %load/vec4 v0x13367f5f0_0;
    %load/vec4 v0x13367fa60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x13367f6e0_0;
    %load/vec4 v0x13367fa60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13367fb10_0, 0, 2;
    %jmp T_53.7;
T_53.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13367fb10_0, 0, 2;
T_53.7 ;
T_53.5 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13365df80;
T_54 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x133638280_0, 0, 32;
T_54.0 ;
    %load/vec4 v0x133638280_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x133638280_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x133638310, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x133638280_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x133638280_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 4 49 "$readmemh", "./test_codes/7_matmul/rom_data.hex", v0x133638310 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x133668370;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133612f10_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x133668370;
T_56 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1336644e0_0, 0, 32;
T_56.0 ;
    %load/vec4 v0x1336644e0_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_56.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1336644e0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x133613220, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1336644e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1336644e0_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 5 61 "$readmemh", "./test_codes/7_matmul/ram_data.hex", v0x133613220 {0 0 0};
    %vpi_func 5 62 "$fopen" 32, "ram7.txt", "w" {0 0 0};
    %store/vec4 v0x1336132b0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x133668370;
T_57 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x13361ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x13363c6b0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0x133612fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0x133612b80_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x133651550_0;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x133613220, 4, 5;
    %jmp T_57.5;
T_57.4 ;
    %load/vec4 v0x133612fa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.6, 4;
    %load/vec4 v0x133612b80_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x133651550_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x133613220, 4, 5;
    %jmp T_57.7;
T_57.6 ;
    %load/vec4 v0x133612fa0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_57.8, 4;
    %load/vec4 v0x133612b80_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x133651550_0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x133613220, 4, 5;
    %jmp T_57.9;
T_57.8 ;
    %load/vec4 v0x133612fa0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.10, 4;
    %load/vec4 v0x133612b80_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x133651550_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x133613220, 4, 5;
T_57.10 ;
T_57.9 ;
T_57.7 ;
T_57.5 ;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0x13363c6b0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_57.12, 4;
    %load/vec4 v0x13361cdf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.14, 4;
    %load/vec4 v0x133612b80_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x133651550_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x133613220, 4, 5;
    %jmp T_57.15;
T_57.14 ;
    %load/vec4 v0x13361cdf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_57.16, 4;
    %load/vec4 v0x133612b80_0;
    %parti/s 16, 0, 2;
    %ix/getv 4, v0x133651550_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x133613220, 4, 5;
T_57.16 ;
T_57.15 ;
    %jmp T_57.13;
T_57.12 ;
    %load/vec4 v0x13363c6b0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_57.18, 4;
    %load/vec4 v0x133612b80_0;
    %ix/getv 3, v0x133651550_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x133613220, 0, 4;
T_57.18 ;
T_57.13 ;
T_57.3 ;
T_57.0 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x133668370;
T_58 ;
    %wait E_0x1336372c0;
    %load/vec4 v0x133612850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1336644e0_0, 0, 32;
T_58.2 ;
    %load/vec4 v0x1336644e0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_58.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x133664570_0, 0, 32;
T_58.4 ;
    %load/vec4 v0x133664570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_58.5, 5;
    %vpi_call 5 182 "$fwrite", v0x1336132b0_0, "%8h ", &A<v0x133613220, v0x133612f10_0 > {0 0 0};
    %load/vec4 v0x133612f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x133612f10_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x133664570_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x133664570_0, 0, 32;
    %jmp T_58.4;
T_58.5 ;
    %vpi_call 5 185 "$fwrite", v0x1336132b0_0, "\012" {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1336644e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1336644e0_0, 0, 32;
    %jmp T_58.2;
T_58.3 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x133659f30;
T_59 ;
    %vpi_call 2 11 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x133659f30 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x133659f30;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336a7490_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0x133659f30;
T_61 ;
    %delay 1, 0;
    %load/vec4 v0x1336a7490_0;
    %inv;
    %store/vec4 v0x1336a7490_0, 0, 1;
    %jmp T_61;
    .thread T_61;
    .scope S_0x133659f30;
T_62 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1336a75b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336a7520_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336a75b0_0, 0, 1;
    %delay 4194304, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1336a7520_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1336a7520_0, 0, 1;
    %vpi_call 2 45 "$stop" {0 0 0};
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 31;
    "N/A";
    "<interactive>";
    "tb/tb_pipeline.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
