../sim/tb/tb_mipi_dsi_colorbar_touch.v

../rtl/clock_gen/clock_gen.v
../rtl/clock_gen/key_debounce.v
../rtl/clock_gen/rst_ctrl.v

../rtl/lcm_init/crc16_d8.v
../rtl/lcm_init/ecc.v
../rtl/lcm_init/esc_lpdt_tx.v
../rtl/lcm_init/lcm_init.v
../rtl/lcm_init/lcm_reg_cfg.v
../rtl/lcm_init/lp_to_hs_clk.v
../rtl/lcm_init/mipi_dsi_rst_crtl.v

../rtl/mipi_dsi_packet/crc16_d32.v
../rtl/mipi_dsi_packet/mipi_dsi_hs_pkt.v
../rtl/mipi_dsi_packet/packet_data_ctrl.v
../rtl/mipi_dsi_packet/rgb2byte_4lane.v

../rtl/touch_top/i2c_dri_m.v
../rtl/touch_top/touch_dri.v
../rtl/touch_top/touch_top.v

../rtl/dsi_display.v
../rtl/lp_hs_delay_ctrl.v
../rtl/mipi_dsi_colorbar_touch.v
../rtl/mipi_phy_io_tx.v

../prj/ipcore/async_fifo_1024x32b/rtl/ipml_sdpram_v1_6_async_fifo_1024x32b.v
../prj/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_ctrl_v1_3.v
../prj/ipcore/async_fifo_1024x32b/rtl/ipml_prefetch_fifo_v1_6_async_fifo_1024x32b.v
../prj/ipcore/async_fifo_1024x32b/rtl/ipml_fifo_v1_6_async_fifo_1024x32b.v
../prj/ipcore/async_fifo_1024x32b/async_fifo_1024x32b.v

../prj/ipcore/sync_fifo_256x32b/rtl/ipml_sdpram_v1_6_sync_fifo_256x32b.v
../prj/ipcore/sync_fifo_256x32b/rtl/ipml_prefetch_fifo_v1_6_sync_fifo_256x32b.v
../prj/ipcore/sync_fifo_256x32b/rtl/ipml_fifo_v1_6_sync_fifo_256x32b.v
../prj/ipcore/sync_fifo_256x32b/sync_fifo_256x32b.v

../prj/ipcore/pll_clk_hs/pll_clk_hs.v
../prj/ipcore/pll_clk_pixel/pll_clk_pixel.v
../prj/ipcore/rom_1024x8b_lcm_para/rom_1024x8b_lcm_para.v
../prj/ipcore/rom_1024x8b_lcm_para/rtl/ipml_rom_v1_5_rom_1024x8b_lcm_para.v
../prj/ipcore/rom_1024x8b_lcm_para/rtl/ipml_spram_v1_5_rom_1024x8b_lcm_para.v
#../prj/ipcore/rom_1024x8b_lcm_para/rtl/rom_1024x8b_lcm_para_init_param.v



C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_GRS.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_CLKBUFG.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_PLL_E1.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_PLL_E2.v
C:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_PLL_E3.v                         
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_IOCLKBUF.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_IOCLKDIV.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_IOCLKDIV_E1.v  
C:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_CLKBUFGCE.v
C:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_IOCLKDELAY.v

C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_OSERDES.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E1.v    

C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_ISERDES.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_ISERDES_E1.v                       

C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/INT_LUTMUX2_UDP.v                         
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_IOBUF_TX_MIPI.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_IOBUF_RX_MIPI.v


C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_OSC_E2.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_OUTBUFDS.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_OUTBUFTDS.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_OUTBUFTCO.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_DRM18K.v
C:/Pango/PDS_2021.4-SP1.2/arch/vendor/pango/verilog/simulation/GTP_DRM9K.v





