module ALU(Ain,Bin,ALUop,out,Z);
  input [15:0] Ain, Bin;
  input [1:0] ALUop;
  output reg [15:0] out;
  output reg Z;

  always @(*) begin
     case(ALUop)
 	2'b00: out = Ain + Bin;
	2'b01: out = Ain - Bin;
	2'b10: out = Ain & Bin;
	2'b11: out = ~Bin;
      default: out = {16{1'bx}};                  //indicatator for bug
     endcase
     if (out=={16{1'b0}})
	Z = 1'b1;
     else
	Z = 1'b0;
  end
endmodule
