diff --git a/targets/corstone-300/platform.ld b/targets/corstone-300/platform.ld
index f5a4c1d..0a0c3b5 100644
--- a/targets/corstone-300/platform.ld
+++ b/targets/corstone-300/platform.ld
@@ -77,15 +77,15 @@
   #define ETHOSU_ARENA  1
 #endif
 
-__STACK_SIZE = 0x00008000;
+__STACK_SIZE = 0x00030000;
 __HEAP_SIZE  = 0x00008000;
 
 MEMORY
 {
   ITCM  (rx)  : ORIGIN = 0x10000000, LENGTH = 0x00080000
-  BRAM  (rw)  : ORIGIN = 0x11000000, LENGTH = 0x00100000
+  BRAM  (rw)  : ORIGIN = 0x11000000, LENGTH = 0x00400000
   DTCM  (rw)  : ORIGIN = 0x30000000, LENGTH = 0x00080000
-  SRAM  (rw)  : ORIGIN = 0x31000000, LENGTH = 0x00200000
+  SRAM  (rw)  : ORIGIN = 0x31000000, LENGTH = 0x02000000
   QSPI  (rw)  : ORIGIN = 0x38000000, LENGTH = 0x00800000
   DDR   (rwx) : ORIGIN = 0x70000000, LENGTH = 0x60000000
 }
diff --git a/targets/corstone-300/platform.scatter b/targets/corstone-300/platform.scatter
index 06e1941..be3797c 100644
--- a/targets/corstone-300/platform.scatter
+++ b/targets/corstone-300/platform.scatter
@@ -78,7 +78,7 @@
 #endif
 
 #ifndef STACK_SIZE
-#define STACK_SIZE 0x8000
+#define STACK_SIZE 0x20000
 #endif
 
 #ifndef HEAP_SIZE
@@ -104,13 +104,13 @@
 #define ITCM_SIZE  0x00080000
 
 #define BRAM_START 0x11000000
-#define BRAM_SIZE  0x00100000
+#define BRAM_SIZE  0x00400000
 
 #define DTCM_START 0x30000000
 #define DTCM_SIZE  0x00080000
 
 #define SRAM_START 0x31000000
-#define SRAM_SIZE  0x00200000
+#define SRAM_SIZE  0x02000000
 
 #define QSPI_START 0x38000000
 #define QSPI_SIZE  0x00800000
diff --git a/targets/corstone-300/retarget.c b/targets/corstone-300/retarget.c
index 0ddf042..df44732 100644
--- a/targets/corstone-300/retarget.c
+++ b/targets/corstone-300/retarget.c
@@ -183,14 +183,6 @@ int RETARGET(_tmpnam2)(char *name, int sig, unsigned maxlen) {
 
     return -1;
 }
-#else
-int RETARGET(_tmpnam)(char *name, int sig, unsigned maxlen) {
-    (void)name;
-    (void)sig;
-    (void)maxlen;
-
-    return 1;
-}
 #endif
 
 char *RETARGET(_command_string)(char *cmd, int len) {
