<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HW3_Sim.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BYOC_filenames.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BYOC_filenames.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BYOC_filenames.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GPR_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="GPR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="GPR_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="GPR_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="single_port_memory_no_CK_read_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1495017639" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1495017639">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495019226" xil_pn:in_ck="-5844368638433718804" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1495019226">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Src_4sim/BYOC_Clock_driver_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/BYOC_Host_Intf_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/Fetch_Unit.vhd"/>
      <outfile xil_pn:name="../Src_4sim/GPR.vhd"/>
      <outfile xil_pn:name="../Src_4sim/HW2_top_4sim.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_GPR_TB.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW2_TB.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW3_ALU_filenames.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_HW3_GPR_filenames.vhd"/>
      <outfile xil_pn:name="../Src_4sim/SIM_MIPS_ALU_TB.vhd"/>
      <outfile xil_pn:name="../Src_4sim/single_port_memory.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1495018409" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="242190141264199682" xil_pn:start_ts="1495018409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495018409" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5542874588264233604" xil_pn:start_ts="1495018409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495018307" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6909467997851414291" xil_pn:start_ts="1495018307">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495018409" xil_pn:in_ck="-223768313753670074" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1495018409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1495018412" xil_pn:in_ck="-223768313753670074" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="845655599244321784" xil_pn:start_ts="1495018409">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1495018313" xil_pn:in_ck="-5422291142660695208" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4647119801188187494" xil_pn:start_ts="1495018312">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="GPR_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
