Analysis & Synthesis report for device
Sun Sep 19 22:09:26 2021
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Sep 19 22:09:26 2021           ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; device                                      ;
; Top-level Entity Name              ; device                                      ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; device             ; device             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Sep 19 22:08:40 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off device -c device
Warning (125092): Tcl Script File lvds_buf.qip not found
    Info (125063): set_global_assignment -name QIP_FILE lvds_buf.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12248): Elaborating Platform Designer system entity "qsys.qsys"
Info (12250): 2021.09.19.22:09:01 Progress: Loading cycloneiv_eth/qsys.qsys
Info (12250): 2021.09.19.22:09:02 Progress: Reading input file
Info (12250): 2021.09.19.22:09:02 Progress: Adding clk_0 [clock_source 20.1]
Warning (12251): Clk_0: Used clock_source 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:03 Progress: Parameterizing module clk_0
Info (12250): 2021.09.19.22:09:03 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 20.1]
Warning (12251): Jtag_uart_0: Used altera_avalon_jtag_uart 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:03 Progress: Parameterizing module jtag_uart_0
Info (12250): 2021.09.19.22:09:03 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 20.1]
Warning (12251): New_sdram_controller_0: Used altera_avalon_new_sdram_controller 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:04 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2021.09.19.22:09:04 Progress: Adding nios2_qsys_0 [altera_nios2_gen2 20.1]
Warning (12251): Nios2_qsys_0: Used altera_nios2_gen2 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:04 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2021.09.19.22:09:04 Progress: Adding pio_0 [altera_avalon_pio 20.1]
Warning (12251): Pio_0: Used altera_avalon_pio 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:04 Progress: Parameterizing module pio_0
Info (12250): 2021.09.19.22:09:04 Progress: Adding pio_1 [altera_avalon_pio 20.1]
Warning (12251): Pio_1: Used altera_avalon_pio 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:04 Progress: Parameterizing module pio_1
Info (12250): 2021.09.19.22:09:04 Progress: Adding pio_2 [altera_avalon_pio 20.1]
Warning (12251): Pio_2: Used altera_avalon_pio 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:04 Progress: Parameterizing module pio_2
Info (12250): 2021.09.19.22:09:04 Progress: Adding spi_0 [altera_avalon_spi 20.1]
Warning (12251): Spi_0: Used altera_avalon_spi 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:04 Progress: Parameterizing module spi_0
Info (12250): 2021.09.19.22:09:04 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 20.1]
Warning (12251): Sysid_qsys_0: Used altera_avalon_sysid_qsys 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:05 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2021.09.19.22:09:05 Progress: Adding timer_0 [altera_avalon_timer 20.1]
Warning (12251): Timer_0: Used altera_avalon_timer 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:05 Progress: Parameterizing module timer_0
Info (12250): 2021.09.19.22:09:05 Progress: Adding timer_1 [altera_avalon_timer 20.1]
Warning (12251): Timer_1: Used altera_avalon_timer 19.1 (instead of 20.1)
Info (12250): 2021.09.19.22:09:05 Progress: Parameterizing module timer_1
Info (12250): 2021.09.19.22:09:05 Progress: Building connections
Info (12250): 2021.09.19.22:09:05 Progress: Parameterizing connections
Info (12250): 2021.09.19.22:09:05 Progress: Validating
Info (12250): 2021.09.19.22:09:07 Progress: Done reading input file
Info (12250): Qsys.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Qsys.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info (12250): Jtag_uart_0: Starting RTL generation for module 'qsys_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec /home/efesxzc/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart_0 --dir=/tmp/alt8889_4850234163472181437.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/efesxzc/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8889_4850234163472181437.dir/0002_jtag_uart_0_gen//qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa /home/efesxzc/intelFPGA_lite/19.1/quartus/sopc_builder/bin /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18.
Info (12250): Jtag_uart_0: BEGIN failed--compilation aborted at /home/efesxzc/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl line 18.
Info (12250): Jtag_uart_0: Done RTL generation for module 'qsys_jtag_uart_0'
Error (12252): Jtag_uart_0: Failed to find module qsys_jtag_uart_0
Info (12250): Jtag_uart_0: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Error (12252): Generation stopped, 12 or more modules remaining
Info (12250): Qsys: Done "qsys" with 14 modules, 1 files
Info (12249): Finished elaborating Platform Designer system entity "qsys.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/device.vhd
    Info (12022): Found design unit 1: device-dev_bhv File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 61
    Info (12023): Found entity 1: device File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/multiplexer.vhd
    Info (12022): Found design unit 1: multiplexer-multiplexer_behav File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/multiplexer.vhd Line: 21
    Info (12023): Found entity 1: multiplexer File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/multiplexer.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/divider.vhd
    Info (12022): Found design unit 1: divider-divider_behav File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/divider.vhd Line: 21
    Info (12023): Found entity 1: divider File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/divider.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/disp_7_seg.vhd
    Info (12022): Found design unit 1: disp_7_seg-disp_7_seg_struct File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd Line: 21
    Info (12023): Found entity 1: disp_7_seg File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/disp_7_seg.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/digit.vhd
    Info (12022): Found design unit 1: digit-digit_behav File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/digit.vhd Line: 19
    Info (12023): Found entity 1: digit File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/digit.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/7Seg/bin_to_bcd.vhd
    Info (12022): Found design unit 1: bin_to_bcd-bin_to_bcd_behav File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 20
    Info (12023): Found entity 1: bin_to_bcd File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/7Seg/bin_to_bcd.vhd Line: 9
Warning (12019): Can't analyze file -- file device.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/qsys/qsys.v
    Info (12023): Found entity 1: qsys File: /home/efesxzc/projects/fpga/cycloneiv_eth/db/ip/qsys/qsys.v Line: 6
Info (12127): Elaborating entity "device" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at device.vhd(29): used explicit default value for signal "buzzer" because signal was never assigned a value File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at device.vhd(31): used explicit default value for signal "uart_tx" because signal was never assigned a value File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at device.vhd(45): used explicit default value for signal "vga_hsync" because signal was never assigned a value File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 45
Warning (10540): VHDL Signal Declaration warning at device.vhd(46): used explicit default value for signal "vga_vsync" because signal was never assigned a value File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 46
Warning (10540): VHDL Signal Declaration warning at device.vhd(47): used explicit default value for signal "vga_r" because signal was never assigned a value File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 47
Warning (10540): VHDL Signal Declaration warning at device.vhd(48): used explicit default value for signal "vga_g" because signal was never assigned a value File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 48
Warning (10540): VHDL Signal Declaration warning at device.vhd(49): used explicit default value for signal "vga_b" because signal was never assigned a value File: /home/efesxzc/projects/fpga/cycloneiv_eth/vhdl/device.vhd Line: 49
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 21 warnings
    Error: Peak virtual memory: 915 megabytes
    Error: Processing ended: Sun Sep 19 22:09:26 2021
    Error: Elapsed time: 00:00:46
    Error: Total CPU time (on all processors): 00:01:03


