server netscape commerce date tuesday nov gmt last modified thursday jun gmt content length content type text html computer architecture group stephen ward professor computer science engineering anant agarwal jamieson career developmentassociate professor computer science among computer architecture group research project called numesh effectively combines tinkertoy modularity supercomputer performance numesh describes packaging interconnect technology supports high bandwidth systolic communications novel d four neighbor nearest neighbor lattice numesh modules simply plug together rather connected printed circuit traces backplane buses numesh explores engineering discipline physical location components accounted explicitly rather abstracted logical model simple engineering models provided via software tools instead hardware generality much risc maintains programming model compilation rather processor complexity modularity communications substrate provides regularity compilation target allows iteration single communication building block replace variety ad hoc communication paths gill pratt assistant professor computer science engineering david kranz research associate cost performance advantages approach stem three factors first physical component placement optimized part logical design secondly underlying communication technology designed performance rather interconnect flexibility thirdly interconnection relies mass produced modules configuration specific wiring numesh research embraces several technologies including architecture communications substrate clocking communication technologies compilers programming models representative applications initial focus important class algorithms whose static communication patterns precompiled system independent carefully choreographed finite state machine descriptions also exploring extension numesh general communication support dynamic routing example another front alewife project created design scalable cache coherent shared memory multiprocessor program several thousand vlsi processors associated portion shared memory interconnected via multistage network unlike conventional shared memory machines multiprocessor exploits locality referencing hardware software levels maximize available memory bandwidth new distributed directory ensures coherence high speed caches processor uses store private shared data thus utilizing locality research focuses data collection methods analytical simulation techniques evaluating large scale parallel computers designing building new interconnection networks processor cache memory systems important goal couple design algorithms compilers operating systems goal resultant impact multiprocessor performance address traces obtained using various data collection techniques help evaluate architectural choices insight turn feeds back software development major part project investigates hardware technologies packaging future high density low latency interconnections