{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09928,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09973,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000724586,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000778527,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000369133,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000778527,
	"finish__design__instance__count__class:timing_repair_buffer": 98,
	"finish__design__instance__area__class:timing_repair_buffer": 104.538,
	"finish__design__instance__count__class:inverter": 39,
	"finish__design__instance__area__class:inverter": 30.058,
	"finish__design__instance__count__class:multi_input_combinational_cell": 32,
	"finish__design__instance__area__class:multi_input_combinational_cell": 136.192,
	"finish__design__instance__count": 169,
	"finish__design__instance__area": 270.788,
	"finish__timing__setup__tns": -24.6157,
	"finish__timing__setup__ws": -1.77286,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.919809,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.924911,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 26,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000140517,
	"finish__power__switching__total": 5.61739e-05,
	"finish__power__leakage__total": 7.0521e-06,
	"finish__power__total": 0.000203743,
	"finish__design__io": 98,
	"finish__design__die__area": 1179.58,
	"finish__design__core__area": 988.988,
	"finish__design__instance__count": 213,
	"finish__design__instance__area": 282.492,
	"finish__design__instance__count__stdcell": 213,
	"finish__design__instance__area__stdcell": 282.492,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.285637,
	"finish__design__instance__utilization__stdcell": 0.285637,
	"finish__design__rows": 22,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 22,
	"finish__design__sites": 3718,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 3718,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}