

================================================================
== Vivado HLS Report for 'example'
================================================================
* Date:           Sun Dec 29 14:45:33 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_rtl_as_blackbox
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 15.000 ns | 15.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+
        |                      |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |       Instance       |   Module  |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_rtl_model_fu_103  |rtl_model  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        +----------------------+-----------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       54|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      1|        0|        0|    0|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       27|    -|
|Register             |        -|      -|       44|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|       44|       81|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+---+----+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------+-----------+---------+-------+---+----+-----+
    |grp_rtl_model_fu_103  |rtl_model  |        0|      1|  0|   0|    0|
    +----------------------+-----------+---------+-------+---+----+-----+
    |Total                 |           |        0|      1|  0|   0|    0|
    +----------------------+-----------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln68_1_fu_145_p2  |     +    |      0|  0|  10|          10|          10|
    |add_ln68_fu_139_p2    |     +    |      0|  0|  22|          10|          10|
    |sigma_V               |     +    |      0|  0|  22|          10|          10|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  54|          30|          30|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   4|   0|    4|          0|
    |tmp1_V_fu_32  |  10|   0|   10|          0|
    |tmp2_V_fu_36  |  10|   0|   10|          0|
    |tmp3_V_fu_40  |  10|   0|   10|          0|
    |tmp4_V_fu_44  |  10|   0|   10|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  44|   0|   44|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    example   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    example   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    example   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    example   | return value |
|a1_V            |  in |   10|   ap_none  |     a1_V     |    scalar    |
|a2_V            |  in |   10|   ap_none  |     a2_V     |    scalar    |
|a3_V            |  in |   10|   ap_none  |     a3_V     |    scalar    |
|a4_V            |  in |   10|   ap_none  |     a4_V     |    scalar    |
|b1_V            |  in |   10|   ap_none  |     b1_V     |    scalar    |
|b2_V            |  in |   10|   ap_none  |     b2_V     |    scalar    |
|b3_V            |  in |   10|   ap_none  |     b3_V     |    scalar    |
|b4_V            |  in |   10|   ap_none  |     b4_V     |    scalar    |
|sigma_V         | out |   10|   ap_vld   |    sigma_V   |    pointer   |
|sigma_V_ap_vld  | out |    1|   ap_vld   |    sigma_V   |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

