Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 21 08:17:55 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3966 |       |     23040 | 17.21 |
|   SLR1 -> SLR2                   |  2093 |       |           |  9.08 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1873 |       |           |  8.13 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   407 |     0 |           |       |
| SLR1 <-> SLR0                    |  9710 |       |     23040 | 42.14 |
|   SLR0 -> SLR1                   |  3338 |       |           | 14.49 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   369 |    55 |           |       |
|   SLR1 -> SLR0                   |  6372 |       |           | 27.66 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 13676 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1716 |  157 |
| SLR1      | 1956 |    0 | 6215 |
| SLR0      |  137 | 3201 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  40874 |  27314 |  7792 |  74.37 |  50.58 |  14.43 |
|   CLBL                     |  21231 |  14352 |  4035 |  72.51 |  49.02 |  13.78 |
|   CLBM                     |  19643 |  12962 |  3757 |  76.49 |  52.44 |  15.20 |
| CLB LUTs                   | 177046 | 132740 | 35220 |  40.27 |  30.73 |   8.15 |
|   LUT as Logic             | 154940 | 125122 | 32245 |  35.24 |  28.96 |   7.46 |
|     using O5 output only   |   1699 |    464 |  1012 |   0.39 |   0.11 |   0.23 |
|     using O6 output only   | 128491 | 106617 | 19432 |  29.22 |  24.68 |   4.50 |
|     using O5 and O6        |  24750 |  18041 | 11801 |   5.63 |   4.18 |   2.73 |
|   LUT as Memory            |  22106 |   7618 |  2975 |  10.76 |   3.85 |   1.50 |
|     LUT as Distributed RAM |  14750 |   3837 |  1660 |   7.18 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  14670 |   3622 |  1576 |   7.14 |   1.83 |   0.80 |
|     LUT as Shift Register  |   7356 |   3781 |  1315 |   3.58 |   1.91 |   0.66 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   2902 |   1389 |  1185 |   1.41 |   0.70 |   0.60 |
|       using O5 and O6      |   4454 |   2392 |   130 |   2.17 |   1.21 |   0.07 |
| CLB Registers              | 206125 | 122986 | 60364 |  23.44 |  14.23 |   6.99 |
| CARRY8                     |   2039 |   1471 |   313 |   3.71 |   2.72 |   0.58 |
| F7 Muxes                   |    977 |   1025 |  1054 |   0.44 |   0.47 |   0.49 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    169 |  173.5 |    94 |  25.15 |  25.82 |  13.99 |
|   RAMB36/FIFO              |    166 |    172 |    92 |  24.70 |  25.60 |  13.69 |
|     RAMB36E2 only          |    166 |    172 |    92 |  24.70 |  25.60 |  13.69 |
|   RAMB18                   |      6 |      3 |     4 |   0.45 |   0.22 |   0.30 |
|     RAMB18E2 only          |      6 |      3 |     4 |   0.45 |   0.22 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    522 |    348 |     4 |  18.13 |  11.33 |   0.13 |
| Unique Control Sets        |   4280 |   2420 |  2717 |   3.89 |   2.24 |   2.52 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


