// Seed: 2266722790
`timescale 1ps / 1ps
module module_0 (
    input reg id_0,
    output reg id_1,
    output id_2,
    output logic id_3,
    input logic id_4
);
  assign id_2[1] = "";
  logic id_5;
  assign id_5 = 1;
  initial begin
    id_1 <= id_0;
  end
  reg id_6 = id_0, id_7;
endmodule
