#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Feb 16 00:21:20 2021
# Process ID: 4572
# Current directory: F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1
# Command line: vivado.exe -log CNN_imp_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source CNN_imp_wrapper.tcl -notrace
# Log file: F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1/CNN_imp_wrapper.vdi
# Journal file: F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source CNN_imp_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/CNNIOT/deeplib/deeplib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top CNN_imp_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint 'f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0.dcp' for cell 'CNN_imp_i/CNN_DMA'
INFO: [Project 1-454] Reading design checkpoint 'f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_smc_0/CNN_imp_axi_smc_0.dcp' for cell 'CNN_imp_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_mlp_0_2/CNN_imp_mlp_0_2.dcp' for cell 'CNN_imp_i/mlp_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0.dcp' for cell 'CNN_imp_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_zynq_ultra_ps_e_0_3/CNN_imp_zynq_ultra_ps_e_0_3.dcp' for cell 'CNN_imp_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_auto_pc_0/CNN_imp_auto_pc_0.dcp' for cell 'CNN_imp_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.871 . Memory (MB): peak = 1284.652 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 491 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0.xdc] for cell 'CNN_imp_i/CNN_DMA/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0.xdc] for cell 'CNN_imp_i/CNN_DMA/U0'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_1/bd_750b_psr_aclk_0_board.xdc] for cell 'CNN_imp_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_1/bd_750b_psr_aclk_0_board.xdc] for cell 'CNN_imp_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_1/bd_750b_psr_aclk_0.xdc] for cell 'CNN_imp_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_smc_0/bd_0/ip/ip_1/bd_750b_psr_aclk_0.xdc] for cell 'CNN_imp_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0_board.xdc] for cell 'CNN_imp_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0_board.xdc] for cell 'CNN_imp_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0.xdc] for cell 'CNN_imp_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_rst_ps7_0_100M_0/CNN_imp_rst_ps7_0_100M_0.xdc] for cell 'CNN_imp_i/rst_ps7_0_100M/U0'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_zynq_ultra_ps_e_0_3/CNN_imp_zynq_ultra_ps_e_0_3.xdc] for cell 'CNN_imp_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_zynq_ultra_ps_e_0_3/CNN_imp_zynq_ultra_ps_e_0_3.xdc] for cell 'CNN_imp_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0_clocks.xdc] for cell 'CNN_imp_i/CNN_DMA/U0'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_axi_dma_0_0/CNN_imp_axi_dma_0_0_clocks.xdc] for cell 'CNN_imp_i/CNN_DMA/U0'
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1491.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 295 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 193 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 78 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

18 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1491.801 ; gain = 476.957
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1524.703 ; gain = 32.902

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ff135340

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1873.215 ; gain = 348.512

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 43 inverter(s) to 1078 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17469f6bf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2114.605 ; gain = 0.082
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 416 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15369165e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2114.605 ; gain = 0.082
INFO: [Opt 31-389] Phase Constant propagation created 31 cells and removed 99 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: d7b69cdf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2114.605 ; gain = 0.082
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2002 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: d7b69cdf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2114.605 ; gain = 0.082
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: d7b69cdf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2114.605 ; gain = 0.082
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d7b69cdf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2114.605 ; gain = 0.082
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |             416  |                                             15  |
|  Constant propagation         |              31  |              99  |                                             20  |
|  Sweep                        |               0  |            2002  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2114.605 ; gain = 0.000
Ending Logic Optimization Task | Checksum: d8bb9817

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2114.605 ; gain = 0.082

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 126 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 113 newly gated: 1 Total Ports: 252
Ending PowerOpt Patch Enables Task | Checksum: ffd6f3ef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.884 . Memory (MB): peak = 3100.344 ; gain = 0.000
Ending Power Optimization Task | Checksum: ffd6f3ef

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 3100.344 ; gain = 985.738

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ffd6f3ef

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3100.344 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.087 . Memory (MB): peak = 3100.344 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 6d070fd2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.088 . Memory (MB): peak = 3100.344 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 3100.344 ; gain = 1608.543
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1/CNN_imp_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3100.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file CNN_imp_wrapper_drc_opted.rpt -pb CNN_imp_wrapper_drc_opted.pb -rpx CNN_imp_wrapper_drc_opted.rpx
Command: report_drc -file CNN_imp_wrapper_drc_opted.rpt -pb CNN_imp_wrapper_drc_opted.pb -rpx CNN_imp_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1/CNN_imp_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:52 ; elapsed = 00:00:39 . Memory (MB): peak = 3678.500 ; gain = 578.156
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5317b070

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3678.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 936643c6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 153601e54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 153601e54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 153601e54

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 9e3fb3e1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 9d6b3e78

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 11d0c8c4b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 11d0c8c4b

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 14bffe4c6

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 136b00621

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 136b00621

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 136b00621

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 18de6e121

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18de6e121

Time (s): cpu = 00:00:38 ; elapsed = 00:00:26 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 513 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 204 nets or cells. Created 0 new cell, deleted 204 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 11 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 10 nets.  Re-placed 55 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 10 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 55 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Physopt 32-1132] Very high fanout net 'CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1216 to 77. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 77.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3678.500 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            204  |                   204  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    10  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            204  |                   214  |           0  |           4  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 23ea838ef

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 20295beed

Time (s): cpu = 00:01:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 2 Global Placement | Checksum: 20295beed

Time (s): cpu = 00:01:09 ; elapsed = 00:00:48 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dca00550

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1930ef0eb

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1365273c6

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 12e93ee33

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1292a124b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:54 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 12a4c8014

Time (s): cpu = 00:01:21 ; elapsed = 00:00:56 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 15611566e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1fc5b68ce

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fc5b68ce

Time (s): cpu = 00:01:22 ; elapsed = 00:00:58 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 191f2fbea

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.552 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: ce597381

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Place 46-32] Processed net CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[4].inst_rd_addrb/rd_addrb_incr, BUFG insertion was skipped because the netlist could not be updated.
INFO: [Place 46-35] Processed net CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i, inserted BUFG to drive 1027 loads.
INFO: [Place 46-35] Processed net CNN_imp_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[2080]_i_2_n_0, inserted BUFG to drive 1026 loads.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 2, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 1.
Ending Physical Synthesis Task | Checksum: 18b79229a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1711f5687

Time (s): cpu = 00:01:51 ; elapsed = 00:01:20 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.552. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:51 ; elapsed = 00:01:20 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1309f700f

Time (s): cpu = 00:01:51 ; elapsed = 00:01:21 . Memory (MB): peak = 3678.500 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21c77c960

Time (s): cpu = 00:01:53 ; elapsed = 00:01:22 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21c77c960

Time (s): cpu = 00:01:53 ; elapsed = 00:01:23 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 21c77c960

Time (s): cpu = 00:01:54 ; elapsed = 00:01:23 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3678.500 ; gain = 0.000

Time (s): cpu = 00:01:54 ; elapsed = 00:01:23 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2467c941a

Time (s): cpu = 00:01:54 ; elapsed = 00:01:23 . Memory (MB): peak = 3678.500 ; gain = 0.000
Ending Placer Task | Checksum: 1d38be2a8

Time (s): cpu = 00:01:54 ; elapsed = 00:01:23 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:01:26 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1/CNN_imp_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file CNN_imp_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CNN_imp_wrapper_utilization_placed.rpt -pb CNN_imp_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CNN_imp_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3678.500 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 50c99da2 ConstDB: 0 ShapeSum: 96e9ebb5 RouteDB: ebd85951

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.734 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 1 Build RT Design | Checksum: d6c392c9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3678.500 ; gain = 0.000
Post Restoration Checksum: NetGraph: c8614036 NumContArr: 27c040f5 Constraints: 50833dc2 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 140a4beed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 140a4beed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 140a4beed

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: cccd0db5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 25f0bee61

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.934  | TNS=0.000  | WHS=-0.069 | THS=-2.053 |

Phase 2 Router Initialization | Checksum: 24bba8b01

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 3678.500 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000397321 %
  Global Horizontal Routing Utilization  = 0.000164171 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16925
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15432
  Number of Partially Routed Nets     = 1493
  Number of Node Overlaps             = 8


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24bba8b01

Time (s): cpu = 00:00:42 ; elapsed = 00:00:27 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 14d9fbcb6

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1683
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.366  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 235f8c11c

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ea1fc25e

Time (s): cpu = 00:01:18 ; elapsed = 00:00:50 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1ea1fc25e

Time (s): cpu = 00:01:19 ; elapsed = 00:00:50 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 19451bf01

Time (s): cpu = 00:01:19 ; elapsed = 00:00:50 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19451bf01

Time (s): cpu = 00:01:19 ; elapsed = 00:00:50 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 19451bf01

Time (s): cpu = 00:01:19 ; elapsed = 00:00:50 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 164eafe68

Time (s): cpu = 00:01:26 ; elapsed = 00:00:55 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.366  | TNS=0.000  | WHS=0.011  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 164eafe68

Time (s): cpu = 00:01:26 ; elapsed = 00:00:55 . Memory (MB): peak = 3678.500 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 164eafe68

Time (s): cpu = 00:01:26 ; elapsed = 00:00:55 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.04572 %
  Global Horizontal Routing Utilization  = 4.40677 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15f5f331c

Time (s): cpu = 00:01:26 ; elapsed = 00:00:55 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15f5f331c

Time (s): cpu = 00:01:27 ; elapsed = 00:00:55 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15f5f331c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:57 . Memory (MB): peak = 3678.500 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.366  | TNS=0.000  | WHS=0.011  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15f5f331c

Time (s): cpu = 00:01:28 ; elapsed = 00:00:57 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:00:57 . Memory (MB): peak = 3678.500 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:08 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1/CNN_imp_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file CNN_imp_wrapper_drc_routed.rpt -pb CNN_imp_wrapper_drc_routed.pb -rpx CNN_imp_wrapper_drc_routed.rpx
Command: report_drc -file CNN_imp_wrapper_drc_routed.rpt -pb CNN_imp_wrapper_drc_routed.pb -rpx CNN_imp_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1/CNN_imp_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file CNN_imp_wrapper_methodology_drc_routed.rpt -pb CNN_imp_wrapper_methodology_drc_routed.pb -rpx CNN_imp_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file CNN_imp_wrapper_methodology_drc_routed.rpt -pb CNN_imp_wrapper_methodology_drc_routed.pb -rpx CNN_imp_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1/CNN_imp_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file CNN_imp_wrapper_power_routed.rpt -pb CNN_imp_wrapper_power_summary_routed.pb -rpx CNN_imp_wrapper_power_routed.rpx
Command: report_power -file CNN_imp_wrapper_power_routed.rpt -pb CNN_imp_wrapper_power_summary_routed.pb -rpx CNN_imp_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
116 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 3678.500 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file CNN_imp_wrapper_route_status.rpt -pb CNN_imp_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CNN_imp_wrapper_timing_summary_routed.rpt -pb CNN_imp_wrapper_timing_summary_routed.pb -rpx CNN_imp_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CNN_imp_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file CNN_imp_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CNN_imp_wrapper_bus_skew_routed.rpt -pb CNN_imp_wrapper_bus_skew_routed.pb -rpx CNN_imp_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block CNN_imp_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CNN_imp_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[5].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[4].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[4].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CNN_imp_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <CNN_imp_i/CNN_DMA>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <CNN_imp_i/CNN_DMA>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force CNN_imp_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg input CNN_imp_i/mlp_0/inst/mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_16) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (CNN_imp_i/CNN_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 189 Warnings, 18 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./CNN_imp_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Feb 16 00:27:44 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3693.008 ; gain = 14.508
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 00:27:44 2021...
