LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity ex_1 is
	port (
		entrada: in std_logic_vector(2 downto 0);
		saida: out std_logic_vector(1 downto 0);
	)
end ex_1;

architecture esquema of ex_1 is 
	begin
		if (entrada(0) = '0001') then
			saida(0) <= 1;
		end if;
end architecture esquema;