$date
	Sun Sep 18 10:01:21 2016
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbench_simple $end
$var wire 1 ! out2 $end
$var wire 1 " out1 $end
$var reg 1 # in $end
$var reg 1 $ s $end
$scope module mymux $end
$var wire 1 # in $end
$var wire 1 $ s $end
$var reg 1 " out1 $end
$var reg 1 ! out2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#100
1$
#200
1"
0$
1#
#300
0"
1!
1$
#400
0!
0$
0#
