--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml framework.twx framework.ncd -o framework.twr framework.pcf

Design file:              framework.ncd
Physical constraint file: framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15295 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.142ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_54/XLXI_5/buffer_39 (SLICE_X54Y57.B4), 261 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.388ns (Levels of Logic = 7)
  Clock Path Skew:      -0.148ns (0.988 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO14 Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y56.B6      net (fanout=1)        0.435   XLXN_106<14>
    SLICE_X59Y56.B       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_2/O3<2>
                                                       XLXI_61/Mmux_Cpu_data4bus61
    SLICE_X59Y56.C6      net (fanout=1)        0.098   Data_in<14>
    SLICE_X59Y56.C       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_2/O3<2>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_4/XLXI_15
    SLICE_X57Y57.B6      net (fanout=1)        0.300   XLXI_48/MUX1_DispData/XLXI_2/O3<2>
    SLICE_X57Y57.B       Tilo                  0.043   XLXI_54/XLXN_15<34>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_25
    SLICE_X57Y56.D5      net (fanout=14)       0.315   Disp_num<14>
    SLICE_X57Y56.D       Tilo                  0.043   XLXI_54/SM1/HTS4/MSEG/XLXN_15
                                                       XLXI_54/SM1/HTS4/MSEG/XLXI_20
    SLICE_X56Y57.B4      net (fanout=1)        0.411   XLXI_54/SM1/HTS4/MSEG/XLXN_15
    SLICE_X56Y57.B       Tilo                  0.043   XLXI_54/XLXN_15<37>
                                                       XLXI_54/SM1/HTS4/MSEG/XLXI_77
    SLICE_X54Y57.D3      net (fanout=1)        0.450   XLXI_54/XLXN_15<39>
    SLICE_X54Y57.DMUX    Tilo                  0.142   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_4/Mmux_o331
    SLICE_X54Y57.B4      net (fanout=1)        0.244   XLXI_54/XLXN_18<39>
    SLICE_X54Y57.CLK     Tas                  -0.022   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_5/buffer_39_rstpot
                                                       XLXI_54/XLXI_5/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.388ns (2.135ns logic, 2.253ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.347ns (Levels of Logic = 7)
  Clock Path Skew:      -0.148ns (0.988 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO12 Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y56.A6      net (fanout=1)        0.447   XLXN_106<12>
    SLICE_X58Y56.A       Tilo                  0.043   Disp_num<13>
                                                       XLXI_61/Mmux_Cpu_data4bus41
    SLICE_X58Y56.B5      net (fanout=1)        0.161   Data_in<12>
    SLICE_X58Y56.B       Tilo                  0.043   Disp_num<13>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_4/XLXI_5
    SLICE_X56Y56.D6      net (fanout=1)        0.189   XLXI_48/MUX1_DispData/XLXI_2/O3<0>
    SLICE_X56Y56.D       Tilo                  0.043   Disp_num<12>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_19
    SLICE_X57Y56.D3      net (fanout=14)       0.310   Disp_num<12>
    SLICE_X57Y56.D       Tilo                  0.043   XLXI_54/SM1/HTS4/MSEG/XLXN_15
                                                       XLXI_54/SM1/HTS4/MSEG/XLXI_20
    SLICE_X56Y57.B4      net (fanout=1)        0.411   XLXI_54/SM1/HTS4/MSEG/XLXN_15
    SLICE_X56Y57.B       Tilo                  0.043   XLXI_54/XLXN_15<37>
                                                       XLXI_54/SM1/HTS4/MSEG/XLXI_77
    SLICE_X54Y57.D3      net (fanout=1)        0.450   XLXI_54/XLXN_15<39>
    SLICE_X54Y57.DMUX    Tilo                  0.142   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_4/Mmux_o331
    SLICE_X54Y57.B4      net (fanout=1)        0.244   XLXI_54/XLXN_18<39>
    SLICE_X54Y57.CLK     Tas                  -0.022   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_5/buffer_39_rstpot
                                                       XLXI_54/XLXI_5/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (2.135ns logic, 2.212ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_39 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.342ns (Levels of Logic = 7)
  Clock Path Skew:      -0.148ns (0.988 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO15 Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y54.B6      net (fanout=1)        0.403   XLXN_106<15>
    SLICE_X59Y54.B       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_2/O3<3>
                                                       XLXI_61/Mmux_Cpu_data4bus71
    SLICE_X59Y54.C6      net (fanout=1)        0.098   Data_in<15>
    SLICE_X59Y54.C       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_2/O3<3>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_4/XLXI_35
    SLICE_X59Y57.B6      net (fanout=1)        0.277   XLXI_48/MUX1_DispData/XLXI_2/O3<3>
    SLICE_X59Y57.B       Tilo                  0.043   Disp_num<15>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_28
    SLICE_X58Y57.B2      net (fanout=14)       0.385   Disp_num<15>
    SLICE_X58Y57.B       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_2/O1<2>
                                                       XLXI_54/SM1/HTS4/MSEG/XLXI_19
    SLICE_X56Y57.B3      net (fanout=2)        0.350   XLXI_54/SM1/HTS4/MSEG/XLXN_14
    SLICE_X56Y57.B       Tilo                  0.043   XLXI_54/XLXN_15<37>
                                                       XLXI_54/SM1/HTS4/MSEG/XLXI_77
    SLICE_X54Y57.D3      net (fanout=1)        0.450   XLXI_54/XLXN_15<39>
    SLICE_X54Y57.DMUX    Tilo                  0.142   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_4/Mmux_o331
    SLICE_X54Y57.B4      net (fanout=1)        0.244   XLXI_54/XLXN_18<39>
    SLICE_X54Y57.CLK     Tas                  -0.022   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_5/buffer_39_rstpot
                                                       XLXI_54/XLXI_5/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (2.135ns logic, 2.207ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_54/XLXI_5/buffer_47 (SLICE_X51Y56.A6), 285 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 7)
  Clock Path Skew:      -0.146ns (0.990 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO9  Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y58.A6      net (fanout=1)        0.594   XLXN_106<9>
    SLICE_X59Y58.A       Tilo                  0.043   XLXI_54/XLXN_15<35>
                                                       XLXI_61/Mmux_Cpu_data4bus321
    SLICE_X59Y58.B5      net (fanout=1)        0.149   Data_in<9>
    SLICE_X59Y58.B       Tilo                  0.043   XLXI_54/XLXN_15<35>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_2/XLXI_10
    SLICE_X56Y58.B6      net (fanout=1)        0.185   XLXI_48/MUX1_DispData/XLXI_2/O1<1>
    SLICE_X56Y58.B       Tilo                  0.043   XLXI_54/SM1/HTS5/MSEG/XLXN_14
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_10
    SLICE_X56Y58.D4      net (fanout=13)       0.479   Disp_num<9>
    SLICE_X56Y58.D       Tilo                  0.043   XLXI_54/SM1/HTS5/MSEG/XLXN_14
                                                       XLXI_54/SM1/HTS5/MSEG/XLXI_19
    SLICE_X57Y56.C3      net (fanout=2)        0.364   XLXI_54/SM1/HTS5/MSEG/XLXN_14
    SLICE_X57Y56.C       Tilo                  0.043   XLXI_54/SM1/HTS4/MSEG/XLXN_15
                                                       XLXI_54/SM1/HTS5/MSEG/XLXI_77
    SLICE_X51Y56.C4      net (fanout=1)        0.419   XLXI_54/XLXN_15<47>
    SLICE_X51Y56.C       Tilo                  0.043   XLXI_54/XLXI_5/buffer<15>
                                                       XLXI_54/XLXI_4/Mmux_o421
    SLICE_X51Y56.A6      net (fanout=1)        0.101   XLXI_54/XLXN_18<47>
    SLICE_X51Y56.CLK     Tas                   0.009   XLXI_54/XLXI_5/buffer<15>
                                                       XLXI_54/XLXI_5/buffer_47_rstpot
                                                       XLXI_54/XLXI_5/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (2.067ns logic, 2.291ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.321ns (Levels of Logic = 7)
  Clock Path Skew:      -0.146ns (0.990 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO9  Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y58.A6      net (fanout=1)        0.594   XLXN_106<9>
    SLICE_X59Y58.A       Tilo                  0.043   XLXI_54/XLXN_15<35>
                                                       XLXI_61/Mmux_Cpu_data4bus321
    SLICE_X59Y58.B5      net (fanout=1)        0.149   Data_in<9>
    SLICE_X59Y58.B       Tilo                  0.043   XLXI_54/XLXN_15<35>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_2/XLXI_10
    SLICE_X56Y58.B6      net (fanout=1)        0.185   XLXI_48/MUX1_DispData/XLXI_2/O1<1>
    SLICE_X56Y58.B       Tilo                  0.043   XLXI_54/SM1/HTS5/MSEG/XLXN_14
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_10
    SLICE_X56Y58.C4      net (fanout=13)       0.481   Disp_num<9>
    SLICE_X56Y58.C       Tilo                  0.043   XLXI_54/SM1/HTS5/MSEG/XLXN_14
                                                       XLXI_54/SM1/HTS5/MSEG/XLXI_20
    SLICE_X57Y56.C4      net (fanout=1)        0.325   XLXI_54/SM1/HTS5/MSEG/XLXN_15
    SLICE_X57Y56.C       Tilo                  0.043   XLXI_54/SM1/HTS4/MSEG/XLXN_15
                                                       XLXI_54/SM1/HTS5/MSEG/XLXI_77
    SLICE_X51Y56.C4      net (fanout=1)        0.419   XLXI_54/XLXN_15<47>
    SLICE_X51Y56.C       Tilo                  0.043   XLXI_54/XLXI_5/buffer<15>
                                                       XLXI_54/XLXI_4/Mmux_o421
    SLICE_X51Y56.A6      net (fanout=1)        0.101   XLXI_54/XLXN_18<47>
    SLICE_X51Y56.CLK     Tas                   0.009   XLXI_54/XLXI_5/buffer<15>
                                                       XLXI_54/XLXI_5/buffer_47_rstpot
                                                       XLXI_54/XLXI_5/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.321ns (2.067ns logic, 2.254ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_47 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.308ns (Levels of Logic = 7)
  Clock Path Skew:      -0.146ns (0.990 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO9  Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y58.A6      net (fanout=1)        0.594   XLXN_106<9>
    SLICE_X59Y58.A       Tilo                  0.043   XLXI_54/XLXN_15<35>
                                                       XLXI_61/Mmux_Cpu_data4bus321
    SLICE_X59Y58.B5      net (fanout=1)        0.149   Data_in<9>
    SLICE_X59Y58.B       Tilo                  0.043   XLXI_54/XLXN_15<35>
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_2/XLXI_10
    SLICE_X56Y58.B6      net (fanout=1)        0.185   XLXI_48/MUX1_DispData/XLXI_2/O1<1>
    SLICE_X56Y58.B       Tilo                  0.043   XLXI_54/SM1/HTS5/MSEG/XLXN_14
                                                       XLXI_48/MUX1_DispData/XLXI_2/XLXI_10
    SLICE_X57Y59.A3      net (fanout=13)       0.386   Disp_num<9>
    SLICE_X57Y59.A       Tilo                  0.043   XLXI_55/M2/XLXI_15/XLXI_3/XLXN_62
                                                       XLXI_54/SM1/HTS5/MSEG/XLXI_21
    SLICE_X57Y56.C5      net (fanout=2)        0.407   XLXI_54/SM1/HTS5/MSEG/XLXN_56
    SLICE_X57Y56.C       Tilo                  0.043   XLXI_54/SM1/HTS4/MSEG/XLXN_15
                                                       XLXI_54/SM1/HTS5/MSEG/XLXI_77
    SLICE_X51Y56.C4      net (fanout=1)        0.419   XLXI_54/XLXN_15<47>
    SLICE_X51Y56.C       Tilo                  0.043   XLXI_54/XLXI_5/buffer<15>
                                                       XLXI_54/XLXI_4/Mmux_o421
    SLICE_X51Y56.A6      net (fanout=1)        0.101   XLXI_54/XLXN_18<47>
    SLICE_X51Y56.CLK     Tas                   0.009   XLXI_54/XLXI_5/buffer<15>
                                                       XLXI_54/XLXI_5/buffer_47_rstpot
                                                       XLXI_54/XLXI_5/buffer_47
    -------------------------------------------------  ---------------------------
    Total                                      4.308ns (2.067ns logic, 2.241ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_54/XLXI_5/buffer_7 (SLICE_X54Y57.C5), 245 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.336ns (Levels of Logic = 7)
  Clock Path Skew:      -0.148ns (0.988 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO29 Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y54.A6      net (fanout=1)        0.314   XLXN_106<29>
    SLICE_X60Y54.A       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_2/O1<3>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXI_8
    SLICE_X60Y54.B5      net (fanout=1)        0.159   XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXN_8
    SLICE_X60Y54.B       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_2/O1<3>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXI_10
    SLICE_X55Y58.D6      net (fanout=1)        0.405   XLXI_48/MUX1_DispData/XLXI_4/O3<1>
    SLICE_X55Y58.D       Tilo                  0.043   Disp_num<29>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_22
    SLICE_X54Y59.A1      net (fanout=14)       0.631   Disp_num<29>
    SLICE_X54Y59.A       Tilo                  0.043   XLXI_54/XLXN_15<7>
                                                       XLXI_54/SM1/HTS0/MSEG/XLXI_21
    SLICE_X54Y59.D3      net (fanout=2)        0.371   XLXI_54/SM1/HTS0/MSEG/XLXN_56
    SLICE_X54Y59.D       Tilo                  0.043   XLXI_54/XLXN_15<7>
                                                       XLXI_54/SM1/HTS0/MSEG/XLXI_77
    SLICE_X54Y57.D5      net (fanout=1)        0.257   XLXI_54/XLXN_15<7>
    SLICE_X54Y57.D       Tilo                  0.043   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_4/Mmux_o621
    SLICE_X54Y57.C5      net (fanout=1)        0.164   XLXI_54/XLXN_18<7>
    SLICE_X54Y57.CLK     Tas                  -0.023   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_5/buffer_7_rstpot
                                                       XLXI_54/XLXI_5/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.336ns (2.035ns logic, 2.301ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.298ns (Levels of Logic = 7)
  Clock Path Skew:      -0.148ns (0.988 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO28 Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y53.C6      net (fanout=1)        0.408   XLXN_106<28>
    SLICE_X60Y53.C       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_4/O3<0>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXI_3
    SLICE_X60Y53.D4      net (fanout=1)        0.236   XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXN_4
    SLICE_X60Y53.D       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_4/O3<0>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXI_5
    SLICE_X53Y58.D6      net (fanout=1)        0.489   XLXI_48/MUX1_DispData/XLXI_4/O3<0>
    SLICE_X53Y58.D       Tilo                  0.043   Disp_num<28>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_19
    SLICE_X54Y59.A6      net (fanout=14)       0.338   Disp_num<28>
    SLICE_X54Y59.A       Tilo                  0.043   XLXI_54/XLXN_15<7>
                                                       XLXI_54/SM1/HTS0/MSEG/XLXI_21
    SLICE_X54Y59.D3      net (fanout=2)        0.371   XLXI_54/SM1/HTS0/MSEG/XLXN_56
    SLICE_X54Y59.D       Tilo                  0.043   XLXI_54/XLXN_15<7>
                                                       XLXI_54/SM1/HTS0/MSEG/XLXI_77
    SLICE_X54Y57.D5      net (fanout=1)        0.257   XLXI_54/XLXN_15<7>
    SLICE_X54Y57.D       Tilo                  0.043   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_4/Mmux_o621
    SLICE_X54Y57.C5      net (fanout=1)        0.164   XLXI_54/XLXN_18<7>
    SLICE_X54Y57.CLK     Tas                  -0.023   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_5/buffer_7_rstpot
                                                       XLXI_54/XLXI_5/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (2.035ns logic, 2.263ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          XLXI_54/XLXI_5/buffer_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.297ns (Levels of Logic = 7)
  Clock Path Skew:      -0.148ns (0.988 - 1.136)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to XLXI_54/XLXI_5/buffer_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO28 Trcko_DOA             1.800   XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y53.C6      net (fanout=1)        0.408   XLXN_106<28>
    SLICE_X60Y53.C       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_4/O3<0>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXI_3
    SLICE_X60Y53.D4      net (fanout=1)        0.236   XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXN_4
    SLICE_X60Y53.D       Tilo                  0.043   XLXI_48/MUX1_DispData/XLXI_4/O3<0>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_4/XLXI_5
    SLICE_X53Y58.D6      net (fanout=1)        0.489   XLXI_48/MUX1_DispData/XLXI_4/O3<0>
    SLICE_X53Y58.D       Tilo                  0.043   Disp_num<28>
                                                       XLXI_48/MUX1_DispData/XLXI_4/XLXI_19
    SLICE_X52Y58.D3      net (fanout=14)       0.312   Disp_num<28>
    SLICE_X52Y58.D       Tilo                  0.043   XLXI_54/SM1/HTS0/MSEG/XLXN_15
                                                       XLXI_54/SM1/HTS0/MSEG/XLXI_20
    SLICE_X54Y59.D6      net (fanout=1)        0.396   XLXI_54/SM1/HTS0/MSEG/XLXN_15
    SLICE_X54Y59.D       Tilo                  0.043   XLXI_54/XLXN_15<7>
                                                       XLXI_54/SM1/HTS0/MSEG/XLXI_77
    SLICE_X54Y57.D5      net (fanout=1)        0.257   XLXI_54/XLXN_15<7>
    SLICE_X54Y57.D       Tilo                  0.043   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_4/Mmux_o621
    SLICE_X54Y57.C5      net (fanout=1)        0.164   XLXI_54/XLXN_18<7>
    SLICE_X54Y57.CLK     Tas                  -0.023   XLXI_54/XLXI_5/buffer<7>
                                                       XLXI_54/XLXI_5/buffer_7_rstpot
                                                       XLXI_54/XLXI_5/buffer_7
    -------------------------------------------------  ---------------------------
    Total                                      4.297ns (2.035ns logic, 2.262ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_54/XLXI_5/buffer_25 (SLICE_X55Y48.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.029ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_54/XLXI_5/buffer_26 (FF)
  Destination:          XLXI_54/XLXI_5/buffer_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.673 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_54/XLXI_5/buffer_26 to XLXI_54/XLXI_5/buffer_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y47.CQ      Tcko                  0.100   XLXI_54/XLXI_5/buffer<26>
                                                       XLXI_54/XLXI_5/buffer_26
    SLICE_X55Y48.B6      net (fanout=2)        0.152   XLXI_54/XLXI_5/buffer<26>
    SLICE_X55Y48.CLK     Tah         (-Th)     0.032   XLXI_54/XLXI_5/buffer<25>
                                                       XLXI_54/XLXI_5/buffer_25_rstpot
                                                       XLXI_54/XLXI_5/buffer_25
    -------------------------------------------------  ---------------------------
    Total                                      0.220ns (0.068ns logic, 0.152ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_54/XLXI_5/buffer_59 (SLICE_X55Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.030ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_54/XLXI_5/buffer_60 (FF)
  Destination:          XLXI_54/XLXI_5/buffer_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 1)
  Clock Path Skew:      0.191ns (0.672 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_54/XLXI_5/buffer_60 to XLXI_54/XLXI_5/buffer_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y45.CQ      Tcko                  0.100   XLXI_54/XLXI_5/buffer<60>
                                                       XLXI_54/XLXI_5/buffer_60
    SLICE_X55Y46.A6      net (fanout=2)        0.153   XLXI_54/XLXI_5/buffer<60>
    SLICE_X55Y46.CLK     Tah         (-Th)     0.032   XLXI_54/XLXI_5/buffer<59>
                                                       XLXI_54/XLXI_5/buffer_59_rstpot
                                                       XLXI_54/XLXI_5/buffer_59
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.068ns logic, 0.153ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_54/XLXI_5/buffer_52 (SLICE_X56Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_54/XLXI_5/buffer_53 (FF)
  Destination:          XLXI_54/XLXI_5/buffer_52 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.192ns (0.673 - 0.481)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_54/XLXI_5/buffer_53 to XLXI_54/XLXI_5/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.BQ      Tcko                  0.100   XLXI_54/XLXI_5/buffer<21>
                                                       XLXI_54/XLXI_5/buffer_53
    SLICE_X56Y51.A6      net (fanout=2)        0.160   XLXI_54/XLXI_5/buffer<53>
    SLICE_X56Y51.CLK     Tah         (-Th)     0.032   XLXI_54/XLXI_5/buffer<52>
                                                       XLXI_54/XLXI_5/buffer_52_rstpot
                                                       XLXI_54/XLXI_5/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.068ns logic, 0.160ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: XLXI_59/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.859|    4.571|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15295 paths, 0 nets, and 2558 connections

Design statistics:
   Minimum period:   9.142ns{1}   (Maximum frequency: 109.385MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr 17 16:16:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 778 MB



