# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do pc_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {pc_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:01 on Jun 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." pc_7_1200mv_100c_slow.vo 
# -- Compiling module pc
# -- Compiling module hard_block
# 
# Top level modules:
# 	pc
# End time: 17:51:01 on Jun 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/PC {C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/PC/pc_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:01 on Jun 24,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/PC" C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/PC/pc_TB.v 
# -- Compiling module pc_TB
# 
# Top level modules:
# 	pc_TB
# End time: 17:51:01 on Jun 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  pc_TB
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=""+acc"" pc_TB 
# Start time: 17:51:01 on Jun 24,2024
# Loading work.pc_TB
# Loading work.pc
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading altera_ver.dffeas
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from pc_7_1200mv_100c_v_slow.sdo
# ** Warning: (vsim-3015) C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/PC/pc_TB.v(8): [PCDPC] - Port size (16) does not match connection size (10) for port 'outputPc'. The port definition is at: pc_7_1200mv_100c_slow.vo(34).
#    Time: 0 ps  Iteration: 0  Instance: /pc_TB/DUT File: pc_7_1200mv_100c_slow.vo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from pc_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /pc_TB File: C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/PC/pc_TB.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/PC/pc_TB.v(31)
#    Time: 200 ns  Iteration: 0  Instance: /pc_TB
# Break in Module pc_TB at C:/Users/ghori/Documents/UNIFEI/digital/MIPS_CPU/PC/pc_TB.v line 31
# End time: 17:51:25 on Jun 24,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 1
