[12/20 14:24:44      0s] 
[12/20 14:24:44      0s] Cadence Innovus(TM) Implementation System.
[12/20 14:24:44      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/20 14:24:44      0s] 
[12/20 14:24:44      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[12/20 14:24:44      0s] Options:	
[12/20 14:24:44      0s] Date:		Fri Dec 20 14:24:44 2024
[12/20 14:24:44      0s] Host:		ece.nitdgp.ac.in (x86_64 w/Linux 4.18.0-477.27.1.el8_8.x86_64) (6cores*12cpus*12th Gen Intel(R) Core(TM) i5-12500 18432KB)
[12/20 14:24:44      0s] OS:		Red Hat Enterprise Linux release 8.8 (Ootpa)
[12/20 14:24:44      0s] 
[12/20 14:24:44      0s] License:
[12/20 14:24:45      0s] 		[14:24:45.275873] Configured Lic search path (21.01-s002): 5280@14.139.1.126

[12/20 14:24:47      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/20 14:24:47      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/20 14:25:00      7s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[12/20 14:25:01      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[12/20 14:25:01      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[12/20 14:25:01      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[12/20 14:25:01      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[12/20 14:25:01      8s] @(#)CDS: CPE v21.15-s076
[12/20 14:25:01      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[12/20 14:25:01      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[12/20 14:25:01      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/20 14:25:01      8s] @(#)CDS: RCDB 11.15.0
[12/20 14:25:01      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[12/20 14:25:01      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[12/20 14:25:01      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG.

[12/20 14:25:01      8s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[12/20 14:25:02      9s] 
[12/20 14:25:02      9s] **INFO:  MMMC transition support version v31-84 
[12/20 14:25:02      9s] 
[12/20 14:25:02      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/20 14:25:02      9s] <CMD> suppressMessage ENCEXT-2799
[12/20 14:25:02      9s] <CMD> getVersion
[12/20 14:25:03     10s] [INFO] Loading PVS 22.20 fill procedures
[12/20 14:25:03     10s] <CMD> win
[12/20 14:53:38     60s] <CMD> set init_gnd_net {VSS VSSO}
[12/20 14:53:38     60s] <CMD> set init_lef_file {../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef}
[12/20 14:53:38     60s] <CMD> set init_verilog unmodified_elevator2.v
[12/20 14:53:38     60s] <CMD> set init_mmmc_file viewDefinition.tcl
[12/20 14:53:38     60s] <CMD> set init_io_file padframe.io
[12/20 14:53:38     60s] <CMD> set init_pwr_net {VDD VDDO}
[12/20 14:53:38     60s] <CMD> init_design
[12/20 14:55:50     60s] #% Begin Load MMMC data ... (date=12/20 14:55:50, mem=1029.1M)
[12/20 14:55:50     60s] #% End Load MMMC data ... (date=12/20 14:55:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1029.7M, current mem=1029.7M)
[12/20 14:55:50     60s] 
[12/20 14:55:50     60s] Loading LEF file ../../../Downloads/scl_pdk/stdlib/fs120/tech_data/lef/tsl180l4.lef ...
[12/20 14:55:50     60s] 
[12/20 14:55:50     60s] Loading LEF file ../../../Downloads/scl_pdk/stdlib/fs120/lef/tsl18fs120_scl.lef ...
[12/20 14:55:50     60s] Set DBUPerIGU to M2 pitch 560.
[12/20 14:55:50     60s] 
[12/20 14:55:50     60s] Loading LEF file ../../../Downloads/scl_pdk/iolib/cio150/cds/lef/tsl18cio150_4lm.lef ...
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'apc3d01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b01u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b02u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03ed' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b03u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b04u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05d' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b05u' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b21eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3b25eu' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'pc3d00' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/20 14:55:50     60s] Type 'man IMPLF-200' for more detail.
[12/20 14:55:50     60s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[12/20 14:55:50     60s] To increase the message display limit, refer to the product command reference manual.
[12/20 14:55:50     60s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/20 14:55:50     60s] Loading view definition file from viewDefinition.tcl
[12/20 14:55:50     60s] Reading my_max_library_set timing library '/home/vlsi25/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib' ...
[12/20 14:55:50     60s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 104953)
[12/20 14:55:50     60s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 157476)
[12/20 14:55:51     61s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib, Line 288762)
[12/20 14:55:51     61s] Read 534 cells in library 'tsl18fs120_scl_ss' 
[12/20 14:55:51     61s] Reading my_max_library_set timing library '/home/vlsi25/Downloads/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_max.lib' ...
[12/20 14:55:51     61s] Read 93 cells in library 'tsl18cio150_max' 
[12/20 14:55:51     61s] Reading my_min_library_set timing library '/home/vlsi25/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib' ...
[12/20 14:55:51     61s] Both ff/latch and statetable are present in cell 'lanht4'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 104965)
[12/20 14:55:51     61s] Both ff/latch and statetable are present in cell 'lanht2'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 157496)
[12/20 14:55:51     61s] Both ff/latch and statetable are present in cell 'lanht1'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/liberty/lib_flow_ff/tsl18fs120_scl_ff.lib, Line 288805)
[12/20 14:55:51     61s] Read 534 cells in library 'tsl18fs120_scl_ff' 
[12/20 14:55:51     61s] Reading my_min_library_set timing library '/home/vlsi25/Downloads/scl_pdk/iolib/cio150/synopsys/2002.05/models/tsl18cio150_min.lib' ...
[12/20 14:55:51     61s] Read 93 cells in library 'tsl18cio150_min' 
[12/20 14:55:51     61s] Ending "PreSetAnalysisView" (total cpu=0:00:00.8, real=0:00:01.0, peak res=1133.0M, current mem=1055.2M)
[12/20 14:55:51     61s] *** End library_loading (cpu=0.01min, real=0.02min, mem=40.9M, fe_cpu=1.03min, fe_real=31.12min, fe_mem=1122.5M) ***
[12/20 14:55:51     61s] #% Begin Load netlist data ... (date=12/20 14:55:51, mem=1055.2M)
[12/20 14:55:51     61s] *** Begin netlist parsing (mem=1122.5M) ***
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d1' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'or04d2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'an02d1' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nd02da' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'dl03d2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'invtd7' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'slnht2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'aoim22d2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'mffnrb2' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'nr03d7' is defined in LEF but not in the timing library.
[12/20 14:55:51     61s] Type 'man IMPVL-159' for more detail.
[12/20 14:55:51     61s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/20 14:55:51     61s] To increase the message display limit, refer to the product command reference manual.
[12/20 14:55:51     61s] Pin 'VDD' of cell 'pvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'VDDC' of cell 'pvdc' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'VDDO' of cell 'pvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'VSS' of cell 'pv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'VSS' of cell 'pv0f' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'VSSC' of cell 'pv0c' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'VSSO' of cell 'pv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'AVDD' of cell 'apvdi' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'AVDDO' of cell 'apvda' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'AVSS' of cell 'apv0i' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Pin 'AVSSO' of cell 'apv0a' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[12/20 14:55:51     61s] Created 627 new cells from 4 timing libraries.
[12/20 14:55:51     61s] Reading netlist ...
[12/20 14:55:51     61s] Backslashed names will retain backslash and a trailing blank character.
[12/20 14:55:51     61s] Reading verilog netlist 'unmodified_elevator2.v'
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] *** Memory Usage v#1 (Current mem = 1122.543M, initial mem = 483.879M) ***
[12/20 14:55:51     61s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1122.5M) ***
[12/20 14:55:51     61s] #% End Load netlist data ... (date=12/20 14:55:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1074.0M, current mem=1074.0M)
[12/20 14:55:51     61s] Top level cell is elevator.
[12/20 14:55:51     61s] Hooked 1254 DB cells to tlib cells.
[12/20 14:55:51     61s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1084.4M, current mem=1084.4M)
[12/20 14:55:51     61s] Starting recursive module instantiation check.
[12/20 14:55:51     61s] No recursion found.
[12/20 14:55:51     61s] Building hierarchical netlist for Cell elevator ...
[12/20 14:55:51     61s] *** Netlist is unique.
[12/20 14:55:51     61s] Setting Std. cell height to 5600 DBU (smallest netlist inst).
[12/20 14:55:51     61s] ** info: there are 1285 modules.
[12/20 14:55:51     61s] ** info: there are 85 stdCell insts.
[12/20 14:55:51     61s] ** info: there are 21 Pad insts.
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] *** Memory Usage v#1 (Current mem = 1170.957M, initial mem = 483.879M) ***
[12/20 14:55:51     61s] Reading IO assignment file "padframe.io" ...
[12/20 14:55:51     61s] Adjusting Core to Left to: 0.3200. Core to Bottom to: 0.3200.
[12/20 14:55:51     61s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/20 14:55:51     61s] Type 'man IMPFP-3961' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/20 14:55:51     61s] Type 'man IMPFP-3961' for more detail.
[12/20 14:55:51     61s] Horizontal Layer M1 offset = 0 (derived)
[12/20 14:55:51     61s] Vertical Layer M2 offset = 280 (derived)
[12/20 14:55:51     61s] Start create_tracks
[12/20 14:55:51     61s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/20 14:55:51     61s] Extraction setup Started 
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] Trim Metal Layers:
[12/20 14:55:51     61s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/20 14:55:51     61s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/20 14:55:51     61s] Type 'man IMPEXT-2773' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/20 14:55:51     61s] Type 'man IMPEXT-2776' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/20 14:55:51     61s] Type 'man IMPEXT-2776' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 2.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/20 14:55:51     61s] Type 'man IMPEXT-2776' for more detail.
[12/20 14:55:51     61s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/20 14:55:51     61s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/20 14:55:51     61s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/20 14:55:51     61s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.04 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/20 14:55:51     61s] Summary of Active RC-Corners : 
[12/20 14:55:51     61s]  
[12/20 14:55:51     61s]  Analysis View: my_analysis_view_setup
[12/20 14:55:51     61s]     RC-Corner Name        : my_rc_corner_worst
[12/20 14:55:51     61s]     RC-Corner Index       : 0
[12/20 14:55:51     61s]     RC-Corner Temperature : 25 Celsius
[12/20 14:55:51     61s]     RC-Corner Cap Table   : ''
[12/20 14:55:51     61s]     RC-Corner PreRoute Res Factor         : 1
[12/20 14:55:51     61s]     RC-Corner PreRoute Cap Factor         : 1
[12/20 14:55:51     61s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/20 14:55:51     61s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/20 14:55:51     61s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/20 14:55:51     61s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/20 14:55:51     61s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/20 14:55:51     61s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/20 14:55:51     61s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/20 14:55:51     61s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/20 14:55:51     61s]  
[12/20 14:55:51     61s]  Analysis View: my_analysis_view_hold
[12/20 14:55:51     61s]     RC-Corner Name        : my_rc_corner_worst
[12/20 14:55:51     61s]     RC-Corner Index       : 0
[12/20 14:55:51     61s]     RC-Corner Temperature : 25 Celsius
[12/20 14:55:51     61s]     RC-Corner Cap Table   : ''
[12/20 14:55:51     61s]     RC-Corner PreRoute Res Factor         : 1
[12/20 14:55:51     61s]     RC-Corner PreRoute Cap Factor         : 1
[12/20 14:55:51     61s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/20 14:55:51     61s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/20 14:55:51     61s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/20 14:55:51     61s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/20 14:55:51     61s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/20 14:55:51     61s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/20 14:55:51     61s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/20 14:55:51     61s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] Trim Metal Layers:
[12/20 14:55:51     61s] LayerId::1 widthSet size::1
[12/20 14:55:51     61s] LayerId::2 widthSet size::1
[12/20 14:55:51     61s] LayerId::3 widthSet size::1
[12/20 14:55:51     61s] LayerId::4 widthSet size::1
[12/20 14:55:51     61s] Updating RC grid for preRoute extraction ...
[12/20 14:55:51     61s] eee: pegSigSF::1.070000
[12/20 14:55:51     61s] Initializing multi-corner resistance tables ...
[12/20 14:55:51     61s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/20 14:55:51     61s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/20 14:55:51     61s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/20 14:55:51     61s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/20 14:55:51     61s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.600000 newSi=0.000000 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 14:55:51     61s] *Info: initialize multi-corner CTS.
[12/20 14:55:51     61s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1347.1M, current mem=1104.3M)
[12/20 14:55:51     61s] Reading timing constraints file '/home/vlsi25/Desktop/project03/synthesis/elevator_synth2.sdc' ...
[12/20 14:55:51     61s] Current (total cpu=0:01:02, real=0:31:07, peak res=1365.2M, current mem=1365.2M)
[12/20 14:55:51     61s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/vlsi25/Desktop/project03/synthesis/elevator_synth2.sdc, Line 9).
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/vlsi25/Desktop/project03/synthesis/elevator_synth2.sdc, Line 10).
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] INFO (CTE): Reading of timing constraints file /home/vlsi25/Desktop/project03/synthesis/elevator_synth2.sdc completed, with 2 WARNING
[12/20 14:55:51     61s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.4M, current mem=1385.4M)
[12/20 14:55:51     61s] Current (total cpu=0:01:02, real=0:31:07, peak res=1385.4M, current mem=1385.4M)
[12/20 14:55:51     61s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/20 14:55:51     61s] Summary for sequential cells identification: 
[12/20 14:55:51     61s]   Identified SBFF number: 114
[12/20 14:55:51     61s]   Identified MBFF number: 0
[12/20 14:55:51     61s]   Identified SB Latch number: 0
[12/20 14:55:51     61s]   Identified MB Latch number: 0
[12/20 14:55:51     61s]   Not identified SBFF number: 6
[12/20 14:55:51     61s]   Not identified MBFF number: 0
[12/20 14:55:51     61s]   Not identified SB Latch number: 0
[12/20 14:55:51     61s]   Not identified MB Latch number: 0
[12/20 14:55:51     61s]   Number of sequential cells which are not FFs: 83
[12/20 14:55:51     61s] Total number of combinational cells: 321
[12/20 14:55:51     61s] Total number of sequential cells: 203
[12/20 14:55:51     61s] Total number of tristate cells: 10
[12/20 14:55:51     61s] Total number of level shifter cells: 0
[12/20 14:55:51     61s] Total number of power gating cells: 0
[12/20 14:55:51     61s] Total number of isolation cells: 0
[12/20 14:55:51     61s] Total number of power switch cells: 0
[12/20 14:55:51     61s] Total number of pulse generator cells: 0
[12/20 14:55:51     61s] Total number of always on buffers: 0
[12/20 14:55:51     61s] Total number of retention cells: 0
[12/20 14:55:51     61s] List of usable buffers: bufbd7 buffd2 bufbdf buffda buffd3 bufbda buffd4 bufbd4 bufbd1 bufbd3 buffd7 buffd1 bufbd2
[12/20 14:55:51     61s] Total number of usable buffers: 13
[12/20 14:55:51     61s] List of unusable buffers:
[12/20 14:55:51     61s] Total number of unusable buffers: 0
[12/20 14:55:51     61s] List of usable inverters: inv0d2 inv0da invbda invbdk inv0d1 inv0d7 invbd4 inv0d0 invbd2 inv0d4 invbd7 invbdf
[12/20 14:55:51     61s] Total number of usable inverters: 12
[12/20 14:55:51     61s] List of unusable inverters:
[12/20 14:55:51     61s] Total number of unusable inverters: 0
[12/20 14:55:51     61s] List of identified usable delay cells: dl04d1 dl03d1 dl02d2 dl03d4 dl04d2 dl02d1 dl01d4 bufbdk dl04d4 dl02d4 dl01d2 dl01d1 dl03d2
[12/20 14:55:51     61s] Total number of identified usable delay cells: 13
[12/20 14:55:51     61s] List of identified unusable delay cells:
[12/20 14:55:51     61s] Total number of identified unusable delay cells: 0
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] TimeStamp Deleting Cell Server Begin ...
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] TimeStamp Deleting Cell Server End ...
[12/20 14:55:51     61s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1408.0M, current mem=1407.9M)
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 14:55:51     61s] Summary for sequential cells identification: 
[12/20 14:55:51     61s]   Identified SBFF number: 114
[12/20 14:55:51     61s]   Identified MBFF number: 0
[12/20 14:55:51     61s]   Identified SB Latch number: 0
[12/20 14:55:51     61s]   Identified MB Latch number: 0
[12/20 14:55:51     61s]   Not identified SBFF number: 6
[12/20 14:55:51     61s]   Not identified MBFF number: 0
[12/20 14:55:51     61s]   Not identified SB Latch number: 0
[12/20 14:55:51     61s]   Not identified MB Latch number: 0
[12/20 14:55:51     61s]   Number of sequential cells which are not FFs: 83
[12/20 14:55:51     61s]  Visiting view : my_analysis_view_setup
[12/20 14:55:51     61s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 14:55:51     61s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 14:55:51     61s]  Visiting view : my_analysis_view_hold
[12/20 14:55:51     61s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 14:55:51     61s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 14:55:51     61s] TLC MultiMap info (StdDelay):
[12/20 14:55:51     61s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/20 14:55:51     61s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/20 14:55:51     61s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/20 14:55:51     61s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/20 14:55:51     61s]  Setting StdDelay to: 50.6ps
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] TimeStamp Deleting Cell Server Begin ...
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] TimeStamp Deleting Cell Server End ...
[12/20 14:55:51     61s] 
[12/20 14:55:51     61s] *** Summary of all messages that are not suppressed in this session:
[12/20 14:55:51     61s] Severity  ID               Count  Summary                                  
[12/20 14:55:51     61s] WARNING   IMPLF-200           49  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/20 14:55:51     61s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/20 14:55:51     61s] WARNING   IMPEXT-2766          4  The sheet resistance for layer %s is not...
[12/20 14:55:51     61s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/20 14:55:51     61s] WARNING   IMPEXT-2776          3  The via resistance between layers %s and...
[12/20 14:55:51     61s] WARNING   IMPVL-159         1435  Pin '%s' of cell '%s' is defined in LEF ...
[12/20 14:55:51     61s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[12/20 14:55:51     61s] *** Message Summary: 1496 warning(s), 0 error(s)
[12/20 14:55:51     61s] 
[12/20 14:55:52     62s] <CMD> selectInst IRequest_Floor2
[12/20 14:57:14     65s] <CMD> uiSetTool ruler
[12/20 14:58:45     71s] <CMD> uiSetTool select
[12/20 14:58:47     71s] <CMD> deselectAll
[12/20 14:59:15     72s] **ERROR: (IMPSPR-61):	Horizontal and vertical width must be a number > 0.
**ERROR: (IMPQTF-4044):	Error occurs when 'Rda_Event::keyAction main.layout.win 265 403 W W {changeWireWidth}' is executed with the error message: ''. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> init_design
[12/20 15:00:06     75s] **ERROR: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

[12/20 15:00:10     75s] <CMD> floorPlan -site CoreSite -noSnapToGrid -d 1117 1117 20 20 20 20
[12/20 15:00:10     75s] **WARN: (IMPFP-3961):	The techSite 'CO_MSTR_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/20 15:00:10     75s] Type 'man IMPFP-3961' for more detail.
[12/20 15:00:10     75s] **WARN: (IMPFP-3961):	The techSite 'IOSite_c' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/20 15:00:10     75s] Type 'man IMPFP-3961' for more detail.
[12/20 15:00:10     75s] Horizontal Layer M1 offset = 0 (derived)
[12/20 15:00:10     75s] Vertical Layer M2 offset = 280 (derived)
[12/20 15:00:10     75s] Start create_tracks
[12/20 15:00:10     75s] Generated pitch 0.56 in M3 is different from 0.84 defined in technology file in preferred direction.
[12/20 15:00:10     75s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/20 15:00:17     76s] <CMD> zoomBox -1083.44100 -362.07400 1107.46300 1599.25300
[12/20 15:00:18     76s] <CMD> zoomBox -1212.98500 -503.12200 1364.55000 1804.32200
[12/20 15:00:19     76s] <CMD> zoomBox -828.35500 -372.57800 1362.54900 1588.74900
[12/20 15:00:20     76s] <CMD> zoomBox -501.42100 -261.61600 1360.84800 1405.51200
[12/20 15:00:20     76s] <CMD> zoomBox -244.48600 -164.40700 1338.44300 1252.65200
[12/20 15:00:43     77s] <CMD> saveDesign top_floorplan
[12/20 15:00:43     77s] #% Begin save design ... (date=12/20 15:00:43, mem=1487.8M)
[12/20 15:00:43     77s] % Begin Save ccopt configuration ... (date=12/20 15:00:43, mem=1487.8M)
[12/20 15:00:43     77s] % End Save ccopt configuration ... (date=12/20 15:00:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1489.4M, current mem=1489.4M)
[12/20 15:00:44     77s] % Begin Save netlist data ... (date=12/20 15:00:43, mem=1489.4M)
[12/20 15:00:44     77s] Writing Binary DB to top_floorplan.dat/elevator.v.bin in single-threaded mode...
[12/20 15:00:44     77s] % End Save netlist data ... (date=12/20 15:00:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1489.6M, current mem=1489.6M)
[12/20 15:00:44     77s] Saving symbol-table file ...
[12/20 15:00:44     77s] Saving congestion map file top_floorplan.dat/elevator.route.congmap.gz ...
[12/20 15:00:44     77s] % Begin Save AAE data ... (date=12/20 15:00:44, mem=1489.6M)
[12/20 15:00:44     77s] Saving AAE Data ...
[12/20 15:00:44     77s] % End Save AAE data ... (date=12/20 15:00:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1489.6M, current mem=1489.6M)
[12/20 15:00:44     77s] Saving preference file top_floorplan.dat/gui.pref.tcl ...
[12/20 15:00:44     77s] Saving mode setting ...
[12/20 15:00:44     77s] Saving global file ...
[12/20 15:00:44     77s] % Begin Save floorplan data ... (date=12/20 15:00:44, mem=1496.2M)
[12/20 15:00:44     77s] Saving floorplan file ...
[12/20 15:00:44     77s] % End Save floorplan data ... (date=12/20 15:00:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.2M, current mem=1496.2M)
[12/20 15:00:44     77s] Saving Drc markers ...
[12/20 15:00:44     77s] ... No Drc file written since there is no markers found.
[12/20 15:00:44     77s] % Begin Save placement data ... (date=12/20 15:00:44, mem=1496.2M)
[12/20 15:00:44     77s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/20 15:00:44     77s] Save Adaptive View Pruning View Names to Binary file
[12/20 15:00:44     77s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1577.5M) ***
[12/20 15:00:44     77s] % End Save placement data ... (date=12/20 15:00:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1497.0M, current mem=1497.0M)
[12/20 15:00:44     77s] % Begin Save routing data ... (date=12/20 15:00:44, mem=1497.0M)
[12/20 15:00:44     77s] Saving route file ...
[12/20 15:00:44     77s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1574.5M) ***
[12/20 15:00:44     77s] % End Save routing data ... (date=12/20 15:00:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1497.1M, current mem=1497.1M)
[12/20 15:00:44     77s] Saving property file top_floorplan.dat/elevator.prop
[12/20 15:00:44     77s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1577.5M) ***
[12/20 15:00:44     77s] % Begin Save power constraints data ... (date=12/20 15:00:44, mem=1498.5M)
[12/20 15:00:44     77s] % End Save power constraints data ... (date=12/20 15:00:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1498.5M, current mem=1498.5M)
[12/20 15:00:44     77s] Generated self-contained design top_floorplan.dat
[12/20 15:00:44     77s] #% End save design ... (date=12/20 15:00:44, total cpu=0:00:00.2, real=0:00:01.0, peak res=1527.0M, current mem=1498.8M)
[12/20 15:00:44     77s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 15:00:44     77s] 
[12/20 15:00:52     78s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side n
[12/20 15:00:52     78s] Added 16 of filler cell 'pfeed10000' on top side.
[12/20 15:00:52     78s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side e
[12/20 15:00:52     78s] Added 16 of filler cell 'pfeed10000' on right side.
[12/20 15:00:52     78s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side w
[12/20 15:00:52     78s] Added 16 of filler cell 'pfeed10000' on left side.
[12/20 15:00:53     78s] <CMD> addIoFiller -cell pfeed10000 -prefix FILLER -side s
[12/20 15:00:53     78s] Added 16 of filler cell 'pfeed10000' on bottom side.
[12/20 15:01:00     78s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side n
[12/20 15:01:00     78s] Added 2 of filler cell 'pfeed01000' on top side.
[12/20 15:01:00     78s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side e
[12/20 15:01:00     78s] Added 2 of filler cell 'pfeed01000' on right side.
[12/20 15:01:00     78s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side w
[12/20 15:01:00     78s] Added 2 of filler cell 'pfeed01000' on left side.
[12/20 15:01:01     78s] <CMD> addIoFiller -cell pfeed01000 -prefix FILLER -side s
[12/20 15:01:01     78s] Added 2 of filler cell 'pfeed01000' on bottom side.
[12/20 15:01:08     78s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side n
[12/20 15:01:08     78s] Added 0 of filler cell 'pfeed00010' on top side.
[12/20 15:01:08     78s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side e
[12/20 15:01:08     78s] Added 0 of filler cell 'pfeed00010' on right side.
[12/20 15:01:08     78s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side w
[12/20 15:01:08     78s] Added 0 of filler cell 'pfeed00010' on left side.
[12/20 15:01:08     78s] <CMD> addIoFiller -cell pfeed00010 -prefix FILLER -side s
[12/20 15:01:08     78s] Added 0 of filler cell 'pfeed00010' on bottom side.
[12/20 15:01:09     78s] <CMD> saveDesign top_pad_filler
[12/20 15:01:09     78s] #% Begin save design ... (date=12/20 15:01:09, mem=1504.1M)
[12/20 15:01:09     78s] % Begin Save ccopt configuration ... (date=12/20 15:01:09, mem=1504.1M)
[12/20 15:01:09     78s] % End Save ccopt configuration ... (date=12/20 15:01:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.1M, current mem=1504.1M)
[12/20 15:01:09     78s] % Begin Save netlist data ... (date=12/20 15:01:09, mem=1504.1M)
[12/20 15:01:09     78s] Writing Binary DB to top_pad_filler.dat/elevator.v.bin in single-threaded mode...
[12/20 15:01:09     78s] % End Save netlist data ... (date=12/20 15:01:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.5M, current mem=1504.5M)
[12/20 15:01:09     78s] Saving symbol-table file ...
[12/20 15:01:09     78s] Saving congestion map file top_pad_filler.dat/elevator.route.congmap.gz ...
[12/20 15:01:09     78s] % Begin Save AAE data ... (date=12/20 15:01:09, mem=1504.5M)
[12/20 15:01:09     78s] Saving AAE Data ...
[12/20 15:01:09     78s] % End Save AAE data ... (date=12/20 15:01:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.5M, current mem=1504.5M)
[12/20 15:01:09     78s] Saving preference file top_pad_filler.dat/gui.pref.tcl ...
[12/20 15:01:09     78s] Saving mode setting ...
[12/20 15:01:09     78s] Saving global file ...
[12/20 15:01:10     78s] % Begin Save floorplan data ... (date=12/20 15:01:10, mem=1504.5M)
[12/20 15:01:10     78s] Saving floorplan file ...
[12/20 15:01:10     78s] % End Save floorplan data ... (date=12/20 15:01:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.5M, current mem=1504.5M)
[12/20 15:01:10     78s] Saving Drc markers ...
[12/20 15:01:10     78s] ... No Drc file written since there is no markers found.
[12/20 15:01:10     78s] % Begin Save placement data ... (date=12/20 15:01:10, mem=1504.5M)
[12/20 15:01:10     78s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/20 15:01:10     78s] Save Adaptive View Pruning View Names to Binary file
[12/20 15:01:10     78s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1603.3M) ***
[12/20 15:01:10     78s] % End Save placement data ... (date=12/20 15:01:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.5M, current mem=1504.5M)
[12/20 15:01:10     78s] % Begin Save routing data ... (date=12/20 15:01:10, mem=1504.5M)
[12/20 15:01:10     78s] Saving route file ...
[12/20 15:01:10     78s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1599.3M) ***
[12/20 15:01:10     78s] % End Save routing data ... (date=12/20 15:01:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.5M, current mem=1504.5M)
[12/20 15:01:10     78s] Saving property file top_pad_filler.dat/elevator.prop
[12/20 15:01:10     78s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1603.3M) ***
[12/20 15:01:10     78s] % Begin Save power constraints data ... (date=12/20 15:01:10, mem=1504.5M)
[12/20 15:01:10     78s] % End Save power constraints data ... (date=12/20 15:01:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1504.5M, current mem=1504.5M)
[12/20 15:01:10     78s] Generated self-contained design top_pad_filler.dat
[12/20 15:01:10     79s] #% End save design ... (date=12/20 15:01:10, total cpu=0:00:00.2, real=0:00:01.0, peak res=1535.2M, current mem=1504.5M)
[12/20 15:01:10     79s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 15:01:10     79s] 
[12/20 15:01:17     79s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -override -verbose -netlistOverride
[12/20 15:01:17     79s] 113 new pwr-pin connections were made to global net 'VDD'.
[12/20 15:01:17     79s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -override -verbose -netlistOverride
[12/20 15:01:17     79s] 113 new gnd-pin connections were made to global net 'VSS'.
[12/20 15:01:17     79s] <CMD> globalNetConnect VDDO -type pgpin -pin VDDO -override -verbose -netlistOverride
[12/20 15:01:17     79s] 28 new pwr-pin connections were made to global net 'VDDO'.
[12/20 15:01:18     79s] <CMD> globalNetConnect VSSO -type pgpin -pin VSSO -override -verbose -netlistOverride
[12/20 15:01:18     79s] 28 new gnd-pin connections were made to global net 'VSSO'.
[12/20 15:01:27     79s] <CMD> addRing -skip_via_on_wire_shape Noshape -exclude_selected 1 -skip_via_on_pin Standardcell -center 1 -stacked_via_top_layer TOP_M -type core_rings -jog_distance 0.56 -threshold 0.56 -nets {VDD VSS} -follow core -stacked_via_bottom_layer M1 -layer {bottom M3 top M3 right TOP_M left TOP_M} -width 6 -spacing 2 -offset 2
[12/20 15:01:27     79s] #% Begin addRing (date=12/20 15:01:27, mem=1510.2M)
[12/20 15:01:27     79s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_top_layer layerName"..
[12/20 15:01:27     79s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddRingMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode -stacked_via_bottom_layer layerName"..
[12/20 15:01:27     79s] 
[12/20 15:01:27     79s] 
[12/20 15:01:27     79s] viaInitial starts at Fri Dec 20 15:01:27 2024
viaInitial ends at Fri Dec 20 15:01:27 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1600.3M)
[12/20 15:01:27     79s] Ring generation is complete.
[12/20 15:01:27     79s] vias are now being generated.
[12/20 15:01:27     79s] addRing created 8 wires.
[12/20 15:01:27     79s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[12/20 15:01:27     79s] +--------+----------------+----------------+
[12/20 15:01:27     79s] |  Layer |     Created    |     Deleted    |
[12/20 15:01:27     79s] +--------+----------------+----------------+
[12/20 15:01:27     79s] |   M3   |        4       |       NA       |
[12/20 15:01:27     79s] |  TOP_V |        8       |        0       |
[12/20 15:01:27     79s] |  TOP_M |        4       |       NA       |
[12/20 15:01:27     79s] +--------+----------------+----------------+
[12/20 15:01:27     79s] #% End addRing (date=12/20 15:01:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1513.6M, current mem=1513.6M)
[12/20 15:01:36     80s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 TOP_M } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 TOP_M } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 TOP_M }
[12/20 15:01:36     80s] #% Begin sroute (date=12/20 15:01:36, mem=1518.7M)
[12/20 15:01:36     80s] *** Begin SPECIAL ROUTE on Fri Dec 20 15:01:36 2024 ***
[12/20 15:01:36     80s] SPECIAL ROUTE ran on directory: /home/vlsi25/Desktop/project03/synthesis
[12/20 15:01:36     80s] SPECIAL ROUTE ran on machine: ece.nitdgp.ac.in (Linux 4.18.0-477.27.1.el8_8.x86_64 x86_64 3.00Ghz)
[12/20 15:01:36     80s] 
[12/20 15:01:36     80s] Begin option processing ...
[12/20 15:01:36     80s] srouteConnectPowerBump set to false
[12/20 15:01:36     80s] routeSelectNet set to "VDD VSS"
[12/20 15:01:36     80s] routeSpecial set to true
[12/20 15:01:36     80s] srouteBlockPin set to "useLef"
[12/20 15:01:36     80s] srouteBottomLayerLimit set to 1
[12/20 15:01:36     80s] srouteBottomTargetLayerLimit set to 1
[12/20 15:01:36     80s] srouteConnectConverterPin set to false
[12/20 15:01:36     80s] srouteCrossoverViaBottomLayer set to 1
[12/20 15:01:36     80s] srouteCrossoverViaTopLayer set to 4
[12/20 15:01:36     80s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[12/20 15:01:36     80s] srouteFollowCorePinEnd set to 3
[12/20 15:01:36     80s] srouteJogControl set to "preferWithChanges differentLayer"
[12/20 15:01:36     80s] sroutePadPinAllPorts set to true
[12/20 15:01:36     80s] sroutePreserveExistingRoutes set to true
[12/20 15:01:36     80s] srouteRoutePowerBarPortOnBothDir set to true
[12/20 15:01:36     80s] srouteStopBlockPin set to "nearestTarget"
[12/20 15:01:36     80s] srouteTopLayerLimit set to 4
[12/20 15:01:36     80s] srouteTopTargetLayerLimit set to 4
[12/20 15:01:36     80s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3127.00 megs.
[12/20 15:01:36     80s] 
[12/20 15:01:36     80s] Reading DB technology information...
[12/20 15:01:36     80s] Finished reading DB technology information.
[12/20 15:01:36     80s] Reading floorplan and netlist information...
[12/20 15:01:36     80s] Finished reading floorplan and netlist information.
[12/20 15:01:36     80s] Read in 8 layers, 4 routing layers, 1 overlap layer
[12/20 15:01:36     80s] Read in 549 macros, 36 used
[12/20 15:01:36     80s] Read in 132 components
[12/20 15:01:36     80s]   28 core components: 28 unplaced, 0 placed, 0 fixed
[12/20 15:01:36     80s]   100 pad components: 0 unplaced, 72 placed, 28 fixed
[12/20 15:01:36     80s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[12/20 15:01:36     80s] Read in 21 logical pins
[12/20 15:01:36     80s] Read in 21 nets
[12/20 15:01:36     80s] Read in 4 special nets, 2 routed
[12/20 15:01:36     80s] Read in 168 terminals
[12/20 15:01:36     80s] 2 nets selected.
[12/20 15:01:36     80s] 
[12/20 15:01:36     80s] Begin power routing ...
[12/20 15:01:36     80s] #create default rule from bind_ndr_rule rule=0x7f86e3131500 0x7f86e686e018
[12/20 15:01:36     80s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/20 15:01:36     80s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/20 15:01:36     80s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/20 15:01:36     80s] CPU time for VDD FollowPin 0 seconds
[12/20 15:01:36     80s] CPU time for VSS FollowPin 0 seconds
[12/20 15:01:36     80s]   Number of IO ports routed: 2
[12/20 15:01:36     80s]   Number of Block ports routed: 0
[12/20 15:01:36     80s]   Number of Stripe ports routed: 0
[12/20 15:01:36     80s]   Number of Core ports routed: 208
[12/20 15:01:36     80s]   Number of Pad ports routed: 0
[12/20 15:01:36     80s]   Number of Power Bump ports routed: 0
[12/20 15:01:36     80s]   Number of Pad Ring connections: 244
[12/20 15:01:36     80s]   Number of Followpin connections: 104
[12/20 15:01:36     80s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3171.00 megs.
[12/20 15:01:36     80s] 
[12/20 15:01:36     80s] 
[12/20 15:01:36     80s] 
[12/20 15:01:36     80s]  Begin updating DB with routing results ...
[12/20 15:01:36     80s]  Updating DB with 5 via definition ...Extracting standard cell pins and blockage ...... 
[12/20 15:01:36     80s] Pin and blockage extraction finished
[12/20 15:01:36     80s] 
[12/20 15:01:36     80s] 
sroute post-processing starts at Fri Dec 20 15:01:36 2024
The viaGen is rebuilding shadow vias for net VSS.
[12/20 15:01:36     80s] sroute post-processing ends at Fri Dec 20 15:01:36 2024
sroute created 564 wires.
[12/20 15:01:36     80s] ViaGen created 617 vias, deleted 0 via to avoid violation.
[12/20 15:01:36     80s] +--------+----------------+----------------+
[12/20 15:01:36     80s] |  Layer |     Created    |     Deleted    |
[12/20 15:01:36     80s] +--------+----------------+----------------+
[12/20 15:01:36     80s] |   M1   |       314      |       NA       |
[12/20 15:01:36     80s] |   V2   |       208      |        0       |
[12/20 15:01:36     80s] |   M2   |       56       |       NA       |
[12/20 15:01:36     80s] |   V3   |       207      |        0       |
[12/20 15:01:36     80s] |   M3   |       139      |       NA       |
[12/20 15:01:36     80s] |  TOP_V |       202      |        0       |
[12/20 15:01:36     80s] |  TOP_M |       55       |       NA       |
[12/20 15:01:36     80s] +--------+----------------+----------------+
[12/20 15:01:36     80s] #% End sroute (date=12/20 15:01:36, total cpu=0:00:00.2, real=0:00:00.0, peak res=1554.8M, current mem=1533.9M)
[12/20 15:01:56     81s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit TOP_M -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit M3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer TOP_M -padcore_ring_top_layer_limit TOP_M -spacing 0.46 -xleft_offset 10 -merge_stripes_value 0.56 -layer TOP_M -block_ring_bottom_layer_limit M3 -width 2 -nets {VDD VSS} -stacked_via_bottom_layer M1
[12/20 15:01:56     81s] #% Begin addStripe (date=12/20 15:01:56, mem=1534.4M)
[12/20 15:01:56     81s] **WARN: (IMPPP-4022):	Option "-stacked_via_top_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_top_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_top_layer layerName"..
[12/20 15:01:56     81s] **WARN: (IMPPP-4022):	Option "-xleft_offset" is obsolete and has been replaced by "-start_offset". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-start_offset"..
[12/20 15:01:56     81s] **WARN: (IMPPP-4022):	Option "-stacked_via_bottom_layer" is obsolete and has been replaced by "setAddStripeMode -stacked_via_bottom_layer". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddStripeMode -stacked_via_bottom_layer layerName"..
[12/20 15:01:56     81s] 
[12/20 15:01:56     81s] Initialize fgc environment(mem: 1634.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Starting stripe generation ...
[12/20 15:01:56     81s] Non-Default Mode Option Settings :
[12/20 15:01:56     81s]   NONE
[12/20 15:01:56     81s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1634.1M)
[12/20 15:01:56     81s] Stripe generation is complete.
[12/20 15:01:56     81s] vias are now being generated.
[12/20 15:01:56     81s] addStripe created 30 wires.
[12/20 15:01:56     81s] ViaGen created 4740 vias, deleted 0 via to avoid violation.
[12/20 15:01:56     81s] +--------+----------------+----------------+
[12/20 15:01:56     81s] |  Layer |     Created    |     Deleted    |
[12/20 15:01:56     81s] +--------+----------------+----------------+
[12/20 15:01:56     81s] |   V2   |      1560      |        0       |
[12/20 15:01:56     81s] |   V3   |      1560      |        0       |
[12/20 15:01:56     81s] |  TOP_V |      1620      |        0       |
[12/20 15:01:56     81s] |  TOP_M |       30       |       NA       |
[12/20 15:01:56     81s] +--------+----------------+----------------+
[12/20 15:01:56     81s] #% End addStripe (date=12/20 15:01:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=1536.4M, current mem=1536.4M)
[12/20 15:01:57     81s] <CMD> saveDesign top_power_rings
[12/20 15:01:57     81s] #% Begin save design ... (date=12/20 15:01:57, mem=1536.4M)
[12/20 15:01:57     81s] % Begin Save ccopt configuration ... (date=12/20 15:01:57, mem=1536.4M)
[12/20 15:01:57     81s] % End Save ccopt configuration ... (date=12/20 15:01:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1536.4M, current mem=1536.4M)
[12/20 15:01:57     81s] % Begin Save netlist data ... (date=12/20 15:01:57, mem=1536.4M)
[12/20 15:01:57     81s] Writing Binary DB to top_power_rings.dat/elevator.v.bin in single-threaded mode...
[12/20 15:01:57     81s] % End Save netlist data ... (date=12/20 15:01:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1536.6M, current mem=1536.6M)
[12/20 15:01:57     81s] Saving symbol-table file ...
[12/20 15:01:58     81s] Saving congestion map file top_power_rings.dat/elevator.route.congmap.gz ...
[12/20 15:01:58     81s] % Begin Save AAE data ... (date=12/20 15:01:58, mem=1536.6M)
[12/20 15:01:58     81s] Saving AAE Data ...
[12/20 15:01:58     81s] % End Save AAE data ... (date=12/20 15:01:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1536.6M, current mem=1536.6M)
[12/20 15:01:58     81s] Saving preference file top_power_rings.dat/gui.pref.tcl ...
[12/20 15:01:58     81s] Saving mode setting ...
[12/20 15:01:58     81s] Saving global file ...
[12/20 15:01:58     81s] % Begin Save floorplan data ... (date=12/20 15:01:58, mem=1537.1M)
[12/20 15:01:58     81s] Saving floorplan file ...
[12/20 15:01:58     81s] % End Save floorplan data ... (date=12/20 15:01:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.2M, current mem=1537.2M)
[12/20 15:01:58     81s] Saving PG file top_power_rings.dat/elevator.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Dec 20 15:01:58 2024)
[12/20 15:01:58     81s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1636.7M) ***
[12/20 15:01:58     81s] Saving Drc markers ...
[12/20 15:01:58     81s] ... No Drc file written since there is no markers found.
[12/20 15:01:58     81s] % Begin Save placement data ... (date=12/20 15:01:58, mem=1537.2M)
[12/20 15:01:58     81s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/20 15:01:58     81s] Save Adaptive View Pruning View Names to Binary file
[12/20 15:01:58     81s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1639.7M) ***
[12/20 15:01:58     81s] % End Save placement data ... (date=12/20 15:01:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.2M, current mem=1537.2M)
[12/20 15:01:58     81s] % Begin Save routing data ... (date=12/20 15:01:58, mem=1537.2M)
[12/20 15:01:58     81s] Saving route file ...
[12/20 15:01:58     81s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1636.7M) ***
[12/20 15:01:58     81s] % End Save routing data ... (date=12/20 15:01:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.4M, current mem=1537.4M)
[12/20 15:01:58     81s] Saving property file top_power_rings.dat/elevator.prop
[12/20 15:01:58     81s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1639.7M) ***
[12/20 15:01:58     81s] % Begin Save power constraints data ... (date=12/20 15:01:58, mem=1537.4M)
[12/20 15:01:58     81s] % End Save power constraints data ... (date=12/20 15:01:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1537.4M, current mem=1537.4M)
[12/20 15:01:58     81s] Generated self-contained design top_power_rings.dat
[12/20 15:01:58     81s] #% End save design ... (date=12/20 15:01:58, total cpu=0:00:00.2, real=0:00:01.0, peak res=1567.6M, current mem=1535.9M)
[12/20 15:01:58     81s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 15:01:58     81s] 
[12/20 15:02:07     81s] <CMD> setPlaceMode -fp false
[12/20 15:02:07     81s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/20 15:02:07     81s] <CMD> report_message -start_cmd
[12/20 15:02:07     81s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/20 15:02:07     81s] <CMD> getRouteMode -user -maxRouteLayer
[12/20 15:02:07     81s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -user -maxRouteLayer
[12/20 15:02:07     81s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/20 15:02:07     81s] <CMD> getPlaceMode -timingDriven -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -adaptive -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/20 15:02:07     81s] <CMD> getPlaceMode -ignoreScan -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -user -ignoreScan
[12/20 15:02:07     81s] <CMD> getPlaceMode -repairPlace -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -user -repairPlace
[12/20 15:02:07     81s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/20 15:02:07     81s] <CMD> getDesignMode -quiet -siPrevention
[12/20 15:02:07     81s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[12/20 15:02:07     81s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:22.0/0:37:19.2 (0.0), mem = 1634.7M
[12/20 15:02:07     81s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:07     81s] <CMD> um::push_snapshot_stack
[12/20 15:02:07     81s] <CMD> getDesignMode -quiet -flowEffort
[12/20 15:02:07     81s] <CMD> getDesignMode -highSpeedCore -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -quiet -adaptive
[12/20 15:02:07     81s] <CMD> set spgFlowInInitialPlace 1
[12/20 15:02:07     81s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -softGuide -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/20 15:02:07     81s] <CMD> getPlaceMode -sdpPlace -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -sdpPlace -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/20 15:02:07     81s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/20 15:02:07     81s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/20 15:02:07     81s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 16, percentage of missing scan cell = 0.00% (0 / 16)
[12/20 15:02:07     81s] <CMD> getPlaceMode -place_check_library -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -trimView -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/20 15:02:07     81s] <CMD> getPlaceMode -congEffort -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/20 15:02:07     81s] <CMD> getPlaceMode -ignoreScan -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -user -ignoreScan
[12/20 15:02:07     81s] <CMD> getPlaceMode -repairPlace -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -user -repairPlace
[12/20 15:02:07     81s] <CMD> getPlaceMode -congEffort -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -fp -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -timingDriven -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -user -timingDriven
[12/20 15:02:07     81s] <CMD> getPlaceMode -fastFp -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -clusterMode -quiet
[12/20 15:02:07     81s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/20 15:02:07     81s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/20 15:02:07     81s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -forceTiming -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -fp -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -fastfp -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -timingDriven -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -fp -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -fastfp -quiet
[12/20 15:02:07     81s] <CMD> getPlaceMode -powerDriven -quiet
[12/20 15:02:07     81s] <CMD> getExtractRCMode -quiet -engine
[12/20 15:02:07     81s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/20 15:02:07     81s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/20 15:02:07     81s] <CMD> getAnalysisMode -quiet -cppr
[12/20 15:02:07     81s] <CMD> setExtractRCMode -engine preRoute
[12/20 15:02:07     81s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/20 15:02:07     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:07     82s] <CMD_INTERNAL> isAnalysisModeSetup
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[12/20 15:02:07     82s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -clusterMode
[12/20 15:02:07     82s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/20 15:02:07     82s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/20 15:02:07     82s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/20 15:02:07     82s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/20 15:02:07     82s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/20 15:02:07     82s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/20 15:02:07     82s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/20 15:02:07     82s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/20 15:02:07     82s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/20 15:02:07     82s] <CMD> setPlaceMode -reset -ignoreScan
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/20 15:02:07     82s] <CMD_INTERNAL> colorizeGeometry
[12/20 15:02:07     82s] #Start colorize_geometry on Fri Dec 20 15:02:07 2024
[12/20 15:02:07     82s] #
[12/20 15:02:07     82s] ### Time Record (colorize_geometry) is installed.
[12/20 15:02:07     82s] ### Time Record (Pre Callback) is installed.
[12/20 15:02:07     82s] ### Time Record (Pre Callback) is uninstalled.
[12/20 15:02:07     82s] ### Time Record (DB Import) is installed.
[12/20 15:02:07     82s] ### info: trigger incremental cell import ( 657 new cells ).
[12/20 15:02:07     82s] ### info: trigger incremental reloading library data ( #cell = 657 ).
[12/20 15:02:07     82s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2021570792 placement=2075482792 pin_access=1 inst_pattern=1
[12/20 15:02:07     82s] ### Time Record (DB Import) is uninstalled.
[12/20 15:02:07     82s] ### Time Record (DB Export) is installed.
[12/20 15:02:07     82s] Extracting standard cell pins and blockage ...... 
[12/20 15:02:07     82s] Pin and blockage extraction finished
[12/20 15:02:07     82s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2021570792 placement=2075482792 pin_access=1 inst_pattern=1
[12/20 15:02:07     82s] ### Time Record (DB Export) is uninstalled.
[12/20 15:02:07     82s] ### Time Record (Post Callback) is installed.
[12/20 15:02:07     82s] ### Time Record (Post Callback) is uninstalled.
[12/20 15:02:07     82s] #
[12/20 15:02:07     82s] #colorize_geometry statistics:
[12/20 15:02:07     82s] #Cpu time = 00:00:00
[12/20 15:02:07     82s] #Elapsed time = 00:00:00
[12/20 15:02:07     82s] #Increased memory = 27.12 (MB)
[12/20 15:02:07     82s] #Total memory = 1564.22 (MB)
[12/20 15:02:07     82s] #Peak memory = 1567.65 (MB)
[12/20 15:02:07     82s] #Number of warnings = 0
[12/20 15:02:07     82s] #Total number of warnings = 0
[12/20 15:02:07     82s] #Number of fails = 0
[12/20 15:02:07     82s] #Total number of fails = 0
[12/20 15:02:07     82s] #Complete colorize_geometry on Fri Dec 20 15:02:07 2024
[12/20 15:02:07     82s] #
[12/20 15:02:07     82s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/20 15:02:07     82s] ### Time Record (colorize_geometry) is uninstalled.
[12/20 15:02:07     82s] ### 
[12/20 15:02:07     82s] ###   Scalability Statistics
[12/20 15:02:07     82s] ### 
[12/20 15:02:07     82s] ### ------------------------+----------------+----------------+----------------+
[12/20 15:02:07     82s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/20 15:02:07     82s] ### ------------------------+----------------+----------------+----------------+
[12/20 15:02:07     82s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:07     82s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:07     82s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:07     82s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:07     82s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:07     82s] ### ------------------------+----------------+----------------+----------------+
[12/20 15:02:07     82s] ### 
[12/20 15:02:07     82s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/20 15:02:07     82s] *** Starting placeDesign default flow ***
[12/20 15:02:07     82s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/20 15:02:07     82s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/20 15:02:07     82s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/20 15:02:07     82s] **INFO: Enable pre-place timing setting for timing analysis
[12/20 15:02:07     82s] Set Using Default Delay Limit as 101.
[12/20 15:02:07     82s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/20 15:02:07     82s] <CMD> set delaycal_use_default_delay_limit 101
[12/20 15:02:07     82s] Set Default Net Delay as 0 ps.
[12/20 15:02:07     82s] <CMD> set delaycal_default_net_delay 0
[12/20 15:02:07     82s] Set Default Net Load as 0 pF. 
[12/20 15:02:07     82s] <CMD> set delaycal_default_net_load 0
[12/20 15:02:07     82s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/20 15:02:07     82s] Set Default Input Pin Transition as 1 ps.
[12/20 15:02:07     82s] <CMD> set delaycal_input_transition_delay 1ps
[12/20 15:02:07     82s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/20 15:02:07     82s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/20 15:02:07     82s] <CMD> getAnalysisMode -checkType -quiet
[12/20 15:02:07     82s] <CMD> buildTimingGraph
[12/20 15:02:07     82s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/20 15:02:07     82s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/20 15:02:07     82s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/20 15:02:07     82s] **INFO: Analyzing IO path groups for slack adjustment
[12/20 15:02:07     82s] <CMD> get_global timing_enable_path_group_priority
[12/20 15:02:07     82s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/20 15:02:07     82s] <CMD> set_global timing_enable_path_group_priority false
[12/20 15:02:07     82s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/20 15:02:07     82s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/20 15:02:07     82s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 15:02:07     82s] <CMD> group_path -name in2reg_tmp.14558 -from {0x23 0x26} -to 0x27 -ignore_source_of_trigger_arc
[12/20 15:02:07     82s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/20 15:02:07     82s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 15:02:07     82s] <CMD> group_path -name in2out_tmp.14558 -from {0x2a 0x2d} -to 0x2e -ignore_source_of_trigger_arc
[12/20 15:02:07     82s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 15:02:07     82s] <CMD> group_path -name reg2reg_tmp.14558 -from 0x30 -to 0x31
[12/20 15:02:07     82s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 15:02:07     82s] <CMD> group_path -name reg2out_tmp.14558 -from 0x34 -to 0x35
[12/20 15:02:07     82s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[12/20 15:02:07     82s] <CMD> setPathGroupOptions reg2reg_tmp.14558 -effortLevel high
[12/20 15:02:07     82s] Effort level <high> specified for reg2reg_tmp.14558 path_group
[12/20 15:02:07     82s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:02:08     82s] AAE DB initialization (MEM=1689.54 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:02:08     82s] #################################################################################
[12/20 15:02:08     82s] # Design Stage: PreRoute
[12/20 15:02:08     82s] # Design Name: elevator
[12/20 15:02:08     82s] # Design Mode: 90nm
[12/20 15:02:08     82s] # Analysis Mode: MMMC Non-OCV 
[12/20 15:02:08     82s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:02:08     82s] # Signoff Settings: SI Off 
[12/20 15:02:08     82s] #################################################################################
[12/20 15:02:08     82s] Calculate delays in BcWc mode...
[12/20 15:02:08     82s] Topological Sorting (REAL = 0:00:00.0, MEM = 1765.6M, InitMEM = 1764.6M)
[12/20 15:02:08     82s] Start delay calculation (fullDC) (1 T). (MEM=1765.57)
[12/20 15:02:08     82s] <CMD_INTERNAL> isAnalysisModeSetup
[12/20 15:02:08     82s] <CMD> getAnalysisMode -analysisType -quiet
[12/20 15:02:08     82s] <CMD_INTERNAL> isAnalysisModeSetup
[12/20 15:02:08     82s] <CMD> all_setup_analysis_views
[12/20 15:02:08     82s] <CMD> all_hold_analysis_views
[12/20 15:02:08     82s] <CMD> get_analysis_view $view -delay_corner
[12/20 15:02:08     82s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/20 15:02:08     82s] <CMD> get_delay_corner $dcCorner -library_set
[12/20 15:02:08     82s] <CMD> get_library_set $libSetName -si
[12/20 15:02:08     82s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/20 15:02:08     82s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/20 15:02:08     82s] <CMD> get_analysis_view $view -delay_corner
[12/20 15:02:08     82s] <CMD> get_delay_corner $dcCorner -power_domain_list
[12/20 15:02:08     82s] <CMD> get_delay_corner $dcCorner -library_set
[12/20 15:02:08     82s] <CMD> get_library_set $libSetName -si
[12/20 15:02:08     82s] <CMD> get_delay_corner $dcCorner -late_library_set
[12/20 15:02:08     82s] <CMD> get_delay_corner $dcCorner -early_library_set
[12/20 15:02:08     82s] Start AAE Lib Loading. (MEM=1777.09)
[12/20 15:02:08     82s] End AAE Lib Loading. (MEM=1815.25 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:02:08     82s] End AAE Lib Interpolated Model. (MEM=1815.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:08     82s] Total number of fetched objects 195
[12/20 15:02:08     82s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:08     82s] End delay calculation. (MEM=1922.18 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:02:08     82s] End delay calculation (fullDC). (MEM=1922.18 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:02:08     82s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1922.2M) ***
[12/20 15:02:08     82s] <CMD> reset_path_group -name reg2out_tmp.14558
[12/20 15:02:08     82s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 15:02:08     82s] <CMD> reset_path_group -name in2reg_tmp.14558
[12/20 15:02:08     82s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 15:02:08     82s] <CMD> reset_path_group -name in2out_tmp.14558
[12/20 15:02:08     82s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 15:02:08     82s] <CMD> reset_path_group -name reg2reg_tmp.14558
[12/20 15:02:08     82s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 15:02:08     82s] **INFO: Disable pre-place timing setting for timing analysis
[12/20 15:02:08     82s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/20 15:02:08     82s] Set Using Default Delay Limit as 1000.
[12/20 15:02:08     82s] <CMD> set delaycal_use_default_delay_limit 1000
[12/20 15:02:08     82s] Set Default Net Delay as 1000 ps.
[12/20 15:02:08     82s] <CMD> set delaycal_default_net_delay 1000ps
[12/20 15:02:08     82s] Set Default Input Pin Transition as 0.1 ps.
[12/20 15:02:08     82s] <CMD> set delaycal_input_transition_delay 0ps
[12/20 15:02:08     82s] Set Default Net Load as 0.5 pF. 
[12/20 15:02:08     82s] <CMD> set delaycal_default_net_load 0.5pf
[12/20 15:02:08     82s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/20 15:02:08     82s] <CMD> all_setup_analysis_views
[12/20 15:02:08     82s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/20 15:02:08     82s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:08     82s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/20 15:02:08     82s] <CMD> getPlaceMode -quiet -expSkipGP
[12/20 15:02:08     82s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:02:08     82s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:02:08     82s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1904.7M, EPOCH TIME: 1734687128.313029
[12/20 15:02:08     82s] Deleted 0 physical inst  (cell - / prefix -).
[12/20 15:02:08     82s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1904.7M, EPOCH TIME: 1734687128.313125
[12/20 15:02:08     82s] INFO: #ExclusiveGroups=0
[12/20 15:02:08     82s] INFO: There are no Exclusive Groups.
[12/20 15:02:08     82s] *** Starting "NanoPlace(TM) placement v#6 (mem=1904.7M)" ...
[12/20 15:02:08     82s] <CMD> setDelayCalMode -engine feDc
[12/20 15:02:08     82s] No user-set net weight.
[12/20 15:02:08     82s] Net fanout histogram:
[12/20 15:02:08     82s] 2		: 49 (47.1%) nets
[12/20 15:02:08     82s] 3		: 17 (16.3%) nets
[12/20 15:02:08     82s] 4     -	14	: 37 (35.6%) nets
[12/20 15:02:08     82s] 15    -	39	: 1 (1.0%) nets
[12/20 15:02:08     82s] 40    -	79	: 0 (0.0%) nets
[12/20 15:02:08     82s] 80    -	159	: 0 (0.0%) nets
[12/20 15:02:08     82s] 160   -	319	: 0 (0.0%) nets
[12/20 15:02:08     82s] 320   -	639	: 0 (0.0%) nets
[12/20 15:02:08     82s] 640   -	1279	: 0 (0.0%) nets
[12/20 15:02:08     82s] 1280  -	2559	: 0 (0.0%) nets
[12/20 15:02:08     82s] 2560  -	5119	: 0 (0.0%) nets
[12/20 15:02:08     82s] 5120+		: 0 (0.0%) nets
[12/20 15:02:08     82s] no activity file in design. spp won't run.
[12/20 15:02:08     82s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[12/20 15:02:08     82s] Processing tracks to init pin-track alignment.
[12/20 15:02:08     82s] z: 2, totalTracks: 1
[12/20 15:02:08     82s] z: 4, totalTracks: 1
[12/20 15:02:08     82s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:08     82s] All LLGs are deleted
[12/20 15:02:08     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:08     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:08     82s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1904.7M, EPOCH TIME: 1734687128.349246
[12/20 15:02:08     82s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1904.7M, EPOCH TIME: 1734687128.349521
[12/20 15:02:08     82s] # Building elevator llgBox search-tree.
[12/20 15:02:08     82s] #std cell=85 (0 fixed + 85 movable) #buf cell=0 #inv cell=12 #block=0 (0 floating + 0 preplaced)
[12/20 15:02:08     82s] #ioInst=104 #net=104 #term=356 #term/net=3.42, #fixedIo=104, #floatIo=0, #fixedPin=21, #floatPin=0
[12/20 15:02:08     82s] stdCell: 85 single + 0 double + 0 multi
[12/20 15:02:08     82s] Total standard cell length = 0.4133 (mm), area = 0.0023 (mm^2)
[12/20 15:02:08     82s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1904.7M, EPOCH TIME: 1734687128.349820
[12/20 15:02:08     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:08     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:08     82s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1904.7M, EPOCH TIME: 1734687128.349899
[12/20 15:02:08     82s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:08     82s] Core basic site is CoreSite
[12/20 15:02:08     82s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1904.7M, EPOCH TIME: 1734687128.356038
[12/20 15:02:08     82s] After signature check, allow fast init is false, keep pre-filter is false.
[12/20 15:02:08     82s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/20 15:02:08     82s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1904.7M, EPOCH TIME: 1734687128.356476
[12/20 15:02:08     82s] Use non-trimmed site array because memory saving is not enough.
[12/20 15:02:08     82s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:02:08     82s] SiteArray: use 659,456 bytes
[12/20 15:02:08     82s] SiteArray: current memory after site array memory allocation 1905.3M
[12/20 15:02:08     82s] SiteArray: FP blocked sites are writable
[12/20 15:02:08     82s] Estimated cell power/ground rail width = 0.700 um
[12/20 15:02:08     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:02:08     82s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1905.3M, EPOCH TIME: 1734687128.357620
[12/20 15:02:08     82s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:1905.3M, EPOCH TIME: 1734687128.360736
[12/20 15:02:08     82s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:02:08     82s] Atter site array init, number of instance map data is 0.
[12/20 15:02:08     82s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1905.3M, EPOCH TIME: 1734687128.362604
[12/20 15:02:08     82s] 
[12/20 15:02:08     82s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:08     82s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.013, REAL:0.013, MEM:1905.3M, EPOCH TIME: 1734687128.363038
[12/20 15:02:08     82s] 
[12/20 15:02:08     82s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:08     82s] Average module density = 0.007.
[12/20 15:02:08     82s] Density for the design = 0.007.
[12/20 15:02:08     82s]        = stdcell_area 738 sites (2314 um^2) / alloc_area 106090 sites (332698 um^2).
[12/20 15:02:08     82s] Pin Density = 0.003356.
[12/20 15:02:08     82s]             = total # of pins 356 / total area 106090.
[12/20 15:02:08     82s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1905.3M, EPOCH TIME: 1734687128.363669
[12/20 15:02:08     82s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1905.3M, EPOCH TIME: 1734687128.364122
[12/20 15:02:08     82s] OPERPROF: Starting pre-place ADS at level 1, MEM:1905.3M, EPOCH TIME: 1734687128.364192
[12/20 15:02:08     82s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1905.3M, EPOCH TIME: 1734687128.365052
[12/20 15:02:08     82s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1905.3M, EPOCH TIME: 1734687128.365066
[12/20 15:02:08     82s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1905.3M, EPOCH TIME: 1734687128.365098
[12/20 15:02:08     82s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1905.3M, EPOCH TIME: 1734687128.365114
[12/20 15:02:08     82s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1905.3M, EPOCH TIME: 1734687128.365123
[12/20 15:02:08     82s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1905.3M, EPOCH TIME: 1734687128.365571
[12/20 15:02:08     82s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1905.3M, EPOCH TIME: 1734687128.365583
[12/20 15:02:08     82s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1905.3M, EPOCH TIME: 1734687128.365724
[12/20 15:02:08     82s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:1905.3M, EPOCH TIME: 1734687128.365735
[12/20 15:02:08     82s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:1905.3M, EPOCH TIME: 1734687128.365764
[12/20 15:02:08     82s] ADSU 0.007 -> 0.007. site 106090.000 -> 106090.000. GS 44.800
[12/20 15:02:08     82s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.002, REAL:0.002, MEM:1905.3M, EPOCH TIME: 1734687128.366402
[12/20 15:02:08     82s] OPERPROF: Starting spMPad at level 1, MEM:1858.3M, EPOCH TIME: 1734687128.366911
[12/20 15:02:08     82s] OPERPROF:   Starting spContextMPad at level 2, MEM:1858.3M, EPOCH TIME: 1734687128.366933
[12/20 15:02:08     82s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1858.3M, EPOCH TIME: 1734687128.366943
[12/20 15:02:08     82s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1858.3M, EPOCH TIME: 1734687128.366953
[12/20 15:02:08     82s] Initial padding reaches pin density 0.470 for top
[12/20 15:02:08     82s] InitPadU 0.007 -> 0.009 for top
[12/20 15:02:08     82s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1858.3M, EPOCH TIME: 1734687128.368453
[12/20 15:02:08     82s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1858.3M, EPOCH TIME: 1734687128.368912
[12/20 15:02:08     82s] === lastAutoLevel = 8 
[12/20 15:02:08     82s] OPERPROF: Starting spInitNetWt at level 1, MEM:1858.3M, EPOCH TIME: 1734687128.369195
[12/20 15:02:08     82s] no activity file in design. spp won't run.
[12/20 15:02:08     82s] [spp] 0
[12/20 15:02:08     82s] [adp] 0:1:1:3
[12/20 15:02:08     82s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.000, REAL:0.000, MEM:1858.3M, EPOCH TIME: 1734687128.369239
[12/20 15:02:08     82s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/20 15:02:08     82s] OPERPROF: Starting npMain at level 1, MEM:1858.3M, EPOCH TIME: 1734687128.369332
[12/20 15:02:09     82s] OPERPROF:   Starting npPlace at level 2, MEM:1866.3M, EPOCH TIME: 1734687129.370296
[12/20 15:02:09     82s] Iteration  1: Total net bbox = 1.439e+04 (7.00e+03 7.39e+03)
[12/20 15:02:09     82s]               Est.  stn bbox = 1.592e+04 (7.79e+03 8.13e+03)
[12/20 15:02:09     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1869.3M
[12/20 15:02:09     82s] Iteration  2: Total net bbox = 1.439e+04 (7.00e+03 7.39e+03)
[12/20 15:02:09     82s]               Est.  stn bbox = 1.592e+04 (7.79e+03 8.13e+03)
[12/20 15:02:09     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1869.3M
[12/20 15:02:09     82s] exp_mt_sequential is set from setPlaceMode option to 1
[12/20 15:02:09     82s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/20 15:02:09     82s] place_exp_mt_interval set to default 32
[12/20 15:02:09     82s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/20 15:02:09     82s] Iteration  3: Total net bbox = 1.135e+04 (5.37e+03 5.98e+03)
[12/20 15:02:09     82s]               Est.  stn bbox = 1.279e+04 (6.11e+03 6.68e+03)
[12/20 15:02:09     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.7M
[12/20 15:02:09     82s] Iteration  4: Total net bbox = 1.095e+04 (5.19e+03 5.75e+03)
[12/20 15:02:09     82s]               Est.  stn bbox = 1.234e+04 (5.91e+03 6.43e+03)
[12/20 15:02:09     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.7M
[12/20 15:02:09     82s] Iteration  5: Total net bbox = 1.020e+04 (4.86e+03 5.33e+03)
[12/20 15:02:09     82s]               Est.  stn bbox = 1.151e+04 (5.54e+03 5.97e+03)
[12/20 15:02:09     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.7M
[12/20 15:02:09     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.022, REAL:0.023, MEM:1871.7M, EPOCH TIME: 1734687129.393123
[12/20 15:02:09     82s] OPERPROF: Finished npMain at level 1, CPU:0.024, REAL:1.024, MEM:1871.7M, EPOCH TIME: 1734687129.393455
[12/20 15:02:09     82s] OPERPROF: Starting npMain at level 1, MEM:1871.7M, EPOCH TIME: 1734687129.394507
[12/20 15:02:09     82s] OPERPROF:   Starting npPlace at level 2, MEM:1871.7M, EPOCH TIME: 1734687129.395121
[12/20 15:02:09     82s] Iteration  6: Total net bbox = 9.783e+03 (4.64e+03 5.14e+03)
[12/20 15:02:09     82s]               Est.  stn bbox = 1.105e+04 (5.29e+03 5.76e+03)
[12/20 15:02:09     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1871.7M
[12/20 15:02:09     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.016, REAL:0.016, MEM:1871.7M, EPOCH TIME: 1734687129.411554
[12/20 15:02:09     82s] OPERPROF: Finished npMain at level 1, CPU:0.017, REAL:0.017, MEM:1871.7M, EPOCH TIME: 1734687129.411943
[12/20 15:02:09     82s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1871.7M, EPOCH TIME: 1734687129.412040
[12/20 15:02:09     82s] Starting Early Global Route rough congestion estimation: mem = 1871.7M
[12/20 15:02:09     82s] <CMD> psp::embedded_egr_init_
[12/20 15:02:09     82s] (I)      ======================= Layers =======================
[12/20 15:02:09     82s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     82s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:02:09     82s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     82s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:02:09     82s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:02:09     82s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:02:09     82s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:02:09     82s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:02:09     82s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:02:09     82s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:02:09     82s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     82s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:02:09     82s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:02:09     82s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     82s] (I)      Started Import and model ( Curr Mem: 1871.71 MB )
[12/20 15:02:09     82s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:09     82s] (I)      == Non-default Options ==
[12/20 15:02:09     82s] (I)      Print mode                                         : 2
[12/20 15:02:09     82s] (I)      Stop if highly congested                           : false
[12/20 15:02:09     82s] (I)      Maximum routing layer                              : 4
[12/20 15:02:09     82s] (I)      Assign partition pins                              : false
[12/20 15:02:09     82s] (I)      Support large GCell                                : true
[12/20 15:02:09     82s] (I)      Number of threads                                  : 1
[12/20 15:02:09     82s] (I)      Number of rows per GCell                           : 7
[12/20 15:02:09     82s] (I)      Max num rows per GCell                             : 32
[12/20 15:02:09     82s] (I)      Method to set GCell size                           : row
[12/20 15:02:09     82s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:02:09     82s] (I)      Use row-based GCell size
[12/20 15:02:09     82s] (I)      Use row-based GCell align
[12/20 15:02:09     82s] (I)      layer 0 area = 202000
[12/20 15:02:09     82s] (I)      layer 1 area = 202000
[12/20 15:02:09     82s] (I)      layer 2 area = 202000
[12/20 15:02:09     82s] (I)      layer 3 area = 562000
[12/20 15:02:09     82s] (I)      GCell unit size   : 5600
[12/20 15:02:09     82s] (I)      GCell multiplier  : 7
[12/20 15:02:09     82s] (I)      GCell row height  : 5600
[12/20 15:02:09     82s] (I)      Actual row height : 5600
[12/20 15:02:09     82s] (I)      GCell align ref   : 270000 270000
[12/20 15:02:09     82s] [NR-eGR] Track table information for default rule: 
[12/20 15:02:09     82s] [NR-eGR] M1 has single uniform track structure
[12/20 15:02:09     82s] [NR-eGR] M2 has single uniform track structure
[12/20 15:02:09     82s] [NR-eGR] M3 has single uniform track structure
[12/20 15:02:09     82s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:02:09     82s] (I)      ============== Default via ===============
[12/20 15:02:09     82s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     82s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:02:09     82s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     82s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:02:09     82s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:02:09     82s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/20 15:02:09     82s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     82s] [NR-eGR] Read 9248 PG shapes
[12/20 15:02:09     82s] [NR-eGR] Read 0 clock shapes
[12/20 15:02:09     82s] [NR-eGR] Read 0 other shapes
[12/20 15:02:09     82s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:02:09     82s] [NR-eGR] #Instance Blockages : 2134
[12/20 15:02:09     82s] [NR-eGR] #PG Blockages       : 9248
[12/20 15:02:09     82s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:02:09     82s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:02:09     82s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:02:09     82s] [NR-eGR] #Other Blockages    : 0
[12/20 15:02:09     82s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:02:09     82s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:02:09     82s] [NR-eGR] Read 104 nets ( ignored 0 )
[12/20 15:02:09     82s] (I)      early_global_route_priority property id does not exist.
[12/20 15:02:09     82s] (I)      Read Num Blocks=11382  Num Prerouted Wires=0  Num CS=0
[12/20 15:02:09     82s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:02:09     82s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:02:09     82s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:02:09     82s] (I)      Number of ignored nets                =      0
[12/20 15:02:09     82s] (I)      Number of connected nets              =      0
[12/20 15:02:09     82s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:02:09     82s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:02:09     82s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:02:09     82s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:02:09     82s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:02:09     82s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:02:09     82s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:02:09     82s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:02:09     82s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:02:09     82s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:02:09     82s] (I)      Ndr track 0 does not exist
[12/20 15:02:09     82s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:02:09     82s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:02:09     82s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:02:09     82s] (I)      Site width          :   560  (dbu)
[12/20 15:02:09     82s] (I)      Row height          :  5600  (dbu)
[12/20 15:02:09     82s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:02:09     82s] (I)      GCell width         : 39200  (dbu)
[12/20 15:02:09     82s] (I)      GCell height        : 39200  (dbu)
[12/20 15:02:09     82s] (I)      Grid                :    29    29     4
[12/20 15:02:09     82s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:02:09     82s] (I)      Vertical capacity   :     0 39200     0 39200
[12/20 15:02:09     82s] (I)      Horizontal capacity :     0     0 39200     0
[12/20 15:02:09     82s] (I)      Default wire width  :   230   280   280   440
[12/20 15:02:09     82s] (I)      Default wire space  :   230   280   280   460
[12/20 15:02:09     82s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:02:09     82s] (I)      Default pitch size  :   460   560   560  1120
[12/20 15:02:09     82s] (I)      First track coord   :   640   360   640  1480
[12/20 15:02:09     82s] (I)      Num tracks per GCell: 85.22 70.00 70.00 35.00
[12/20 15:02:09     82s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:02:09     82s] (I)      Num of masks        :     1     1     1     1
[12/20 15:02:09     82s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:02:09     82s] (I)      --------------------------------------------------------
[12/20 15:02:09     82s] 
[12/20 15:02:09     82s] [NR-eGR] ============ Routing rule table ============
[12/20 15:02:09     82s] [NR-eGR] Rule id: 0  Nets: 104
[12/20 15:02:09     82s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:02:09     82s] (I)                    Layer    2    3     4 
[12/20 15:02:09     82s] (I)                    Pitch  560  560  1120 
[12/20 15:02:09     82s] (I)             #Used tracks    1    1     1 
[12/20 15:02:09     82s] (I)       #Fully used tracks    1    1     1 
[12/20 15:02:09     82s] [NR-eGR] ========================================
[12/20 15:02:09     82s] [NR-eGR] 
[12/20 15:02:09     82s] (I)      =============== Blocked Tracks ===============
[12/20 15:02:09     82s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     82s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:02:09     82s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     82s] (I)      |     1 |       0 |        0 |         0.00% |
[12/20 15:02:09     82s] (I)      |     2 |   57826 |    44178 |        76.40% |
[12/20 15:02:09     82s] (I)      |     3 |   57826 |    49803 |        86.13% |
[12/20 15:02:09     82s] (I)      |     4 |   28884 |    22175 |        76.77% |
[12/20 15:02:09     82s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     82s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1871.71 MB )
[12/20 15:02:09     82s] (I)      Reset routing kernel
[12/20 15:02:09     82s] (I)      numLocalWires=344  numGlobalNetBranches=101  numLocalNetBranches=81
[12/20 15:02:09     82s] (I)      totalPins=356  totalGlobalPin=119 (33.43%)
[12/20 15:02:09     82s] (I)      total 2D Cap : 38241 = (15001 H, 23240 V)
[12/20 15:02:09     82s] (I)      
[12/20 15:02:09     82s] (I)      ============  Phase 1a Route ============
[12/20 15:02:09     82s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/20 15:02:09     82s] (I)      Usage: 267 = (128 H, 139 V) = (0.85% H, 0.60% V) = (5.018e+03um H, 5.449e+03um V)
[12/20 15:02:09     82s] (I)      
[12/20 15:02:09     82s] (I)      ============  Phase 1b Route ============
[12/20 15:02:09     82s] (I)      Usage: 267 = (128 H, 139 V) = (0.85% H, 0.60% V) = (5.018e+03um H, 5.449e+03um V)
[12/20 15:02:09     82s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/20 15:02:09     82s] 
[12/20 15:02:09     82s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:02:09     82s] <CMD> psp::embedded_egr_term_
[12/20 15:02:09     82s] Finished Early Global Route rough congestion estimation: mem = 1871.7M
[12/20 15:02:09     82s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.011, REAL:0.011, MEM:1871.7M, EPOCH TIME: 1734687129.423228
[12/20 15:02:09     82s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/20 15:02:09     82s] OPERPROF: Starting CDPad at level 1, MEM:1871.7M, EPOCH TIME: 1734687129.423252
[12/20 15:02:09     82s] CDPadU 0.009 -> 0.008. R=0.007, N=85, GS=39.200
[12/20 15:02:09     82s] OPERPROF: Finished CDPad at level 1, CPU:0.002, REAL:0.002, MEM:1871.7M, EPOCH TIME: 1734687129.425587
[12/20 15:02:09     82s] OPERPROF: Starting npMain at level 1, MEM:1871.7M, EPOCH TIME: 1734687129.425656
[12/20 15:02:09     82s] OPERPROF:   Starting npPlace at level 2, MEM:1871.7M, EPOCH TIME: 1734687129.426223
[12/20 15:02:09     82s] OPERPROF:   Finished npPlace at level 2, CPU:0.004, REAL:0.004, MEM:1873.1M, EPOCH TIME: 1734687129.430629
[12/20 15:02:09     82s] OPERPROF: Finished npMain at level 1, CPU:0.005, REAL:0.005, MEM:1873.1M, EPOCH TIME: 1734687129.431020
[12/20 15:02:09     82s] Global placement CDP skipped at cutLevel 7.
[12/20 15:02:09     82s] Iteration  7: Total net bbox = 9.908e+03 (4.73e+03 5.18e+03)
[12/20 15:02:09     82s]               Est.  stn bbox = 1.117e+04 (5.37e+03 5.80e+03)
[12/20 15:02:09     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1873.1M
[12/20 15:02:09     82s] Iteration  8: Total net bbox = 9.908e+03 (4.73e+03 5.18e+03)
[12/20 15:02:09     82s]               Est.  stn bbox = 1.117e+04 (5.37e+03 5.80e+03)
[12/20 15:02:09     82s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1873.1M
[12/20 15:02:09     83s] OPERPROF: Starting npMain at level 1, MEM:1873.1M, EPOCH TIME: 1734687129.431991
[12/20 15:02:09     83s] OPERPROF:   Starting npPlace at level 2, MEM:1873.1M, EPOCH TIME: 1734687129.432481
[12/20 15:02:09     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.010, MEM:1873.1M, EPOCH TIME: 1734687129.442943
[12/20 15:02:09     83s] OPERPROF: Finished npMain at level 1, CPU:0.011, REAL:0.011, MEM:1873.1M, EPOCH TIME: 1734687129.443297
[12/20 15:02:09     83s] Legalizing MH Cells... 0 / 0 (level 5)
[12/20 15:02:09     83s] No instances found in the vector
[12/20 15:02:09     83s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1873.1M, DRC: 0)
[12/20 15:02:09     83s] 0 (out of 0) MH cells were successfully legalized.
[12/20 15:02:09     83s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1873.1M, EPOCH TIME: 1734687129.443384
[12/20 15:02:09     83s] Starting Early Global Route rough congestion estimation: mem = 1873.1M
[12/20 15:02:09     83s] <CMD> psp::embedded_egr_init_
[12/20 15:02:09     83s] (I)      ======================= Layers =======================
[12/20 15:02:09     83s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     83s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:02:09     83s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     83s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:02:09     83s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:02:09     83s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:02:09     83s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:02:09     83s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:02:09     83s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:02:09     83s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:02:09     83s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     83s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:02:09     83s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:02:09     83s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     83s] (I)      Started Import and model ( Curr Mem: 1873.12 MB )
[12/20 15:02:09     83s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:09     83s] (I)      == Non-default Options ==
[12/20 15:02:09     83s] (I)      Print mode                                         : 2
[12/20 15:02:09     83s] (I)      Stop if highly congested                           : false
[12/20 15:02:09     83s] (I)      Maximum routing layer                              : 4
[12/20 15:02:09     83s] (I)      Assign partition pins                              : false
[12/20 15:02:09     83s] (I)      Support large GCell                                : true
[12/20 15:02:09     83s] (I)      Number of threads                                  : 1
[12/20 15:02:09     83s] (I)      Number of rows per GCell                           : 4
[12/20 15:02:09     83s] (I)      Max num rows per GCell                             : 32
[12/20 15:02:09     83s] (I)      Method to set GCell size                           : row
[12/20 15:02:09     83s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:02:09     83s] (I)      Use row-based GCell size
[12/20 15:02:09     83s] (I)      Use row-based GCell align
[12/20 15:02:09     83s] (I)      layer 0 area = 202000
[12/20 15:02:09     83s] (I)      layer 1 area = 202000
[12/20 15:02:09     83s] (I)      layer 2 area = 202000
[12/20 15:02:09     83s] (I)      layer 3 area = 562000
[12/20 15:02:09     83s] (I)      GCell unit size   : 5600
[12/20 15:02:09     83s] (I)      GCell multiplier  : 4
[12/20 15:02:09     83s] (I)      GCell row height  : 5600
[12/20 15:02:09     83s] (I)      Actual row height : 5600
[12/20 15:02:09     83s] (I)      GCell align ref   : 270000 270000
[12/20 15:02:09     83s] [NR-eGR] Track table information for default rule: 
[12/20 15:02:09     83s] [NR-eGR] M1 has single uniform track structure
[12/20 15:02:09     83s] [NR-eGR] M2 has single uniform track structure
[12/20 15:02:09     83s] [NR-eGR] M3 has single uniform track structure
[12/20 15:02:09     83s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:02:09     83s] (I)      ============== Default via ===============
[12/20 15:02:09     83s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     83s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:02:09     83s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     83s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:02:09     83s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:02:09     83s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/20 15:02:09     83s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     83s] [NR-eGR] Read 9248 PG shapes
[12/20 15:02:09     83s] [NR-eGR] Read 0 clock shapes
[12/20 15:02:09     83s] [NR-eGR] Read 0 other shapes
[12/20 15:02:09     83s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:02:09     83s] [NR-eGR] #Instance Blockages : 2134
[12/20 15:02:09     83s] [NR-eGR] #PG Blockages       : 9248
[12/20 15:02:09     83s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:02:09     83s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:02:09     83s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:02:09     83s] [NR-eGR] #Other Blockages    : 0
[12/20 15:02:09     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:02:09     83s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:02:09     83s] [NR-eGR] Read 104 nets ( ignored 0 )
[12/20 15:02:09     83s] (I)      early_global_route_priority property id does not exist.
[12/20 15:02:09     83s] (I)      Read Num Blocks=11382  Num Prerouted Wires=0  Num CS=0
[12/20 15:02:09     83s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:02:09     83s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:02:09     83s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:02:09     83s] (I)      Number of ignored nets                =      0
[12/20 15:02:09     83s] (I)      Number of connected nets              =      0
[12/20 15:02:09     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:02:09     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:02:09     83s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:02:09     83s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:02:09     83s] (I)      Ndr track 0 does not exist
[12/20 15:02:09     83s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:02:09     83s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:02:09     83s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:02:09     83s] (I)      Site width          :   560  (dbu)
[12/20 15:02:09     83s] (I)      Row height          :  5600  (dbu)
[12/20 15:02:09     83s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:02:09     83s] (I)      GCell width         : 22400  (dbu)
[12/20 15:02:09     83s] (I)      GCell height        : 22400  (dbu)
[12/20 15:02:09     83s] (I)      Grid                :    50    50     4
[12/20 15:02:09     83s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:02:09     83s] (I)      Vertical capacity   :     0 22400     0 22400
[12/20 15:02:09     83s] (I)      Horizontal capacity :     0     0 22400     0
[12/20 15:02:09     83s] (I)      Default wire width  :   230   280   280   440
[12/20 15:02:09     83s] (I)      Default wire space  :   230   280   280   460
[12/20 15:02:09     83s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:02:09     83s] (I)      Default pitch size  :   460   560   560  1120
[12/20 15:02:09     83s] (I)      First track coord   :   640   360   640  1480
[12/20 15:02:09     83s] (I)      Num tracks per GCell: 48.70 40.00 40.00 20.00
[12/20 15:02:09     83s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:02:09     83s] (I)      Num of masks        :     1     1     1     1
[12/20 15:02:09     83s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:02:09     83s] (I)      --------------------------------------------------------
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] [NR-eGR] ============ Routing rule table ============
[12/20 15:02:09     83s] [NR-eGR] Rule id: 0  Nets: 104
[12/20 15:02:09     83s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:02:09     83s] (I)                    Layer    2    3     4 
[12/20 15:02:09     83s] (I)                    Pitch  560  560  1120 
[12/20 15:02:09     83s] (I)             #Used tracks    1    1     1 
[12/20 15:02:09     83s] (I)       #Fully used tracks    1    1     1 
[12/20 15:02:09     83s] [NR-eGR] ========================================
[12/20 15:02:09     83s] [NR-eGR] 
[12/20 15:02:09     83s] (I)      =============== Blocked Tracks ===============
[12/20 15:02:09     83s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:02:09     83s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     83s] (I)      |     1 |       0 |        0 |         0.00% |
[12/20 15:02:09     83s] (I)      |     2 |   99700 |    76039 |        76.27% |
[12/20 15:02:09     83s] (I)      |     3 |   99700 |    80806 |        81.05% |
[12/20 15:02:09     83s] (I)      |     4 |   49800 |    38169 |        76.64% |
[12/20 15:02:09     83s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     83s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1873.12 MB )
[12/20 15:02:09     83s] (I)      Reset routing kernel
[12/20 15:02:09     83s] (I)      numLocalWires=344  numGlobalNetBranches=96  numLocalNetBranches=84
[12/20 15:02:09     83s] (I)      totalPins=356  totalGlobalPin=120 (33.71%)
[12/20 15:02:09     83s] (I)      total 2D Cap : 65396 = (25826 H, 39570 V)
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] (I)      ============  Phase 1a Route ============
[12/20 15:02:09     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/20 15:02:09     83s] (I)      Usage: 430 = (207 H, 223 V) = (0.80% H, 0.56% V) = (4.637e+03um H, 4.995e+03um V)
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] (I)      ============  Phase 1b Route ============
[12/20 15:02:09     83s] (I)      Usage: 430 = (207 H, 223 V) = (0.80% H, 0.56% V) = (4.637e+03um H, 4.995e+03um V)
[12/20 15:02:09     83s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:02:09     83s] <CMD> psp::embedded_egr_term_
[12/20 15:02:09     83s] Finished Early Global Route rough congestion estimation: mem = 1873.1M
[12/20 15:02:09     83s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.006, REAL:0.006, MEM:1873.1M, EPOCH TIME: 1734687129.449323
[12/20 15:02:09     83s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/20 15:02:09     83s] OPERPROF: Starting CDPad at level 1, MEM:1873.1M, EPOCH TIME: 1734687129.449339
[12/20 15:02:09     83s] CDPadU 0.008 -> 0.008. R=0.007, N=85, GS=22.400
[12/20 15:02:09     83s] OPERPROF: Finished CDPad at level 1, CPU:0.003, REAL:0.003, MEM:1873.1M, EPOCH TIME: 1734687129.451985
[12/20 15:02:09     83s] OPERPROF: Starting npMain at level 1, MEM:1873.1M, EPOCH TIME: 1734687129.452039
[12/20 15:02:09     83s] OPERPROF:   Starting npPlace at level 2, MEM:1873.1M, EPOCH TIME: 1734687129.452487
[12/20 15:02:09     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.004, REAL:0.004, MEM:1874.1M, EPOCH TIME: 1734687129.456485
[12/20 15:02:09     83s] OPERPROF: Finished npMain at level 1, CPU:0.005, REAL:0.005, MEM:1874.1M, EPOCH TIME: 1734687129.456825
[12/20 15:02:09     83s] Global placement CDP skipped at cutLevel 9.
[12/20 15:02:09     83s] Iteration  9: Total net bbox = 9.734e+03 (4.65e+03 5.08e+03)
[12/20 15:02:09     83s]               Est.  stn bbox = 1.098e+04 (5.28e+03 5.70e+03)
[12/20 15:02:09     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.1M
[12/20 15:02:09     83s] Iteration 10: Total net bbox = 9.734e+03 (4.65e+03 5.08e+03)
[12/20 15:02:09     83s]               Est.  stn bbox = 1.098e+04 (5.28e+03 5.70e+03)
[12/20 15:02:09     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.1M
[12/20 15:02:09     83s] Legalizing MH Cells... 0 / 0 (level 8)
[12/20 15:02:09     83s] No instances found in the vector
[12/20 15:02:09     83s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1874.1M, DRC: 0)
[12/20 15:02:09     83s] 0 (out of 0) MH cells were successfully legalized.
[12/20 15:02:09     83s] OPERPROF: Starting npMain at level 1, MEM:1874.1M, EPOCH TIME: 1734687129.457904
[12/20 15:02:09     83s] OPERPROF:   Starting npPlace at level 2, MEM:1874.1M, EPOCH TIME: 1734687129.458379
[12/20 15:02:09     83s] GP RA stats: MHOnly 0 nrInst 85 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/20 15:02:09     83s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1875.1M, EPOCH TIME: 1734687129.526213
[12/20 15:02:09     83s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1875.1M, EPOCH TIME: 1734687129.526318
[12/20 15:02:09     83s] OPERPROF:   Finished npPlace at level 2, CPU:0.068, REAL:0.068, MEM:1875.1M, EPOCH TIME: 1734687129.526360
[12/20 15:02:09     83s] OPERPROF: Finished npMain at level 1, CPU:0.069, REAL:0.069, MEM:1875.1M, EPOCH TIME: 1734687129.526759
[12/20 15:02:09     83s] Iteration 11: Total net bbox = 1.048e+04 (5.03e+03 5.45e+03)
[12/20 15:02:09     83s]               Est.  stn bbox = 1.179e+04 (5.70e+03 6.09e+03)
[12/20 15:02:09     83s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1875.1M
[12/20 15:02:09     83s] [adp] clock
[12/20 15:02:09     83s] [adp] weight, nr nets, wire length
[12/20 15:02:09     83s] [adp]      0        1  384.277000
[12/20 15:02:09     83s] [adp] data
[12/20 15:02:09     83s] [adp] weight, nr nets, wire length
[12/20 15:02:09     83s] [adp]      0      103  10092.640000
[12/20 15:02:09     83s] [adp] 0.000000|0.000000|0.000000
[12/20 15:02:09     83s] Iteration 12: Total net bbox = 1.048e+04 (5.03e+03 5.45e+03)
[12/20 15:02:09     83s]               Est.  stn bbox = 1.179e+04 (5.70e+03 6.09e+03)
[12/20 15:02:09     83s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1875.1M
[12/20 15:02:09     83s] *** cost = 1.048e+04 (5.03e+03 5.45e+03) (cpu for global=0:00:00.2) real=0:00:01.0***
[12/20 15:02:09     83s] Saved padding area to DB
[12/20 15:02:09     83s] All LLGs are deleted
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1875.1M, EPOCH TIME: 1734687129.528133
[12/20 15:02:09     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1875.1M, EPOCH TIME: 1734687129.528373
[12/20 15:02:09     83s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[12/20 15:02:09     83s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[12/20 15:02:09     83s] <CMD> scanReorder
[12/20 15:02:09     83s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/20 15:02:09     83s] Type 'man IMPSP-9025' for more detail.
[12/20 15:02:09     83s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1875.1M, EPOCH TIME: 1734687129.529613
[12/20 15:02:09     83s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1875.1M, EPOCH TIME: 1734687129.529654
[12/20 15:02:09     83s] Processing tracks to init pin-track alignment.
[12/20 15:02:09     83s] z: 2, totalTracks: 1
[12/20 15:02:09     83s] z: 4, totalTracks: 1
[12/20 15:02:09     83s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:09     83s] All LLGs are deleted
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1875.1M, EPOCH TIME: 1734687129.531989
[12/20 15:02:09     83s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1875.1M, EPOCH TIME: 1734687129.532226
[12/20 15:02:09     83s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1875.1M, EPOCH TIME: 1734687129.532268
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1875.1M, EPOCH TIME: 1734687129.532339
[12/20 15:02:09     83s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:09     83s] Core basic site is CoreSite
[12/20 15:02:09     83s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1875.1M, EPOCH TIME: 1734687129.538448
[12/20 15:02:09     83s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:02:09     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:02:09     83s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1875.1M, EPOCH TIME: 1734687129.538889
[12/20 15:02:09     83s] Fast DP-INIT is on for default
[12/20 15:02:09     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:02:09     83s] Atter site array init, number of instance map data is 0.
[12/20 15:02:09     83s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.008, REAL:0.008, MEM:1875.1M, EPOCH TIME: 1734687129.540479
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:09     83s] OPERPROF:       Starting CMU at level 4, MEM:1875.1M, EPOCH TIME: 1734687129.540748
[12/20 15:02:09     83s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1875.1M, EPOCH TIME: 1734687129.541098
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:09     83s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:1875.1M, EPOCH TIME: 1734687129.541210
[12/20 15:02:09     83s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1875.1M, EPOCH TIME: 1734687129.541224
[12/20 15:02:09     83s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1875.1M, EPOCH TIME: 1734687129.541239
[12/20 15:02:09     83s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1875.1MB).
[12/20 15:02:09     83s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.012, REAL:0.012, MEM:1875.1M, EPOCH TIME: 1734687129.541651
[12/20 15:02:09     83s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.012, REAL:0.012, MEM:1875.1M, EPOCH TIME: 1734687129.541667
[12/20 15:02:09     83s] TDRefine: refinePlace mode is spiral
[12/20 15:02:09     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.1
[12/20 15:02:09     83s] OPERPROF: Starting RefinePlace at level 1, MEM:1875.1M, EPOCH TIME: 1734687129.541692
[12/20 15:02:09     83s] *** Starting refinePlace (0:01:23 mem=1875.1M) ***
[12/20 15:02:09     83s] Total net bbox length = 1.048e+04 (5.030e+03 5.449e+03) (ext = 8.139e+03)
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:09     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:09     83s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:09     83s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:09     83s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1875.1M, EPOCH TIME: 1734687129.543346
[12/20 15:02:09     83s] Starting refinePlace ...
[12/20 15:02:09     83s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:09     83s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:09     83s]   Spread Effort: high, standalone mode, useDDP on.
[12/20 15:02:09     83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1875.1MB) @(0:01:23 - 0:01:23).
[12/20 15:02:09     83s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:09     83s] wireLenOptFixPriorityInst 0 inst fixed
[12/20 15:02:09     83s] Placement tweakage begins.
[12/20 15:02:09     83s] wire length = 1.091e+04
[12/20 15:02:09     83s] wire length = 1.080e+04
[12/20 15:02:09     83s] Placement tweakage ends.
[12/20 15:02:09     83s] Move report: tweak moves 2 insts, mean move: 5.08 um, max move: 5.36 um 
[12/20 15:02:09     83s] 	Max move on inst (g2448__9945): (485.52, 572.39) --> (480.16, 572.39)
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/20 15:02:09     83s] Move report: legalization moves 85 insts, mean move: 3.54 um, max move: 11.62 um spiral
[12/20 15:02:09     83s] 	Max move on inst (g2395__5526): (464.75, 695.59) --> (464.32, 684.40)
[12/20 15:02:09     83s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:09     83s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:09     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1903.2MB) @(0:01:23 - 0:01:23).
[12/20 15:02:09     83s] Move report: Detail placement moves 85 insts, mean move: 3.65 um, max move: 11.62 um 
[12/20 15:02:09     83s] 	Max move on inst (g2395__5526): (464.75, 695.59) --> (464.32, 684.40)
[12/20 15:02:09     83s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1903.2MB
[12/20 15:02:09     83s] Statistics of distance of Instance movement in refine placement:
[12/20 15:02:09     83s]   maximum (X+Y) =        11.62 um
[12/20 15:02:09     83s]   inst (g2395__5526) with max move: (464.748, 695.589) -> (464.32, 684.4)
[12/20 15:02:09     83s]   mean    (X+Y) =         3.65 um
[12/20 15:02:09     83s] Summary Report:
[12/20 15:02:09     83s] Instances move: 85 (out of 85 movable)
[12/20 15:02:09     83s] Instances flipped: 0
[12/20 15:02:09     83s] Mean displacement: 3.65 um
[12/20 15:02:09     83s] Max displacement: 11.62 um (Instance: g2395__5526) (464.748, 695.589) -> (464.32, 684.4)
[12/20 15:02:09     83s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: oai21d1
[12/20 15:02:09     83s] Total instances moved : 85
[12/20 15:02:09     83s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.079, MEM:1903.2M, EPOCH TIME: 1734687129.622764
[12/20 15:02:09     83s] Total net bbox length = 1.048e+04 (4.953e+03 5.524e+03) (ext = 8.139e+03)
[12/20 15:02:09     83s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1903.2MB
[12/20 15:02:09     83s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1903.2MB) @(0:01:23 - 0:01:23).
[12/20 15:02:09     83s] *** Finished refinePlace (0:01:23 mem=1903.2M) ***
[12/20 15:02:09     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.1
[12/20 15:02:09     83s] OPERPROF: Finished RefinePlace at level 1, CPU:0.012, REAL:0.081, MEM:1903.2M, EPOCH TIME: 1734687129.622889
[12/20 15:02:09     83s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1903.2M, EPOCH TIME: 1734687129.622901
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:85).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] All LLGs are deleted
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1903.2M, EPOCH TIME: 1734687129.623807
[12/20 15:02:09     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1903.2M, EPOCH TIME: 1734687129.624062
[12/20 15:02:09     83s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.003, REAL:0.003, MEM:1900.2M, EPOCH TIME: 1734687129.625445
[12/20 15:02:09     83s] *** End of Placement (cpu=0:00:00.2, real=0:00:01.0, mem=1900.2M) ***
[12/20 15:02:09     83s] Processing tracks to init pin-track alignment.
[12/20 15:02:09     83s] z: 2, totalTracks: 1
[12/20 15:02:09     83s] z: 4, totalTracks: 1
[12/20 15:02:09     83s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:09     83s] All LLGs are deleted
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1900.2M, EPOCH TIME: 1734687129.627943
[12/20 15:02:09     83s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1734687129.628193
[12/20 15:02:09     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1900.2M, EPOCH TIME: 1734687129.628232
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1900.2M, EPOCH TIME: 1734687129.628304
[12/20 15:02:09     83s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:09     83s] Core basic site is CoreSite
[12/20 15:02:09     83s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1900.2M, EPOCH TIME: 1734687129.634503
[12/20 15:02:09     83s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:02:09     83s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:02:09     83s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1734687129.634944
[12/20 15:02:09     83s] Fast DP-INIT is on for default
[12/20 15:02:09     83s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:02:09     83s] Atter site array init, number of instance map data is 0.
[12/20 15:02:09     83s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1900.2M, EPOCH TIME: 1734687129.636509
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:09     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:1900.2M, EPOCH TIME: 1734687129.636852
[12/20 15:02:09     83s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1900.2M, EPOCH TIME: 1734687129.637275
[12/20 15:02:09     83s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1900.2M, EPOCH TIME: 1734687129.637352
[12/20 15:02:09     83s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1734687129.637779
[12/20 15:02:09     83s] default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
[12/20 15:02:09     83s] Density distribution unevenness ratio = 94.739%
[12/20 15:02:09     83s] Density distribution unevenness ratio (U70) = 0.000%
[12/20 15:02:09     83s] Density distribution unevenness ratio (U80) = 0.000%
[12/20 15:02:09     83s] Density distribution unevenness ratio (U90) = 0.000%
[12/20 15:02:09     83s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.001, REAL:0.001, MEM:1900.2M, EPOCH TIME: 1734687129.637816
[12/20 15:02:09     83s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1900.2M, EPOCH TIME: 1734687129.637826
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] All LLGs are deleted
[12/20 15:02:09     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:09     83s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1900.2M, EPOCH TIME: 1734687129.638410
[12/20 15:02:09     83s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1900.2M, EPOCH TIME: 1734687129.638590
[12/20 15:02:09     83s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1900.2M, EPOCH TIME: 1734687129.639395
[12/20 15:02:09     83s] <CMD> setDelayCalMode -engine aae
[12/20 15:02:09     83s] <CMD> all_setup_analysis_views
[12/20 15:02:09     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:09     83s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/20 15:02:09     83s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/20 15:02:09     83s] <CMD> get_ccopt_clock_trees *
[12/20 15:02:09     83s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -timingEffort
[12/20 15:02:09     83s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/20 15:02:09     83s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[12/20 15:02:09     83s] <CMD> getAnalysisMode -quiet -honorClockDomains
[12/20 15:02:09     83s] **INFO: Enable pre-place timing setting for timing analysis
[12/20 15:02:09     83s] Set Using Default Delay Limit as 101.
[12/20 15:02:09     83s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/20 15:02:09     83s] <CMD> set delaycal_use_default_delay_limit 101
[12/20 15:02:09     83s] Set Default Net Delay as 0 ps.
[12/20 15:02:09     83s] <CMD> set delaycal_default_net_delay 0
[12/20 15:02:09     83s] Set Default Net Load as 0 pF. 
[12/20 15:02:09     83s] <CMD> set delaycal_default_net_load 0
[12/20 15:02:09     83s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/20 15:02:09     83s] <CMD> getAnalysisMode -clkSrcPath -quiet
[12/20 15:02:09     83s] <CMD> getAnalysisMode -clockPropagation -quiet
[12/20 15:02:09     83s] <CMD> getAnalysisMode -checkType -quiet
[12/20 15:02:09     83s] <CMD> buildTimingGraph
[12/20 15:02:09     83s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/20 15:02:09     83s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[12/20 15:02:09     83s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[12/20 15:02:09     83s] **INFO: Analyzing IO path groups for slack adjustment
[12/20 15:02:09     83s] <CMD> get_global timing_enable_path_group_priority
[12/20 15:02:09     83s] <CMD> get_global timing_constraint_enable_group_path_resetting
[12/20 15:02:09     83s] <CMD> set_global timing_enable_path_group_priority false
[12/20 15:02:09     83s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[12/20 15:02:09     83s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/20 15:02:09     83s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 15:02:09     83s] <CMD> group_path -name in2reg_tmp.14558 -from {0x39 0x3c} -to 0x3d -ignore_source_of_trigger_arc
[12/20 15:02:09     83s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[12/20 15:02:09     83s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 15:02:09     83s] <CMD> group_path -name in2out_tmp.14558 -from {0x40 0x43} -to 0x44 -ignore_source_of_trigger_arc
[12/20 15:02:09     83s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 15:02:09     83s] <CMD> group_path -name reg2reg_tmp.14558 -from 0x46 -to 0x47
[12/20 15:02:09     83s] <CMD> set_global _is_ipo_interactive_path_groups 1
[12/20 15:02:09     83s] <CMD> group_path -name reg2out_tmp.14558 -from 0x4a -to 0x4b
[12/20 15:02:09     83s] <CMD> setPathGroupOptions reg2reg_tmp.14558 -effortLevel high
[12/20 15:02:09     83s] Effort level <high> specified for reg2reg_tmp.14558 path_group
[12/20 15:02:09     83s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:02:09     83s] #################################################################################
[12/20 15:02:09     83s] # Design Stage: PreRoute
[12/20 15:02:09     83s] # Design Name: elevator
[12/20 15:02:09     83s] # Design Mode: 90nm
[12/20 15:02:09     83s] # Analysis Mode: MMMC Non-OCV 
[12/20 15:02:09     83s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:02:09     83s] # Signoff Settings: SI Off 
[12/20 15:02:09     83s] #################################################################################
[12/20 15:02:09     83s] Calculate delays in BcWc mode...
[12/20 15:02:09     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 1916.5M, InitMEM = 1916.5M)
[12/20 15:02:09     83s] Start delay calculation (fullDC) (1 T). (MEM=1916.52)
[12/20 15:02:09     83s] End AAE Lib Interpolated Model. (MEM=1928.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:09     83s] Total number of fetched objects 195
[12/20 15:02:09     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:09     83s] End delay calculation. (MEM=1951.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:02:09     83s] End delay calculation (fullDC). (MEM=1951.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:02:09     83s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1951.7M) ***
[12/20 15:02:09     83s] <CMD> reset_path_group -name reg2out_tmp.14558
[12/20 15:02:09     83s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 15:02:09     83s] <CMD> reset_path_group -name in2reg_tmp.14558
[12/20 15:02:09     83s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 15:02:09     83s] <CMD> reset_path_group -name in2out_tmp.14558
[12/20 15:02:09     83s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 15:02:09     83s] <CMD> reset_path_group -name reg2reg_tmp.14558
[12/20 15:02:09     83s] <CMD> set_global _is_ipo_interactive_path_groups 0
[12/20 15:02:09     83s] **INFO: Disable pre-place timing setting for timing analysis
[12/20 15:02:09     83s] <CMD> setDelayCalMode -ignoreNetLoad false
[12/20 15:02:09     83s] Set Using Default Delay Limit as 1000.
[12/20 15:02:09     83s] <CMD> set delaycal_use_default_delay_limit 1000
[12/20 15:02:09     83s] Set Default Net Delay as 1000 ps.
[12/20 15:02:09     83s] <CMD> set delaycal_default_net_delay 1000ps
[12/20 15:02:09     83s] Set Default Net Load as 0.5 pF. 
[12/20 15:02:09     83s] <CMD> set delaycal_default_net_load 0.5pf
[12/20 15:02:09     83s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[12/20 15:02:09     83s] <CMD> all_setup_analysis_views
[12/20 15:02:09     83s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/20 15:02:09     83s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -improveWithPsp
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/20 15:02:09     83s] <CMD> getPlaceMode -congRepair -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -fp -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/20 15:02:09     83s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/20 15:02:09     83s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/20 15:02:09     83s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/20 15:02:09     83s] <CMD> getPlaceMode -quickCTS -quiet
[12/20 15:02:09     83s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/20 15:02:09     83s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[12/20 15:02:09     83s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[12/20 15:02:09     83s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/20 15:02:09     83s] <CMD> congRepair
[12/20 15:02:09     83s] Info: Disable timing driven in postCTS congRepair.
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] Starting congRepair ...
[12/20 15:02:09     83s] User Input Parameters:
[12/20 15:02:09     83s] - Congestion Driven    : On
[12/20 15:02:09     83s] - Timing Driven        : Off
[12/20 15:02:09     83s] - Area-Violation Based : On
[12/20 15:02:09     83s] - Start Rollback Level : -5
[12/20 15:02:09     83s] - Legalized            : On
[12/20 15:02:09     83s] - Window Based         : Off
[12/20 15:02:09     83s] - eDen incr mode       : Off
[12/20 15:02:09     83s] - Small incr mode      : Off
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:02:09     83s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:02:09     83s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1942.2M, EPOCH TIME: 1734687129.809876
[12/20 15:02:09     83s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:1942.2M, EPOCH TIME: 1734687129.814197
[12/20 15:02:09     83s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1942.2M, EPOCH TIME: 1734687129.814269
[12/20 15:02:09     83s] Starting Early Global Route congestion estimation: mem = 1942.2M
[12/20 15:02:09     83s] (I)      ======================= Layers =======================
[12/20 15:02:09     83s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     83s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:02:09     83s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     83s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:02:09     83s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:02:09     83s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:02:09     83s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:02:09     83s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:02:09     83s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:02:09     83s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:02:09     83s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     83s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:02:09     83s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:02:09     83s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:09     83s] (I)      Started Import and model ( Curr Mem: 1942.21 MB )
[12/20 15:02:09     83s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:09     83s] (I)      == Non-default Options ==
[12/20 15:02:09     83s] (I)      Maximum routing layer                              : 4
[12/20 15:02:09     83s] (I)      Number of threads                                  : 1
[12/20 15:02:09     83s] (I)      Use non-blocking free Dbs wires                    : false
[12/20 15:02:09     83s] (I)      Method to set GCell size                           : row
[12/20 15:02:09     83s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:02:09     83s] (I)      Use row-based GCell size
[12/20 15:02:09     83s] (I)      Use row-based GCell align
[12/20 15:02:09     83s] (I)      layer 0 area = 202000
[12/20 15:02:09     83s] (I)      layer 1 area = 202000
[12/20 15:02:09     83s] (I)      layer 2 area = 202000
[12/20 15:02:09     83s] (I)      layer 3 area = 562000
[12/20 15:02:09     83s] (I)      GCell unit size   : 5600
[12/20 15:02:09     83s] (I)      GCell multiplier  : 1
[12/20 15:02:09     83s] (I)      GCell row height  : 5600
[12/20 15:02:09     83s] (I)      Actual row height : 5600
[12/20 15:02:09     83s] (I)      GCell align ref   : 270000 270000
[12/20 15:02:09     83s] [NR-eGR] Track table information for default rule: 
[12/20 15:02:09     83s] [NR-eGR] M1 has single uniform track structure
[12/20 15:02:09     83s] [NR-eGR] M2 has single uniform track structure
[12/20 15:02:09     83s] [NR-eGR] M3 has single uniform track structure
[12/20 15:02:09     83s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:02:09     83s] (I)      ============== Default via ===============
[12/20 15:02:09     83s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     83s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:02:09     83s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     83s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:02:09     83s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:02:09     83s] (I)      | 3 |    3  VL         |    8  VL_TOS_E  |
[12/20 15:02:09     83s] (I)      +---+------------------+-----------------+
[12/20 15:02:09     83s] [NR-eGR] Read 9248 PG shapes
[12/20 15:02:09     83s] [NR-eGR] Read 0 clock shapes
[12/20 15:02:09     83s] [NR-eGR] Read 0 other shapes
[12/20 15:02:09     83s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:02:09     83s] [NR-eGR] #Instance Blockages : 2134
[12/20 15:02:09     83s] [NR-eGR] #PG Blockages       : 9248
[12/20 15:02:09     83s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:02:09     83s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:02:09     83s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:02:09     83s] [NR-eGR] #Other Blockages    : 0
[12/20 15:02:09     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:02:09     83s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:02:09     83s] [NR-eGR] Read 104 nets ( ignored 0 )
[12/20 15:02:09     83s] (I)      early_global_route_priority property id does not exist.
[12/20 15:02:09     83s] (I)      Read Num Blocks=11382  Num Prerouted Wires=0  Num CS=0
[12/20 15:02:09     83s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:02:09     83s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:02:09     83s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:02:09     83s] (I)      Number of ignored nets                =      0
[12/20 15:02:09     83s] (I)      Number of connected nets              =      0
[12/20 15:02:09     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:02:09     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:02:09     83s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:02:09     83s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:02:09     83s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:02:09     83s] (I)      Ndr track 0 does not exist
[12/20 15:02:09     83s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:02:09     83s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:02:09     83s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:02:09     83s] (I)      Site width          :   560  (dbu)
[12/20 15:02:09     83s] (I)      Row height          :  5600  (dbu)
[12/20 15:02:09     83s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:02:09     83s] (I)      GCell width         :  5600  (dbu)
[12/20 15:02:09     83s] (I)      GCell height        :  5600  (dbu)
[12/20 15:02:09     83s] (I)      Grid                :   200   200     4
[12/20 15:02:09     83s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:02:09     83s] (I)      Vertical capacity   :     0  5600     0  5600
[12/20 15:02:09     83s] (I)      Horizontal capacity :     0     0  5600     0
[12/20 15:02:09     83s] (I)      Default wire width  :   230   280   280   440
[12/20 15:02:09     83s] (I)      Default wire space  :   230   280   280   460
[12/20 15:02:09     83s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:02:09     83s] (I)      Default pitch size  :   460   560   560  1120
[12/20 15:02:09     83s] (I)      First track coord   :   640   360   640  1480
[12/20 15:02:09     83s] (I)      Num tracks per GCell: 12.17 10.00 10.00  5.00
[12/20 15:02:09     83s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:02:09     83s] (I)      Num of masks        :     1     1     1     1
[12/20 15:02:09     83s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:02:09     83s] (I)      --------------------------------------------------------
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] [NR-eGR] ============ Routing rule table ============
[12/20 15:02:09     83s] [NR-eGR] Rule id: 0  Nets: 104
[12/20 15:02:09     83s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:02:09     83s] (I)                    Layer    2    3     4 
[12/20 15:02:09     83s] (I)                    Pitch  560  560  1120 
[12/20 15:02:09     83s] (I)             #Used tracks    1    1     1 
[12/20 15:02:09     83s] (I)       #Fully used tracks    1    1     1 
[12/20 15:02:09     83s] [NR-eGR] ========================================
[12/20 15:02:09     83s] [NR-eGR] 
[12/20 15:02:09     83s] (I)      =============== Blocked Tracks ===============
[12/20 15:02:09     83s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:02:09     83s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     83s] (I)      |     1 |       0 |        0 |         0.00% |
[12/20 15:02:09     83s] (I)      |     2 |  398800 |   298464 |        74.84% |
[12/20 15:02:09     83s] (I)      |     3 |  398800 |   296814 |        74.43% |
[12/20 15:02:09     83s] (I)      |     4 |  199200 |   150455 |        75.53% |
[12/20 15:02:09     83s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:09     83s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1942.21 MB )
[12/20 15:02:09     83s] (I)      Reset routing kernel
[12/20 15:02:09     83s] (I)      Started Global Routing ( Curr Mem: 1942.21 MB )
[12/20 15:02:09     83s] (I)      totalPins=379  totalGlobalPin=325 (85.75%)
[12/20 15:02:09     83s] (I)      total 2D Cap : 266801 = (105667 H, 161134 V)
[12/20 15:02:09     83s] [NR-eGR] Layer group 1: route 104 net(s) in layer range [2, 4]
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] (I)      ============  Phase 1a Route ============
[12/20 15:02:09     83s] (I)      Usage: 1913 = (910 H, 1003 V) = (0.86% H, 0.62% V) = (5.096e+03um H, 5.617e+03um V)
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] (I)      ============  Phase 1b Route ============
[12/20 15:02:09     83s] (I)      Usage: 1913 = (910 H, 1003 V) = (0.86% H, 0.62% V) = (5.096e+03um H, 5.617e+03um V)
[12/20 15:02:09     83s] (I)      Overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.071280e+04um
[12/20 15:02:09     83s] (I)      Congestion metric : 0.01%H 0.00%V, 0.01%HV
[12/20 15:02:09     83s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] (I)      ============  Phase 1c Route ============
[12/20 15:02:09     83s] (I)      Usage: 1913 = (910 H, 1003 V) = (0.86% H, 0.62% V) = (5.096e+03um H, 5.617e+03um V)
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] (I)      ============  Phase 1d Route ============
[12/20 15:02:09     83s] (I)      Usage: 1913 = (910 H, 1003 V) = (0.86% H, 0.62% V) = (5.096e+03um H, 5.617e+03um V)
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] (I)      ============  Phase 1e Route ============
[12/20 15:02:09     83s] (I)      Usage: 1913 = (910 H, 1003 V) = (0.86% H, 0.62% V) = (5.096e+03um H, 5.617e+03um V)
[12/20 15:02:09     83s] [NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 1.071280e+04um
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] (I)      ============  Phase 1l Route ============
[12/20 15:02:09     83s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/20 15:02:09     83s] (I)      Layer  2:     112560      1115         0      275150      122850    (69.13%) 
[12/20 15:02:09     83s] (I)      Layer  3:     106291       898         0      273540      124460    (68.73%) 
[12/20 15:02:09     83s] (I)      Layer  4:      48842         0         0      140515       58485    (70.61%) 
[12/20 15:02:09     83s] (I)      Total:        267693      2013         0      689205      305795    (69.27%) 
[12/20 15:02:09     83s] (I)      
[12/20 15:02:09     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 15:02:09     83s] [NR-eGR]                        OverCon            
[12/20 15:02:09     83s] [NR-eGR]                         #Gcell     %Gcell
[12/20 15:02:09     83s] [NR-eGR]        Layer             (1-0)    OverCon
[12/20 15:02:09     83s] [NR-eGR] ----------------------------------------------
[12/20 15:02:09     83s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:09     83s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:09     83s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:09     83s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:09     83s] [NR-eGR] ----------------------------------------------
[12/20 15:02:09     83s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/20 15:02:09     83s] [NR-eGR] 
[12/20 15:02:09     83s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1950.21 MB )
[12/20 15:02:09     83s] (I)      total 2D Cap : 270693 = (107128 H, 163565 V)
[12/20 15:02:09     83s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:02:09     83s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1950.2M
[12/20 15:02:09     83s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.017, REAL:0.017, MEM:1950.2M, EPOCH TIME: 1734687129.830898
[12/20 15:02:09     83s] OPERPROF: Starting HotSpotCal at level 1, MEM:1950.2M, EPOCH TIME: 1734687129.830913
[12/20 15:02:09     83s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:09     83s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 15:02:09     83s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:09     83s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 15:02:09     83s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:09     83s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:02:09     83s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:02:09     83s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:1950.2M, EPOCH TIME: 1734687129.831549
[12/20 15:02:09     83s] Skipped repairing congestion.
[12/20 15:02:09     83s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1950.2M, EPOCH TIME: 1734687129.831587
[12/20 15:02:09     83s] Starting Early Global Route wiring: mem = 1950.2M
[12/20 15:02:09     83s] (I)      ============= Track Assignment ============
[12/20 15:02:09     83s] (I)      Started Track Assignment (1T) ( Curr Mem: 1950.21 MB )
[12/20 15:02:09     83s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/20 15:02:09     83s] (I)      Run Multi-thread track assignment
[12/20 15:02:09     83s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1950.21 MB )
[12/20 15:02:09     83s] (I)      Started Export ( Curr Mem: 1950.21 MB )
[12/20 15:02:09     83s] [NR-eGR]                Length (um)  Vias 
[12/20 15:02:09     83s] [NR-eGR] ---------------------------------
[12/20 15:02:09     83s] [NR-eGR]  M1     (1H)             0   316 
[12/20 15:02:09     83s] [NR-eGR]  M2     (2V)          5686   528 
[12/20 15:02:09     83s] [NR-eGR]  M3     (3H)          5223    13 
[12/20 15:02:09     83s] [NR-eGR]  TOP_M  (4V)            17     0 
[12/20 15:02:09     83s] [NR-eGR] ---------------------------------
[12/20 15:02:09     83s] [NR-eGR]         Total        10927   857 
[12/20 15:02:09     83s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:09     83s] [NR-eGR] Total half perimeter of net bounding box: 10477um
[12/20 15:02:09     83s] [NR-eGR] Total length: 10927um, number of vias: 857
[12/20 15:02:09     83s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:09     83s] [NR-eGR] Total eGR-routed clock nets wire length: 493um, number of vias: 50
[12/20 15:02:09     83s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:09     83s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1950.21 MB )
[12/20 15:02:09     83s] Early Global Route wiring runtime: 0.00 seconds, mem = 1950.2M
[12/20 15:02:09     83s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.004, REAL:0.004, MEM:1950.2M, EPOCH TIME: 1734687129.835752
[12/20 15:02:09     83s] Tdgp not successfully inited but do clear! skip clearing
[12/20 15:02:09     83s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:09     83s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/20 15:02:09     83s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/20 15:02:09     83s] <CMD> ::goMC::is_advanced_metrics_collection_running
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/20 15:02:09     83s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/20 15:02:09     83s] <CMD> all_setup_analysis_views
[12/20 15:02:09     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:09     83s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[12/20 15:02:09     83s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[12/20 15:02:09     83s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -timingEffort
[12/20 15:02:09     83s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/20 15:02:09     83s] *** Finishing placeDesign default flow ***
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/20 15:02:09     83s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1891.2M **
[12/20 15:02:09     83s] <CMD> getPlaceMode -trimView -quiet
[12/20 15:02:09     83s] <CMD> getOptMode -quiet -viewOptPolishing
[12/20 15:02:09     83s] <CMD> getOptMode -quiet -fastViewOpt
[12/20 15:02:09     83s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/20 15:02:09     83s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/20 15:02:09     83s] Tdgp not successfully inited but do clear! skip clearing
[12/20 15:02:09     83s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[12/20 15:02:09     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:09     83s] <CMD> setExtractRCMode -engine preRoute
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -ignoreScan
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -repairPlace
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/20 15:02:09     83s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/20 15:02:09     83s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/20 15:02:09     83s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -clusterMode
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/20 15:02:09     83s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/20 15:02:09     83s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/20 15:02:09     83s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/20 15:02:09     83s] <CMD> getPlaceMode -fp -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -fastfp -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -doRPlace -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[12/20 15:02:09     83s] <CMD> getPlaceMode -quickCTS -quiet
[12/20 15:02:09     83s] <CMD> set spgFlowInInitialPlace 0
[12/20 15:02:09     83s] <CMD> getPlaceMode -user -maxRouteLayer
[12/20 15:02:09     83s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/20 15:02:09     83s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/20 15:02:09     83s] <CMD> getDesignMode -quiet -flowEffort
[12/20 15:02:09     83s] <CMD> report_message -end_cmd
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] *** Summary of all messages that are not suppressed in this session:
[12/20 15:02:09     83s] Severity  ID               Count  Summary                                  
[12/20 15:02:09     83s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/20 15:02:09     83s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/20 15:02:09     83s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/20 15:02:09     83s] WARNING   TA-112              20  A timing loop was found in the design. T...
[12/20 15:02:09     83s] WARNING   TA-146               1  A combinational timing loop(s) was found...
[12/20 15:02:09     83s] *** Message Summary: 25 warning(s), 0 error(s)
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] <CMD> um::create_snapshot -name final -auto min
[12/20 15:02:09     83s] <CMD> um::pop_snapshot_stack
[12/20 15:02:09     83s] <CMD> um::create_snapshot -name place_design
[12/20 15:02:09     83s] *** placeDesign #1 [finish] : cpu/real = 0:00:01.4/0:00:02.5 (0.6), totSession cpu/real = 0:01:23.4/0:37:21.7 (0.0), mem = 1891.2M
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] =============================================================================================
[12/20 15:02:09     83s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[12/20 15:02:09     83s] =============================================================================================
[12/20 15:02:09     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:09     83s] ---------------------------------------------------------------------------------------------
[12/20 15:02:09     83s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:09     83s] [ FullDelayCalc          ]      2   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.1    0.8
[12/20 15:02:09     83s] [ MISC                   ]          0:00:02.3  (  91.8 % )     0:00:02.3 /  0:00:01.2    0.5
[12/20 15:02:09     83s] ---------------------------------------------------------------------------------------------
[12/20 15:02:09     83s]  placeDesign #1 TOTAL               0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:01.4    0.6
[12/20 15:02:09     83s] ---------------------------------------------------------------------------------------------
[12/20 15:02:09     83s] 
[12/20 15:02:09     83s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/20 15:02:33     84s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[12/20 15:02:33     84s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/20 15:02:33     84s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[12/20 15:02:33     84s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[12/20 15:02:33     84s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 40
[12/20 15:02:33     84s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/20 15:02:33     84s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/20 15:02:33     84s] <CMD> routeDesign -globalDetail
[12/20 15:02:33     84s] ### Time Record (routeDesign) is installed.
[12/20 15:02:33     84s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1703.75 (MB), peak = 1729.96 (MB)
[12/20 15:02:33     84s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/20 15:02:33     84s] #**INFO: setDesignMode -flowEffort standard
[12/20 15:02:33     84s] #**INFO: setDesignMode -powerEffort none
[12/20 15:02:33     84s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/20 15:02:33     84s] **INFO: User settings:
[12/20 15:02:33     84s] setNanoRouteMode -drouteEndIteration           40
[12/20 15:02:33     84s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/20 15:02:33     84s] setNanoRouteMode -routeBottomRoutingLayer      1
[12/20 15:02:33     84s] setNanoRouteMode -routeTopRoutingLayer         4
[12/20 15:02:33     84s] setNanoRouteMode -routeWithSiDriven            false
[12/20 15:02:33     84s] setNanoRouteMode -routeWithTimingDriven        false
[12/20 15:02:33     84s] setExtractRCMode -engine                       preRoute
[12/20 15:02:33     84s] setDelayCalMode -engine                        aae
[12/20 15:02:33     84s] setDelayCalMode -ignoreNetLoad                 false
[12/20 15:02:33     84s] 
[12/20 15:02:33     84s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/20 15:02:33     84s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/20 15:02:33     84s] OPERPROF: Starting checkPlace at level 1, MEM:1893.3M, EPOCH TIME: 1734687153.312924
[12/20 15:02:33     84s] Processing tracks to init pin-track alignment.
[12/20 15:02:33     84s] z: 2, totalTracks: 1
[12/20 15:02:33     84s] z: 4, totalTracks: 1
[12/20 15:02:33     84s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:33     84s] All LLGs are deleted
[12/20 15:02:33     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:33     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:33     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1893.3M, EPOCH TIME: 1734687153.315514
[12/20 15:02:33     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1893.3M, EPOCH TIME: 1734687153.315871
[12/20 15:02:33     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1893.3M, EPOCH TIME: 1734687153.315907
[12/20 15:02:33     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:33     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:33     84s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1893.3M, EPOCH TIME: 1734687153.316032
[12/20 15:02:33     84s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:33     84s] Core basic site is CoreSite
[12/20 15:02:33     84s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1893.3M, EPOCH TIME: 1734687153.316108
[12/20 15:02:33     84s] After signature check, allow fast init is false, keep pre-filter is true.
[12/20 15:02:33     84s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/20 15:02:33     84s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1893.3M, EPOCH TIME: 1734687153.316586
[12/20 15:02:33     84s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:02:33     84s] SiteArray: use 659,456 bytes
[12/20 15:02:33     84s] SiteArray: current memory after site array memory allocation 1893.3M
[12/20 15:02:33     84s] SiteArray: FP blocked sites are writable
[12/20 15:02:33     84s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:02:33     84s] Atter site array init, number of instance map data is 0.
[12/20 15:02:33     84s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.002, REAL:0.002, MEM:1893.3M, EPOCH TIME: 1734687153.318199
[12/20 15:02:33     84s] 
[12/20 15:02:33     84s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:33     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.003, REAL:0.003, MEM:1893.3M, EPOCH TIME: 1734687153.318468
[12/20 15:02:33     84s] Begin checking placement ... (start mem=1893.3M, init mem=1893.3M)
[12/20 15:02:33     84s] Begin checking exclusive groups violation ...
[12/20 15:02:33     84s] There are 0 groups to check, max #box is 0, total #box is 0
[12/20 15:02:33     84s] Finished checking exclusive groups violations. Found 0 Vio.
[12/20 15:02:33     84s] 
[12/20 15:02:33     84s] Running CheckPlace using 1 thread in normal mode...
[12/20 15:02:33     84s] 
[12/20 15:02:33     84s] ...checkPlace normal is done!
[12/20 15:02:33     84s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1893.3M, EPOCH TIME: 1734687153.319296
[12/20 15:02:33     84s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1893.3M, EPOCH TIME: 1734687153.319344
[12/20 15:02:33     84s] *info: Placed = 85            
[12/20 15:02:33     84s] *info: Unplaced = 0           
[12/20 15:02:33     84s] Placement Density:0.70%(2314/332698)
[12/20 15:02:33     84s] Placement Density (including fixed std cells):0.70%(2314/332698)
[12/20 15:02:33     84s] All LLGs are deleted
[12/20 15:02:33     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:85).
[12/20 15:02:33     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:33     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1893.3M, EPOCH TIME: 1734687153.319634
[12/20 15:02:33     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1893.3M, EPOCH TIME: 1734687153.319841
[12/20 15:02:33     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:33     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:33     84s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1893.3M)
[12/20 15:02:33     84s] OPERPROF: Finished checkPlace at level 1, CPU:0.008, REAL:0.008, MEM:1893.3M, EPOCH TIME: 1734687153.320686
[12/20 15:02:33     84s] 
[12/20 15:02:33     84s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/20 15:02:33     84s] *** Changed status on (0) nets in Clock.
[12/20 15:02:33     84s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1893.3M) ***
[12/20 15:02:33     84s] 
[12/20 15:02:33     84s] globalDetailRoute
[12/20 15:02:33     84s] 
[12/20 15:02:33     84s] #Start globalDetailRoute on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### Time Record (globalDetailRoute) is installed.
[12/20 15:02:33     84s] ### Time Record (Pre Callback) is installed.
[12/20 15:02:33     84s] ### Time Record (Pre Callback) is uninstalled.
[12/20 15:02:33     84s] ### Time Record (DB Import) is installed.
[12/20 15:02:33     84s] ### Time Record (Timing Data Generation) is installed.
[12/20 15:02:33     84s] ### Time Record (Timing Data Generation) is uninstalled.
[12/20 15:02:33     84s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/20 15:02:33     84s] ### Net info: total nets: 112
[12/20 15:02:33     84s] ### Net info: dirty nets: 0
[12/20 15:02:33     84s] ### Net info: marked as disconnected nets: 0
[12/20 15:02:33     84s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/20 15:02:33     84s] #num needed restored net=0
[12/20 15:02:33     84s] #need_extraction net=0 (total=112)
[12/20 15:02:33     84s] ### Net info: fully routed nets: 0
[12/20 15:02:33     84s] ### Net info: trivial (< 2 pins) nets: 8
[12/20 15:02:33     84s] ### Net info: unrouted nets: 104
[12/20 15:02:33     84s] ### Net info: re-extraction nets: 0
[12/20 15:02:33     84s] ### Net info: ignored nets: 0
[12/20 15:02:33     84s] ### Net info: skip routing nets: 0
[12/20 15:02:33     84s] ### import design signature (5): route=1311357143 fixed_route=1311357143 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1987881385 dirty_area=0 del_dirty_area=0 cell=2021570792 placement=1602613478 pin_access=1 inst_pattern=1
[12/20 15:02:33     84s] ### Time Record (DB Import) is uninstalled.
[12/20 15:02:33     84s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[12/20 15:02:33     84s] #RTESIG:78da95d2b14ec330100660669ee2e47608520bbe8bedd82b122ba00a582b97b869a4d491
[12/20 15:02:33     84s] #       6c67e0edf1c05214623adfa7bb5fbf6eb5fe78da0123bc47b98d887c8ff0bc23e206694b
[12/20 15:02:33     84s] #       9c8b07c27d1ebd3fb2dbd5fae5f58d6a0d8243d5fbe43a173630451720ba947adfddfd18
[12/20 15:02:33     84s] #       a3e16887e8a03a8ce3b081f6cbdb73ff09ad3bda6948bfb890060a1b9173ba5c39879034
[12/20 15:02:33     84s] #       a430fdf32ca2a8afe2925fc3a551e5c4aa9165d4680558e8a73108ecd4772706554c214f
[12/20 15:02:33     84s] #       e69dd6042c26eb5b1bda6c9d9fce7fc91a981fbd5b52943fe6a29459a31488c2c7a096c0
[12/20 15:02:33     84s] #       96b367536e3423b3846ebe01ca73e6d6
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### Time Record (Data Preparation) is installed.
[12/20 15:02:33     84s] #RTESIG:78da95d2b14ec330100660669ee2e47608520bbe8bedd82b122ba00a582b43dc3452ea48
[12/20 15:02:33     84s] #       b633f0f65888a528c474be4ff7dbbf6eb57e7bd80123bc45b98d887c8ff0b823e206694b
[12/20 15:02:33     84s] #       9c8b3bc27d1ebddeb3ebd5fae9f9856a0d8243d5fbe43a173630451720ba947adfddfc18
[12/20 15:02:33     84s] #       a3e16087e8a07a1fc76103eda7b7a7fe035a77b0d3907e71210d143622e774be720e2169
[12/20 15:02:33     84s] #       4861fa672ca2a82fe2925fc2a551e517ab469651a31560a19fc620b063df1d195431853c
[12/20 15:02:33     84s] #       99775a13b098ac6f6d68b3757e3afd256b607ef46e511992c0be7fb01c4cf9b4ceda9b35
[12/20 15:02:33     84s] #       4a81289c16ea1c58cad2e5ea33324be8ea0be0adf38b
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:02:33     84s] ### Time Record (Global Routing) is installed.
[12/20 15:02:33     84s] ### Time Record (Global Routing) is uninstalled.
[12/20 15:02:33     84s] #Total number of trivial nets (e.g. < 2 pins) = 8 (skipped).
[12/20 15:02:33     84s] #Total number of routable nets = 104.
[12/20 15:02:33     84s] #Total number of nets in the design = 112.
[12/20 15:02:33     84s] #104 routable nets do not have any wires.
[12/20 15:02:33     84s] #104 nets will be global routed.
[12/20 15:02:33     84s] ### Time Record (Data Preparation) is installed.
[12/20 15:02:33     84s] #Start routing data preparation on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Minimum voltage of a net in the design = 0.000.
[12/20 15:02:33     84s] #Maximum voltage of a net in the design = 1.980.
[12/20 15:02:33     84s] #Voltage range [0.000 - 1.980] has 108 nets.
[12/20 15:02:33     84s] #Voltage range [1.620 - 1.980] has 2 nets.
[12/20 15:02:33     84s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/20 15:02:33     84s] #Build and mark too close pins for the same net.
[12/20 15:02:33     84s] ### Time Record (Cell Pin Access) is installed.
[12/20 15:02:33     84s] #Rebuild pin access data for design.
[12/20 15:02:33     84s] #Initial pin access analysis.
[12/20 15:02:33     84s] #Detail pin access analysis.
[12/20 15:02:33     84s] ### Time Record (Cell Pin Access) is uninstalled.
[12/20 15:02:33     84s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[12/20 15:02:33     84s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/20 15:02:33     84s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/20 15:02:33     84s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.23 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #Regenerating Ggrids automatically.
[12/20 15:02:33     84s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[12/20 15:02:33     84s] #Using automatically generated G-grids.
[12/20 15:02:33     84s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/20 15:02:33     84s] #Done routing data preparation.
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.26 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Finished routing data preparation on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Cpu time = 00:00:00
[12/20 15:02:33     84s] #Elapsed time = 00:00:00
[12/20 15:02:33     84s] #Increased memory = 10.49 (MB)
[12/20 15:02:33     84s] #Total memory = 1716.26 (MB)
[12/20 15:02:33     84s] #Peak memory = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:02:33     84s] ### Time Record (Global Routing) is installed.
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Start global routing on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Start global routing initialization on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Number of eco nets is 0
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Start global routing data preparation on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### build_merged_routing_blockage_rect_list starts on Fri Dec 20 15:02:33 2024 with memory = 1716.26 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] #Start routing resource analysis on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### init_is_bin_blocked starts on Fri Dec 20 15:02:33 2024 with memory = 1716.26 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### adjust_flow_cap starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### set_via_blocked starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### copy_flow starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] #Routing resource analysis is done on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### report_flow_cap starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #  Resource Analysis:
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/20 15:02:33     84s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/20 15:02:33     84s] #  --------------------------------------------------------------
[12/20 15:02:33     84s] #  M1             H         431        1563       17689    69.21%
[12/20 15:02:33     84s] #  M2             V         529        1465       17689    68.88%
[12/20 15:02:33     84s] #  M3             H         499        1495       17689    68.35%
[12/20 15:02:33     84s] #  TOP_M          V         246         750       17689    69.45%
[12/20 15:02:33     84s] #  --------------------------------------------------------------
[12/20 15:02:33     84s] #  Total                   1706      75.52%       70756    68.97%
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### analyze_m2_tracks starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### report_initial_resource starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### mark_pg_pins_accessibility starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### set_net_region starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Global routing data preparation is done on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### prepare_level starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### init level 1 starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### Level 1 hgrid = 133 X 133
[12/20 15:02:33     84s] ### prepare_level_flow starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Global routing initialization is done on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #start global routing iteration 1...
[12/20 15:02:33     84s] ### init_flow_edge starts on Fri Dec 20 15:02:33 2024 with memory = 1717.60 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### routing at level 1 (topmost level) iter 0
[12/20 15:02:33     84s] ### measure_qor starts on Fri Dec 20 15:02:33 2024 with memory = 1719.82 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### measure_congestion starts on Fri Dec 20 15:02:33 2024 with memory = 1719.82 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.82 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #start global routing iteration 2...
[12/20 15:02:33     84s] ### routing at level 1 (topmost level) iter 1
[12/20 15:02:33     84s] ### measure_qor starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### measure_congestion starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #start global routing iteration 3...
[12/20 15:02:33     84s] ### routing at level 1 (topmost level) iter 2
[12/20 15:02:33     84s] ### measure_qor starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### measure_congestion starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### route_end starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Total number of trivial nets (e.g. < 2 pins) = 8 (skipped).
[12/20 15:02:33     84s] #Total number of routable nets = 104.
[12/20 15:02:33     84s] #Total number of nets in the design = 112.
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #104 routable nets have routed wires.
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Routed nets constraints summary:
[12/20 15:02:33     84s] #-----------------------------
[12/20 15:02:33     84s] #        Rules   Unconstrained  
[12/20 15:02:33     84s] #-----------------------------
[12/20 15:02:33     84s] #      Default             104  
[12/20 15:02:33     84s] #-----------------------------
[12/20 15:02:33     84s] #        Total             104  
[12/20 15:02:33     84s] #-----------------------------
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Routing constraints summary of the whole design:
[12/20 15:02:33     84s] #-----------------------------
[12/20 15:02:33     84s] #        Rules   Unconstrained  
[12/20 15:02:33     84s] #-----------------------------
[12/20 15:02:33     84s] #      Default             104  
[12/20 15:02:33     84s] #-----------------------------
[12/20 15:02:33     84s] #        Total             104  
[12/20 15:02:33     84s] #-----------------------------
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### cal_base_flow starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### init_flow_edge starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### cal_flow starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### report_overcon starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #                 OverCon          
[12/20 15:02:33     84s] #                  #Gcell    %Gcell
[12/20 15:02:33     84s] #     Layer           (1)   OverCon  Flow/Cap
[12/20 15:02:33     84s] #  ----------------------------------------------
[12/20 15:02:33     84s] #  M1            0(0.00%)   (0.00%)     0.29  
[12/20 15:02:33     84s] #  M2            0(0.00%)   (0.00%)     0.14  
[12/20 15:02:33     84s] #  M3            0(0.00%)   (0.00%)     0.16  
[12/20 15:02:33     84s] #  TOP_M         0(0.00%)   (0.00%)     0.15  
[12/20 15:02:33     84s] #  ----------------------------------------------
[12/20 15:02:33     84s] #     Total      0(0.00%)   (0.00%)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/20 15:02:33     84s] #  Overflow after GR: 0.00% H + 0.00% V
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### cal_base_flow starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### init_flow_edge starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### cal_flow starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### generate_cong_map_content starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### Sync with Inovus CongMap starts on Fri Dec 20 15:02:33 2024 with memory = 1720.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #Hotspot report including placement blocked areas
[12/20 15:02:33     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:1910.3M, EPOCH TIME: 1734687153.511319
[12/20 15:02:33     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:02:33     84s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/20 15:02:33     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:02:33     84s] [hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[12/20 15:02:33     84s] [hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[12/20 15:02:33     84s] [hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[12/20 15:02:33     84s] [hotspot] |    TOP_M(V)    |              0.00 |              0.00 |   (none)                            |
[12/20 15:02:33     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:02:33     84s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[12/20 15:02:33     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:02:33     84s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/20 15:02:33     84s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:02:33     84s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:02:33     84s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:02:33     84s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:02:33     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:1910.3M, EPOCH TIME: 1734687153.515293
[12/20 15:02:33     84s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### update starts on Fri Dec 20 15:02:33 2024 with memory = 1720.39 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #Complete Global Routing.
[12/20 15:02:33     84s] #Total wire length = 10668 um.
[12/20 15:02:33     84s] #Total half perimeter of net bounding box = 15297 um.
[12/20 15:02:33     84s] #Total wire length on LAYER M1 = 521 um.
[12/20 15:02:33     84s] #Total wire length on LAYER M2 = 5594 um.
[12/20 15:02:33     84s] #Total wire length on LAYER M3 = 4553 um.
[12/20 15:02:33     84s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 15:02:33     84s] #Total number of vias = 521
[12/20 15:02:33     84s] #Up-Via Summary (total 521):
[12/20 15:02:33     84s] #           
[12/20 15:02:33     84s] #-----------------------
[12/20 15:02:33     84s] # M1                319
[12/20 15:02:33     84s] # M2                189
[12/20 15:02:33     84s] # M3                 13
[12/20 15:02:33     84s] #-----------------------
[12/20 15:02:33     84s] #                   521 
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### update cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### report_overcon starts on Fri Dec 20 15:02:33 2024 with memory = 1720.65 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### report_overcon starts on Fri Dec 20 15:02:33 2024 with memory = 1720.65 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #Max overcon = 0 track.
[12/20 15:02:33     84s] #Total overcon = 0.00%.
[12/20 15:02:33     84s] #Worst layer Gcell overcon rate = 0.00%.
[12/20 15:02:33     84s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### global_route design signature (8): route=1012338297 net_attr=1591263222
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Global routing statistics:
[12/20 15:02:33     84s] #Cpu time = 00:00:00
[12/20 15:02:33     84s] #Elapsed time = 00:00:00
[12/20 15:02:33     84s] #Increased memory = 4.14 (MB)
[12/20 15:02:33     84s] #Total memory = 1720.41 (MB)
[12/20 15:02:33     84s] #Peak memory = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Finished global routing on Fri Dec 20 15:02:33 2024
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### Time Record (Global Routing) is uninstalled.
[12/20 15:02:33     84s] ### Time Record (Data Preparation) is installed.
[12/20 15:02:33     84s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:02:33     84s] ### track-assign external-init starts on Fri Dec 20 15:02:33 2024 with memory = 1719.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### Time Record (Track Assignment) is installed.
[12/20 15:02:33     84s] ### Time Record (Track Assignment) is uninstalled.
[12/20 15:02:33     84s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### track-assign engine-init starts on Fri Dec 20 15:02:33 2024 with memory = 1719.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] ### Time Record (Track Assignment) is installed.
[12/20 15:02:33     84s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### track-assign core-engine starts on Fri Dec 20 15:02:33 2024 with memory = 1719.13 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #Start Track Assignment.
[12/20 15:02:33     84s] #Done with 136 horizontal wires in 5 hboxes and 165 vertical wires in 5 hboxes.
[12/20 15:02:33     84s] #Done with 20 horizontal wires in 5 hboxes and 31 vertical wires in 5 hboxes.
[12/20 15:02:33     84s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Track assignment summary:
[12/20 15:02:33     84s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/20 15:02:33     84s] #------------------------------------------------------------------------
[12/20 15:02:33     84s] # M1           533.94 	  0.00%  	  0.00% 	  0.00%
[12/20 15:02:33     84s] # M2          5643.40 	  0.14%  	  0.00% 	  0.07%
[12/20 15:02:33     84s] # M3          4506.60 	  0.16%  	  0.00% 	  0.15%
[12/20 15:02:33     84s] # TOP_M          0.00 	  0.00%  	  0.00% 	  0.00%
[12/20 15:02:33     84s] #------------------------------------------------------------------------
[12/20 15:02:33     84s] # All       10683.94  	  0.14% 	  0.00% 	  0.00%
[12/20 15:02:33     84s] #Complete Track Assignment.
[12/20 15:02:33     84s] #Total wire length = 10642 um.
[12/20 15:02:33     84s] #Total half perimeter of net bounding box = 15297 um.
[12/20 15:02:33     84s] #Total wire length on LAYER M1 = 533 um.
[12/20 15:02:33     84s] #Total wire length on LAYER M2 = 5624 um.
[12/20 15:02:33     84s] #Total wire length on LAYER M3 = 4486 um.
[12/20 15:02:33     84s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 15:02:33     84s] #Total number of vias = 521
[12/20 15:02:33     84s] #Up-Via Summary (total 521):
[12/20 15:02:33     84s] #           
[12/20 15:02:33     84s] #-----------------------
[12/20 15:02:33     84s] # M1                319
[12/20 15:02:33     84s] # M2                189
[12/20 15:02:33     84s] # M3                 13
[12/20 15:02:33     84s] #-----------------------
[12/20 15:02:33     84s] #                   521 
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] ### track_assign design signature (11): route=758631136
[12/20 15:02:33     84s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:33     84s] ### Time Record (Track Assignment) is uninstalled.
[12/20 15:02:33     84s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1719.39 (MB), peak = 1746.41 (MB)
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/20 15:02:33     84s] #Cpu time = 00:00:00
[12/20 15:02:33     84s] #Elapsed time = 00:00:00
[12/20 15:02:33     84s] #Increased memory = 13.62 (MB)
[12/20 15:02:33     84s] #Total memory = 1719.39 (MB)
[12/20 15:02:33     84s] #Peak memory = 1746.41 (MB)
[12/20 15:02:33     84s] ### Time Record (Detail Routing) is installed.
[12/20 15:02:33     84s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:02:33     84s] #
[12/20 15:02:33     84s] #Start Detail Routing..
[12/20 15:02:33     84s] #start initial detail routing ...
[12/20 15:02:33     84s] ### Design has 0 dirty nets, has valid drcs
[12/20 15:02:34     85s] ### Routing stats: routing = 13.91% drc-check-only = 16.21%
[12/20 15:02:34     85s] #   number of violations = 0
[12/20 15:02:34     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1724.23 (MB), peak = 1746.41 (MB)
[12/20 15:02:34     85s] #Complete Detail Routing.
[12/20 15:02:34     85s] #Total wire length = 10945 um.
[12/20 15:02:34     85s] #Total half perimeter of net bounding box = 15297 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M1 = 914 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M2 = 5781 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M3 = 4250 um.
[12/20 15:02:34     85s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 15:02:34     85s] #Total number of vias = 528
[12/20 15:02:34     85s] #Up-Via Summary (total 528):
[12/20 15:02:34     85s] #           
[12/20 15:02:34     85s] #-----------------------
[12/20 15:02:34     85s] # M1                342
[12/20 15:02:34     85s] # M2                186
[12/20 15:02:34     85s] #-----------------------
[12/20 15:02:34     85s] #                   528 
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #Total number of DRC violations = 0
[12/20 15:02:34     85s] ### Time Record (Detail Routing) is uninstalled.
[12/20 15:02:34     85s] #Cpu time = 00:00:00
[12/20 15:02:34     85s] #Elapsed time = 00:00:00
[12/20 15:02:34     85s] #Increased memory = 4.84 (MB)
[12/20 15:02:34     85s] #Total memory = 1724.23 (MB)
[12/20 15:02:34     85s] #Peak memory = 1746.41 (MB)
[12/20 15:02:34     85s] ### Time Record (Post Route Wire Spreading) is installed.
[12/20 15:02:34     85s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #Start Post Route wire spreading..
[12/20 15:02:34     85s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #Start DRC checking..
[12/20 15:02:34     85s] #   number of violations = 0
[12/20 15:02:34     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.99 (MB), peak = 1746.41 (MB)
[12/20 15:02:34     85s] #CELL_VIEW elevator,init has 0 DRC violations
[12/20 15:02:34     85s] #Total number of DRC violations = 0
[12/20 15:02:34     85s] #Total number of process antenna violations = 2
[12/20 15:02:34     85s] #Total number of net violated process antenna rule = 1
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #Start data preparation for wire spreading...
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #Data preparation is done on Fri Dec 20 15:02:34 2024
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] ### track-assign engine-init starts on Fri Dec 20 15:02:34 2024 with memory = 1723.99 (MB), peak = 1746.41 (MB)
[12/20 15:02:34     85s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #Start Post Route Wire Spread.
[12/20 15:02:34     85s] #Done with 22 horizontal wires in 9 hboxes and 24 vertical wires in 9 hboxes.
[12/20 15:02:34     85s] #Complete Post Route Wire Spread.
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #Total wire length = 10986 um.
[12/20 15:02:34     85s] #Total half perimeter of net bounding box = 15297 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M1 = 921 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M2 = 5798 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M3 = 4267 um.
[12/20 15:02:34     85s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 15:02:34     85s] #Total number of vias = 528
[12/20 15:02:34     85s] #Up-Via Summary (total 528):
[12/20 15:02:34     85s] #           
[12/20 15:02:34     85s] #-----------------------
[12/20 15:02:34     85s] # M1                342
[12/20 15:02:34     85s] # M2                186
[12/20 15:02:34     85s] #-----------------------
[12/20 15:02:34     85s] #                   528 
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #Start DRC checking..
[12/20 15:02:34     85s] #   number of violations = 0
[12/20 15:02:34     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.79 (MB), peak = 1746.41 (MB)
[12/20 15:02:34     85s] #CELL_VIEW elevator,init has 0 DRC violations
[12/20 15:02:34     85s] #Total number of DRC violations = 0
[12/20 15:02:34     85s] #Total number of process antenna violations = 2
[12/20 15:02:34     85s] #Total number of net violated process antenna rule = 1
[12/20 15:02:34     85s] #   number of violations = 0
[12/20 15:02:34     85s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1723.79 (MB), peak = 1746.41 (MB)
[12/20 15:02:34     85s] #CELL_VIEW elevator,init has 0 DRC violations
[12/20 15:02:34     85s] #Total number of DRC violations = 0
[12/20 15:02:34     85s] #Total number of process antenna violations = 2
[12/20 15:02:34     85s] #Total number of net violated process antenna rule = 1
[12/20 15:02:34     85s] #Post Route wire spread is done.
[12/20 15:02:34     85s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/20 15:02:34     85s] #Total wire length = 10986 um.
[12/20 15:02:34     85s] #Total half perimeter of net bounding box = 15297 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M1 = 921 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M2 = 5798 um.
[12/20 15:02:34     85s] #Total wire length on LAYER M3 = 4267 um.
[12/20 15:02:34     85s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 15:02:34     85s] #Total number of vias = 528
[12/20 15:02:34     85s] #Up-Via Summary (total 528):
[12/20 15:02:34     85s] #           
[12/20 15:02:34     85s] #-----------------------
[12/20 15:02:34     85s] # M1                342
[12/20 15:02:34     85s] # M2                186
[12/20 15:02:34     85s] #-----------------------
[12/20 15:02:34     85s] #                   528 
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #detailRoute Statistics:
[12/20 15:02:34     85s] #Cpu time = 00:00:01
[12/20 15:02:34     85s] #Elapsed time = 00:00:01
[12/20 15:02:34     85s] #Increased memory = 4.41 (MB)
[12/20 15:02:34     85s] #Total memory = 1723.79 (MB)
[12/20 15:02:34     85s] #Peak memory = 1746.41 (MB)
[12/20 15:02:34     85s] ### global_detail_route design signature (29): route=97223109 flt_obj=0 vio=849872518 shield_wire=1
[12/20 15:02:34     85s] ### Time Record (DB Export) is installed.
[12/20 15:02:34     85s] ### export design design signature (30): route=97223109 fixed_route=1311357143 flt_obj=0 vio=849872518 swire=742602141 shield_wire=1 net_attr=1100251170 dirty_area=0 del_dirty_area=0 cell=2021570792 placement=1602613478 pin_access=1124839574 inst_pattern=1
[12/20 15:02:34     85s] #	no debugging net set
[12/20 15:02:34     85s] ### Time Record (DB Export) is uninstalled.
[12/20 15:02:34     85s] ### Time Record (Post Callback) is installed.
[12/20 15:02:34     85s] ### Time Record (Post Callback) is uninstalled.
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] #globalDetailRoute statistics:
[12/20 15:02:34     85s] #Cpu time = 00:00:01
[12/20 15:02:34     85s] #Elapsed time = 00:00:01
[12/20 15:02:34     85s] #Increased memory = 27.88 (MB)
[12/20 15:02:34     85s] #Total memory = 1731.71 (MB)
[12/20 15:02:34     85s] #Peak memory = 1746.41 (MB)
[12/20 15:02:34     85s] #Number of warnings = 1
[12/20 15:02:34     85s] #Total number of warnings = 4
[12/20 15:02:34     85s] #Number of fails = 0
[12/20 15:02:34     85s] #Total number of fails = 0
[12/20 15:02:34     85s] #Complete globalDetailRoute on Fri Dec 20 15:02:34 2024
[12/20 15:02:34     85s] #
[12/20 15:02:34     85s] ### import design signature (31): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1124839574 inst_pattern=1
[12/20 15:02:34     85s] ### Time Record (globalDetailRoute) is uninstalled.
[12/20 15:02:34     85s] #Default setup view is reset to my_analysis_view_setup.
[12/20 15:02:34     85s] #Default setup view is reset to my_analysis_view_setup.
[12/20 15:02:34     85s] AAE_INFO: Post Route call back at the end of routeDesign
[12/20 15:02:34     85s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1712.03 (MB), peak = 1746.41 (MB)
[12/20 15:02:34     85s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 15:02:34     85s] 
[12/20 15:02:34     85s] ### Time Record (routeDesign) is uninstalled.
[12/20 15:02:34     85s] ### 
[12/20 15:02:34     85s] ###   Scalability Statistics
[12/20 15:02:34     85s] ### 
[12/20 15:02:34     85s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:02:34     85s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/20 15:02:34     85s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:02:34     85s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/20 15:02:34     85s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[12/20 15:02:34     85s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:02:34     85s] ### 
[12/20 15:02:44     86s] <CMD> saveDesign top_placementsetOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/20 15:02:44     86s] #% Begin save design ... (date=12/20 15:02:44, mem=1712.4M)
[12/20 15:02:44     86s] % Begin Save ccopt configuration ... (date=12/20 15:02:44, mem=1712.4M)
[12/20 15:02:44     86s] % End Save ccopt configuration ... (date=12/20 15:02:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1712.4M, current mem=1712.4M)
[12/20 15:02:44     86s] % Begin Save netlist data ... (date=12/20 15:02:44, mem=1712.4M)
[12/20 15:02:44     86s] Writing Binary DB to top_placementsetOptMode.dat/elevator.v.bin in single-threaded mode...
[12/20 15:02:44     86s] % End Save netlist data ... (date=12/20 15:02:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1712.5M, current mem=1712.5M)
[12/20 15:02:44     86s] Saving symbol-table file ...
[12/20 15:02:44     86s] Saving congestion map file top_placementsetOptMode.dat/elevator.route.congmap.gz ...
[12/20 15:02:45     86s] % Begin Save AAE data ... (date=12/20 15:02:45, mem=1712.7M)
[12/20 15:02:45     86s] Saving AAE Data ...
[12/20 15:02:45     86s] AAE DB initialization (MEM=1895.46 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:02:45     86s] % End Save AAE data ... (date=12/20 15:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1713.7M, current mem=1713.7M)
[12/20 15:02:45     86s] Saving preference file top_placementsetOptMode.dat/gui.pref.tcl ...
[12/20 15:02:45     86s] Saving mode setting ...
[12/20 15:02:45     86s] Saving global file ...
[12/20 15:02:45     86s] % Begin Save floorplan data ... (date=12/20 15:02:45, mem=1714.2M)
[12/20 15:02:45     86s] Saving floorplan file ...
[12/20 15:02:45     86s] % End Save floorplan data ... (date=12/20 15:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.2M, current mem=1714.2M)
[12/20 15:02:45     86s] Saving PG file top_placementsetOptMode.dat/elevator.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Dec 20 15:02:45 2024)
[12/20 15:02:45     86s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1895.0M) ***
[12/20 15:02:45     86s] Saving Drc markers ...
[12/20 15:02:45     86s] ... 2 markers are saved ...
[12/20 15:02:45     86s] ... 0 geometry drc markers are saved ...
[12/20 15:02:45     86s] ... 2 antenna drc markers are saved ...
[12/20 15:02:45     86s] % Begin Save placement data ... (date=12/20 15:02:45, mem=1714.2M)
[12/20 15:02:45     86s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/20 15:02:45     86s] Save Adaptive View Pruning View Names to Binary file
[12/20 15:02:45     86s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1898.0M) ***
[12/20 15:02:45     86s] % End Save placement data ... (date=12/20 15:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.2M, current mem=1714.2M)
[12/20 15:02:45     86s] % Begin Save routing data ... (date=12/20 15:02:45, mem=1714.2M)
[12/20 15:02:45     86s] Saving route file ...
[12/20 15:02:45     86s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1895.0M) ***
[12/20 15:02:45     86s] % End Save routing data ... (date=12/20 15:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.4M, current mem=1714.4M)
[12/20 15:02:45     86s] Saving property file top_placementsetOptMode.dat/elevator.prop
[12/20 15:02:45     86s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1898.0M) ***
[12/20 15:02:45     86s] #Saving pin access data to file top_placementsetOptMode.dat/elevator.apa ...
[12/20 15:02:45     86s] #
[12/20 15:02:45     86s] % Begin Save power constraints data ... (date=12/20 15:02:45, mem=1714.4M)
[12/20 15:02:45     86s] % End Save power constraints data ... (date=12/20 15:02:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1714.4M, current mem=1714.4M)
[12/20 15:02:46     86s] Generated self-contained design top_placementsetOptMode.dat
[12/20 15:02:46     86s] #% End save design ... (date=12/20 15:02:46, total cpu=0:00:00.2, real=0:00:02.0, peak res=1714.7M, current mem=1714.7M)
[12/20 15:02:46     86s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] <CMD> optDesign -preCTS
[12/20 15:02:46     86s] Executing: place_opt_design -opt
[12/20 15:02:46     86s] **INFO: User settings:
[12/20 15:02:46     86s] setExtractRCMode -engine                   preRoute
[12/20 15:02:46     86s] setDelayCalMode -engine                    aae
[12/20 15:02:46     86s] setDelayCalMode -ignoreNetLoad             false
[12/20 15:02:46     86s] setPlaceMode -place_design_floorplan_mode  false
[12/20 15:02:46     86s] setAnalysisMode -analysisType              bcwc
[12/20 15:02:46     86s] setAnalysisMode -clkSrcPath                true
[12/20 15:02:46     86s] setAnalysisMode -clockPropagation          sdcControl
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:26.3/0:37:57.9 (0.0), mem = 1895.0M
[12/20 15:02:46     86s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/20 15:02:46     86s] *** Starting GigaPlace ***
[12/20 15:02:46     86s] #optDebug: fT-E <X 2 3 1 0>
[12/20 15:02:46     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.0M, EPOCH TIME: 1734687166.131737
[12/20 15:02:46     86s] Processing tracks to init pin-track alignment.
[12/20 15:02:46     86s] z: 2, totalTracks: 1
[12/20 15:02:46     86s] z: 4, totalTracks: 1
[12/20 15:02:46     86s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:46     86s] All LLGs are deleted
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1895.0M, EPOCH TIME: 1734687166.134314
[12/20 15:02:46     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1894.4M, EPOCH TIME: 1734687166.134620
[12/20 15:02:46     86s] # Building elevator llgBox search-tree.
[12/20 15:02:46     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.4M, EPOCH TIME: 1734687166.134682
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1894.4M, EPOCH TIME: 1734687166.134776
[12/20 15:02:46     86s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:46     86s] Core basic site is CoreSite
[12/20 15:02:46     86s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1894.4M, EPOCH TIME: 1734687166.140955
[12/20 15:02:46     86s] After signature check, allow fast init is false, keep pre-filter is true.
[12/20 15:02:46     86s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/20 15:02:46     86s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1894.4M, EPOCH TIME: 1734687166.141398
[12/20 15:02:46     86s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:02:46     86s] SiteArray: use 659,456 bytes
[12/20 15:02:46     86s] SiteArray: current memory after site array memory allocation 1895.0M
[12/20 15:02:46     86s] SiteArray: FP blocked sites are writable
[12/20 15:02:46     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:02:46     86s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1895.0M, EPOCH TIME: 1734687166.142420
[12/20 15:02:46     86s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1895.0M, EPOCH TIME: 1734687166.145337
[12/20 15:02:46     86s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:02:46     86s] Atter site array init, number of instance map data is 0.
[12/20 15:02:46     86s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.012, MEM:1895.0M, EPOCH TIME: 1734687166.146676
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:46     86s] OPERPROF:     Starting CMU at level 3, MEM:1895.0M, EPOCH TIME: 1734687166.146969
[12/20 15:02:46     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1895.0M, EPOCH TIME: 1734687166.147296
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:46     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1895.0M, EPOCH TIME: 1734687166.147402
[12/20 15:02:46     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1895.0M, EPOCH TIME: 1734687166.147415
[12/20 15:02:46     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1895.0M, EPOCH TIME: 1734687166.147429
[12/20 15:02:46     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1895.0MB).
[12/20 15:02:46     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:1895.0M, EPOCH TIME: 1734687166.147829
[12/20 15:02:46     86s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1895.0M, EPOCH TIME: 1734687166.147839
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] All LLGs are deleted
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1895.0M, EPOCH TIME: 1734687166.148526
[12/20 15:02:46     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1895.0M, EPOCH TIME: 1734687166.148710
[12/20 15:02:46     86s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:1895.0M, EPOCH TIME: 1734687166.149660
[12/20 15:02:46     86s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.3/0:37:58.0 (0.0), mem = 1895.0M
[12/20 15:02:46     86s] VSMManager cleared!
[12/20 15:02:46     86s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:26.3/0:37:58.0 (0.0), mem = 1895.0M
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] =============================================================================================
[12/20 15:02:46     86s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[12/20 15:02:46     86s] =============================================================================================
[12/20 15:02:46     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:46     86s] ---------------------------------------------------------------------------------------------
[12/20 15:02:46     86s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:46     86s] ---------------------------------------------------------------------------------------------
[12/20 15:02:46     86s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:46     86s] ---------------------------------------------------------------------------------------------
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] Enable CTE adjustment.
[12/20 15:02:46     86s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1713.9M, totSessionCpu=0:01:26 **
[12/20 15:02:46     86s] Info: 1 threads available for lower-level modules during optimization.
[12/20 15:02:46     86s] GigaOpt running with 1 threads.
[12/20 15:02:46     86s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.3/0:37:58.0 (0.0), mem = 1895.0M
[12/20 15:02:46     86s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 15:02:46     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1895.0M, EPOCH TIME: 1734687166.159069
[12/20 15:02:46     86s] Processing tracks to init pin-track alignment.
[12/20 15:02:46     86s] z: 2, totalTracks: 1
[12/20 15:02:46     86s] z: 4, totalTracks: 1
[12/20 15:02:46     86s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:46     86s] All LLGs are deleted
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1895.0M, EPOCH TIME: 1734687166.161179
[12/20 15:02:46     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1895.0M, EPOCH TIME: 1734687166.161395
[12/20 15:02:46     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1895.0M, EPOCH TIME: 1734687166.161436
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1895.0M, EPOCH TIME: 1734687166.161505
[12/20 15:02:46     86s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:46     86s] Core basic site is CoreSite
[12/20 15:02:46     86s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1895.0M, EPOCH TIME: 1734687166.167546
[12/20 15:02:46     86s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:02:46     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:02:46     86s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1895.0M, EPOCH TIME: 1734687166.167983
[12/20 15:02:46     86s] Fast DP-INIT is on for default
[12/20 15:02:46     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:02:46     86s] Atter site array init, number of instance map data is 0.
[12/20 15:02:46     86s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:1895.0M, EPOCH TIME: 1734687166.169553
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:46     86s] OPERPROF:     Starting CMU at level 3, MEM:1895.0M, EPOCH TIME: 1734687166.169817
[12/20 15:02:46     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1895.0M, EPOCH TIME: 1734687166.170006
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:46     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:1895.0M, EPOCH TIME: 1734687166.170120
[12/20 15:02:46     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1895.0M, EPOCH TIME: 1734687166.170134
[12/20 15:02:46     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1895.0M, EPOCH TIME: 1734687166.170147
[12/20 15:02:46     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1895.0MB).
[12/20 15:02:46     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:1895.0M, EPOCH TIME: 1734687166.170544
[12/20 15:02:46     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1895.0M, EPOCH TIME: 1734687166.170604
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1895.0M, EPOCH TIME: 1734687166.172108
[12/20 15:02:46     86s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:02:46     86s] Summary for sequential cells identification: 
[12/20 15:02:46     86s]   Identified SBFF number: 114
[12/20 15:02:46     86s]   Identified MBFF number: 0
[12/20 15:02:46     86s]   Identified SB Latch number: 0
[12/20 15:02:46     86s]   Identified MB Latch number: 0
[12/20 15:02:46     86s]   Not identified SBFF number: 6
[12/20 15:02:46     86s]   Not identified MBFF number: 0
[12/20 15:02:46     86s]   Not identified SB Latch number: 0
[12/20 15:02:46     86s]   Not identified MB Latch number: 0
[12/20 15:02:46     86s]   Number of sequential cells which are not FFs: 83
[12/20 15:02:46     86s]  Visiting view : my_analysis_view_setup
[12/20 15:02:46     86s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:02:46     86s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:02:46     86s]  Visiting view : my_analysis_view_hold
[12/20 15:02:46     86s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:02:46     86s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:02:46     86s] TLC MultiMap info (StdDelay):
[12/20 15:02:46     86s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/20 15:02:46     86s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/20 15:02:46     86s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/20 15:02:46     86s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/20 15:02:46     86s]  Setting StdDelay to: 50.6ps
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] Trim Metal Layers:
[12/20 15:02:46     86s] LayerId::1 widthSet size::1
[12/20 15:02:46     86s] LayerId::2 widthSet size::1
[12/20 15:02:46     86s] LayerId::3 widthSet size::1
[12/20 15:02:46     86s] LayerId::4 widthSet size::1
[12/20 15:02:46     86s] Updating RC grid for preRoute extraction ...
[12/20 15:02:46     86s] eee: pegSigSF::1.070000
[12/20 15:02:46     86s] Initializing multi-corner resistance tables ...
[12/20 15:02:46     86s] eee: l::1 avDens::0.113406 usedTrk::1135.957145 availTrk::10016.766417 sigTrk::1135.957145
[12/20 15:02:46     86s] eee: l::2 avDens::0.027090 usedTrk::146.936249 availTrk::5423.935235 sigTrk::146.936249
[12/20 15:02:46     86s] eee: l::3 avDens::0.015840 usedTrk::137.452678 availTrk::8677.826089 sigTrk::137.452678
[12/20 15:02:46     86s] eee: l::4 avDens::0.045854 usedTrk::447.731786 availTrk::9764.308548 sigTrk::447.731786
[12/20 15:02:46     86s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.386943 aWlH=0.000000 lMod=0 pMax=0.866200 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] Creating Lib Analyzer ...
[12/20 15:02:46     86s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:02:46     86s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:02:46     86s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=1917.0M
[12/20 15:02:46     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=1917.0M
[12/20 15:02:46     86s] Creating Lib Analyzer, finished. 
[12/20 15:02:46     86s] AAE DB initialization (MEM=1917 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:02:46     86s] #optDebug: fT-S <1 2 3 1 0>
[12/20 15:02:46     86s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/20 15:02:46     86s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/20 15:02:46     86s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1722.5M, totSessionCpu=0:01:27 **
[12/20 15:02:46     86s] *** optDesign -preCTS ***
[12/20 15:02:46     86s] DRC Margin: user margin 0.0; extra margin 0.2
[12/20 15:02:46     86s] Setup Target Slack: user slack 0; extra slack 0.0
[12/20 15:02:46     86s] Hold Target Slack: user slack 0
[12/20 15:02:46     86s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/20 15:02:46     86s] Type 'man IMPOPT-3195' for more detail.
[12/20 15:02:46     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1917.0M, EPOCH TIME: 1734687166.787166
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:46     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:1917.0M, EPOCH TIME: 1734687166.795157
[12/20 15:02:46     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:02:46     86s] Deleting Lib Analyzer.
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] TimeStamp Deleting Cell Server End ...
[12/20 15:02:46     86s] Multi-VT timing optimization disabled based on library information.
[12/20 15:02:46     86s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:02:46     86s] Summary for sequential cells identification: 
[12/20 15:02:46     86s]   Identified SBFF number: 114
[12/20 15:02:46     86s]   Identified MBFF number: 0
[12/20 15:02:46     86s]   Identified SB Latch number: 0
[12/20 15:02:46     86s]   Identified MB Latch number: 0
[12/20 15:02:46     86s]   Not identified SBFF number: 6
[12/20 15:02:46     86s]   Not identified MBFF number: 0
[12/20 15:02:46     86s]   Not identified SB Latch number: 0
[12/20 15:02:46     86s]   Not identified MB Latch number: 0
[12/20 15:02:46     86s]   Number of sequential cells which are not FFs: 83
[12/20 15:02:46     86s]  Visiting view : my_analysis_view_setup
[12/20 15:02:46     86s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:02:46     86s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:02:46     86s]  Visiting view : my_analysis_view_hold
[12/20 15:02:46     86s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:02:46     86s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:02:46     86s] TLC MultiMap info (StdDelay):
[12/20 15:02:46     86s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/20 15:02:46     86s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/20 15:02:46     86s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/20 15:02:46     86s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/20 15:02:46     86s]  Setting StdDelay to: 50.6ps
[12/20 15:02:46     86s] 
[12/20 15:02:46     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:02:46     87s] 
[12/20 15:02:46     87s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:02:46     87s] 
[12/20 15:02:46     87s] TimeStamp Deleting Cell Server End ...
[12/20 15:02:46     87s] 
[12/20 15:02:46     87s] Creating Lib Analyzer ...
[12/20 15:02:46     87s] 
[12/20 15:02:46     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:02:46     87s] Summary for sequential cells identification: 
[12/20 15:02:46     87s]   Identified SBFF number: 114
[12/20 15:02:46     87s]   Identified MBFF number: 0
[12/20 15:02:46     87s]   Identified SB Latch number: 0
[12/20 15:02:46     87s]   Identified MB Latch number: 0
[12/20 15:02:46     87s]   Not identified SBFF number: 6
[12/20 15:02:46     87s]   Not identified MBFF number: 0
[12/20 15:02:46     87s]   Not identified SB Latch number: 0
[12/20 15:02:46     87s]   Not identified MB Latch number: 0
[12/20 15:02:46     87s]   Number of sequential cells which are not FFs: 83
[12/20 15:02:46     87s]  Visiting view : my_analysis_view_setup
[12/20 15:02:46     87s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:02:46     87s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:02:46     87s]  Visiting view : my_analysis_view_hold
[12/20 15:02:46     87s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:02:46     87s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:02:46     87s] TLC MultiMap info (StdDelay):
[12/20 15:02:46     87s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/20 15:02:46     87s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/20 15:02:46     87s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/20 15:02:46     87s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/20 15:02:46     87s]  Setting StdDelay to: 50.6ps
[12/20 15:02:46     87s] 
[12/20 15:02:46     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:02:46     87s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:02:46     87s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:02:46     87s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:02:46     87s] 
[12/20 15:02:47     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=1917.0M
[12/20 15:02:47     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=1917.0M
[12/20 15:02:47     87s] Creating Lib Analyzer, finished. 
[12/20 15:02:47     87s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1917.0M, EPOCH TIME: 1734687167.366357
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] All LLGs are deleted
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1917.0M, EPOCH TIME: 1734687167.366409
[12/20 15:02:47     87s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1917.0M, EPOCH TIME: 1734687167.366429
[12/20 15:02:47     87s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1917.0M, EPOCH TIME: 1734687167.366550
[12/20 15:02:47     87s] {MMLU 0 0 108}
[12/20 15:02:47     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1917.0M
[12/20 15:02:47     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1917.0M
[12/20 15:02:47     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:02:47     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:02:47     87s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] (I)      ======================= Layers =======================
[12/20 15:02:47     87s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:47     87s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:02:47     87s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:47     87s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:02:47     87s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:02:47     87s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:02:47     87s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:02:47     87s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:02:47     87s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:02:47     87s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:02:47     87s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:47     87s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:02:47     87s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:02:47     87s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:47     87s] (I)      Started Import and model ( Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:47     87s] (I)      Number of ignored instance 0
[12/20 15:02:47     87s] (I)      Number of inbound cells 96
[12/20 15:02:47     87s] (I)      Number of opened ILM blockages 0
[12/20 15:02:47     87s] (I)      Number of instances temporarily fixed by detailed placement 32
[12/20 15:02:47     87s] (I)      numMoveCells=85, numMacros=104  numPads=21  numMultiRowHeightInsts=0
[12/20 15:02:47     87s] (I)      cell height: 5600, count: 85
[12/20 15:02:47     87s] (I)      Number of nets = 104 ( 4 ignored )
[12/20 15:02:47     87s] (I)      Read rows... (mem=1917.0M)
[12/20 15:02:47     87s] (I)      rowRegion is not equal to core box, resetting core box
[12/20 15:02:47     87s] (I)      rowRegion : (270000, 270000) - (846800, 846800)
[12/20 15:02:47     87s] (I)      coreBox   : (270000, 270000) - (847000, 847000)
[12/20 15:02:47     87s] (I)      Done Read rows (cpu=0.000s, mem=1917.0M)
[12/20 15:02:47     87s] (I)      Identified Clock instances: Flop 16, Clock buffer/inverter 1, Gate 0, Logic 0
[12/20 15:02:47     87s] (I)      Read module constraints... (mem=1917.0M)
[12/20 15:02:47     87s] (I)      Done Read module constraints (cpu=0.000s, mem=1917.0M)
[12/20 15:02:47     87s] (I)      == Non-default Options ==
[12/20 15:02:47     87s] (I)      Maximum routing layer                              : 4
[12/20 15:02:47     87s] (I)      Minimum routing layer                              : 1
[12/20 15:02:47     87s] (I)      Buffering-aware routing                            : true
[12/20 15:02:47     87s] (I)      Spread congestion away from blockages              : true
[12/20 15:02:47     87s] (I)      Number of threads                                  : 1
[12/20 15:02:47     87s] (I)      Overflow penalty cost                              : 10
[12/20 15:02:47     87s] (I)      Source-to-sink ratio                               : 0.300000
[12/20 15:02:47     87s] (I)      Method to set GCell size                           : row
[12/20 15:02:47     87s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:02:47     87s] (I)      Use row-based GCell size
[12/20 15:02:47     87s] (I)      Use row-based GCell align
[12/20 15:02:47     87s] (I)      layer 0 area = 202000
[12/20 15:02:47     87s] (I)      layer 1 area = 202000
[12/20 15:02:47     87s] (I)      layer 2 area = 202000
[12/20 15:02:47     87s] (I)      layer 3 area = 562000
[12/20 15:02:47     87s] (I)      GCell unit size   : 5600
[12/20 15:02:47     87s] (I)      GCell multiplier  : 1
[12/20 15:02:47     87s] (I)      GCell row height  : 5600
[12/20 15:02:47     87s] (I)      Actual row height : 5600
[12/20 15:02:47     87s] (I)      GCell align ref   : 270000 270000
[12/20 15:02:47     87s] [NR-eGR] Track table information for default rule: 
[12/20 15:02:47     87s] [NR-eGR] M1 has single uniform track structure
[12/20 15:02:47     87s] [NR-eGR] M2 has single uniform track structure
[12/20 15:02:47     87s] [NR-eGR] M3 has single uniform track structure
[12/20 15:02:47     87s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:02:47     87s] (I)      ============== Default via ===============
[12/20 15:02:47     87s] (I)      +---+------------------+-----------------+
[12/20 15:02:47     87s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:02:47     87s] (I)      +---+------------------+-----------------+
[12/20 15:02:47     87s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:02:47     87s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:02:47     87s] (I)      | 3 |    3  VL         |    3  VL        |
[12/20 15:02:47     87s] (I)      +---+------------------+-----------------+
[12/20 15:02:47     87s] [NR-eGR] Read 11330 PG shapes
[12/20 15:02:47     87s] [NR-eGR] Read 0 clock shapes
[12/20 15:02:47     87s] [NR-eGR] Read 0 other shapes
[12/20 15:02:47     87s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:02:47     87s] [NR-eGR] #Instance Blockages : 5037
[12/20 15:02:47     87s] [NR-eGR] #PG Blockages       : 11330
[12/20 15:02:47     87s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:02:47     87s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:02:47     87s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:02:47     87s] [NR-eGR] #Other Blockages    : 0
[12/20 15:02:47     87s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:02:47     87s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:02:47     87s] [NR-eGR] Read 104 nets ( ignored 0 )
[12/20 15:02:47     87s] (I)      early_global_route_priority property id does not exist.
[12/20 15:02:47     87s] (I)      Read Num Blocks=16367  Num Prerouted Wires=0  Num CS=0
[12/20 15:02:47     87s] (I)      Layer 0 (H) : #blockages 4985 : #preroutes 0
[12/20 15:02:47     87s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:02:47     87s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:02:47     87s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:02:47     87s] (I)      Number of ignored nets                =      0
[12/20 15:02:47     87s] (I)      Number of connected nets              =      0
[12/20 15:02:47     87s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:02:47     87s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:02:47     87s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:02:47     87s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:02:47     87s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:02:47     87s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:02:47     87s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:02:47     87s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:02:47     87s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:02:47     87s] (I)      Constructing bin map
[12/20 15:02:47     87s] (I)      Initialize bin information with width=11200 height=11200
[12/20 15:02:47     87s] (I)      Done constructing bin map
[12/20 15:02:47     87s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:02:47     87s] (I)      Ndr track 0 does not exist
[12/20 15:02:47     87s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:02:47     87s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:02:47     87s] (I)      Core area           : (270000, 270000) - (846800, 846800)
[12/20 15:02:47     87s] (I)      Site width          :   560  (dbu)
[12/20 15:02:47     87s] (I)      Row height          :  5600  (dbu)
[12/20 15:02:47     87s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:02:47     87s] (I)      GCell width         :  5600  (dbu)
[12/20 15:02:47     87s] (I)      GCell height        :  5600  (dbu)
[12/20 15:02:47     87s] (I)      Grid                :   200   200     4
[12/20 15:02:47     87s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:02:47     87s] (I)      Vertical capacity   :     0  5600     0  5600
[12/20 15:02:47     87s] (I)      Horizontal capacity :  5600     0  5600     0
[12/20 15:02:47     87s] (I)      Default wire width  :   230   280   280   440
[12/20 15:02:47     87s] (I)      Default wire space  :   230   280   280   460
[12/20 15:02:47     87s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:02:47     87s] (I)      Default pitch size  :   560   560   560  1120
[12/20 15:02:47     87s] (I)      First track coord   :   640   360   640  1480
[12/20 15:02:47     87s] (I)      Num tracks per GCell: 10.00 10.00 10.00  5.00
[12/20 15:02:47     87s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:02:47     87s] (I)      Num of masks        :     1     1     1     1
[12/20 15:02:47     87s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:02:47     87s] (I)      --------------------------------------------------------
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] [NR-eGR] ============ Routing rule table ============
[12/20 15:02:47     87s] [NR-eGR] Rule id: 0  Nets: 104
[12/20 15:02:47     87s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:02:47     87s] (I)                    Layer    1    2    3     4 
[12/20 15:02:47     87s] (I)                    Pitch  560  560  560  1120 
[12/20 15:02:47     87s] (I)             #Used tracks    1    1    1     1 
[12/20 15:02:47     87s] (I)       #Fully used tracks    1    1    1     1 
[12/20 15:02:47     87s] [NR-eGR] ========================================
[12/20 15:02:47     87s] [NR-eGR] 
[12/20 15:02:47     87s] (I)      =============== Blocked Tracks ===============
[12/20 15:02:47     87s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:47     87s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:02:47     87s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:47     87s] (I)      |     1 |  398800 |   313315 |        78.56% |
[12/20 15:02:47     87s] (I)      |     2 |  398800 |   298464 |        74.84% |
[12/20 15:02:47     87s] (I)      |     3 |  398800 |   296814 |        74.43% |
[12/20 15:02:47     87s] (I)      |     4 |  199200 |   150455 |        75.53% |
[12/20 15:02:47     87s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:47     87s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] (I)      Reset routing kernel
[12/20 15:02:47     87s] (I)      Started Global Routing ( Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] (I)      totalPins=379  totalGlobalPin=325 (85.75%)
[12/20 15:02:47     87s] (I)      total 2D Cap : 353632 = (192498 H, 161134 V)
[12/20 15:02:47     87s] (I)      #blocked areas for congestion spreading : 5
[12/20 15:02:47     87s] [NR-eGR] Layer group 1: route 104 net(s) in layer range [1, 4]
[12/20 15:02:47     87s] (I)      
[12/20 15:02:47     87s] (I)      ============  Phase 1a Route ============
[12/20 15:02:47     87s] (I)      Usage: 1919 = (920 H, 999 V) = (0.48% H, 0.62% V) = (5.152e+03um H, 5.594e+03um V)
[12/20 15:02:47     87s] (I)      
[12/20 15:02:47     87s] (I)      ============  Phase 1b Route ============
[12/20 15:02:47     87s] (I)      Usage: 1919 = (920 H, 999 V) = (0.48% H, 0.62% V) = (5.152e+03um H, 5.594e+03um V)
[12/20 15:02:47     87s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.074640e+04um
[12/20 15:02:47     87s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/20 15:02:47     87s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/20 15:02:47     87s] (I)      
[12/20 15:02:47     87s] (I)      ============  Phase 1c Route ============
[12/20 15:02:47     87s] (I)      Usage: 1919 = (920 H, 999 V) = (0.48% H, 0.62% V) = (5.152e+03um H, 5.594e+03um V)
[12/20 15:02:47     87s] (I)      
[12/20 15:02:47     87s] (I)      ============  Phase 1d Route ============
[12/20 15:02:47     87s] (I)      Usage: 1919 = (920 H, 999 V) = (0.48% H, 0.62% V) = (5.152e+03um H, 5.594e+03um V)
[12/20 15:02:47     87s] (I)      
[12/20 15:02:47     87s] (I)      ============  Phase 1e Route ============
[12/20 15:02:47     87s] (I)      Usage: 1919 = (920 H, 999 V) = (0.48% H, 0.62% V) = (5.152e+03um H, 5.594e+03um V)
[12/20 15:02:47     87s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.074640e+04um
[12/20 15:02:47     87s] (I)      
[12/20 15:02:47     87s] (I)      ============  Phase 1l Route ============
[12/20 15:02:47     87s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/20 15:02:47     87s] (I)      Layer  1:      85582         3         1      277270      120730    (69.67%) 
[12/20 15:02:47     87s] (I)      Layer  2:     112560      1061         0      275150      122850    (69.13%) 
[12/20 15:02:47     87s] (I)      Layer  3:     106427       872         0      273540      124460    (68.73%) 
[12/20 15:02:47     87s] (I)      Layer  4:      48842         0         0      140515       58485    (70.61%) 
[12/20 15:02:47     87s] (I)      Total:        353411      1936         1      966475      426525    (69.38%) 
[12/20 15:02:47     87s] (I)      
[12/20 15:02:47     87s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 15:02:47     87s] [NR-eGR]                        OverCon            
[12/20 15:02:47     87s] [NR-eGR]                         #Gcell     %Gcell
[12/20 15:02:47     87s] [NR-eGR]        Layer               (1)    OverCon
[12/20 15:02:47     87s] [NR-eGR] ----------------------------------------------
[12/20 15:02:47     87s] [NR-eGR]      M1 ( 1)         1( 0.01%)   ( 0.01%) 
[12/20 15:02:47     87s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:47     87s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:47     87s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:47     87s] [NR-eGR] ----------------------------------------------
[12/20 15:02:47     87s] [NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[12/20 15:02:47     87s] [NR-eGR] 
[12/20 15:02:47     87s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] (I)      total 2D Cap : 357972 = (194407 H, 163565 V)
[12/20 15:02:47     87s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:02:47     87s] (I)      ============= Track Assignment ============
[12/20 15:02:47     87s] (I)      Started Track Assignment (1T) ( Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/20 15:02:47     87s] (I)      Run Multi-thread track assignment
[12/20 15:02:47     87s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] (I)      Started Export ( Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] [NR-eGR]                Length (um)  Vias 
[12/20 15:02:47     87s] [NR-eGR] ---------------------------------
[12/20 15:02:47     87s] [NR-eGR]  M1     (1H)           384   335 
[12/20 15:02:47     87s] [NR-eGR]  M2     (2V)          5639   250 
[12/20 15:02:47     87s] [NR-eGR]  M3     (3H)          4920    13 
[12/20 15:02:47     87s] [NR-eGR]  TOP_M  (4V)            17     0 
[12/20 15:02:47     87s] [NR-eGR] ---------------------------------
[12/20 15:02:47     87s] [NR-eGR]         Total        10961   598 
[12/20 15:02:47     87s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:47     87s] [NR-eGR] Total half perimeter of net bounding box: 10477um
[12/20 15:02:47     87s] [NR-eGR] Total length: 10961um, number of vias: 598
[12/20 15:02:47     87s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:47     87s] [NR-eGR] Total eGR-routed clock nets wire length: 508um, number of vias: 40
[12/20 15:02:47     87s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:47     87s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1917.00 MB )
[12/20 15:02:47     87s] (I)      ====================================== Runtime Summary =======================================
[12/20 15:02:47     87s] (I)       Step                                             %      Start     Finish      Real       CPU 
[12/20 15:02:47     87s] (I)      ----------------------------------------------------------------------------------------------
[12/20 15:02:47     87s] (I)       Early Global Route kernel                  100.00%  37.95 sec  37.98 sec  0.03 sec  0.03 sec 
[12/20 15:02:47     87s] (I)       +-Import and model                          30.34%  37.95 sec  37.96 sec  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)       | +-Create place DB                          1.42%  37.95 sec  37.95 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Import place data                      1.33%  37.95 sec  37.95 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Read instances and placement         0.51%  37.95 sec  37.95 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Read nets                            0.33%  37.95 sec  37.95 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Create route DB                         21.04%  37.95 sec  37.96 sec  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)       | | +-Import route data (1T)                20.47%  37.95 sec  37.96 sec  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)       | | | +-Read blockages ( Layer 1-4 )         3.89%  37.95 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Read routing blockages             0.00%  37.95 sec  37.95 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Read instance blockages            0.80%  37.95 sec  37.95 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Read PG blockages                  2.33%  37.95 sec  37.95 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Read clock blockages               0.02%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Read other blockages               0.02%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Read halo blockages                0.02%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Read boundary cut boxes            0.00%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Read blackboxes                      0.02%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Read prerouted                       0.06%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Read unlegalized nets                0.02%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Read nets                            0.10%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Set up via pillars                   0.01%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Initialize 3D grid graph             1.25%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Model blockage capacity             13.17%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Initialize 3D capacity            11.80%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Read aux data                            0.89%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Others data preparation                  0.32%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Create route kernel                      6.12%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       +-Global Routing                            37.69%  37.96 sec  37.97 sec  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)       | +-Initialization                           1.67%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Net group 1                             30.09%  37.96 sec  37.97 sec  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)       | | +-Generate topology                      0.42%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Phase 1a                               3.03%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Pattern routing (1T)                 1.73%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Add via demand to 2D                 1.04%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Phase 1b                               0.25%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Phase 1c                               0.02%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Phase 1d                               0.02%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Phase 1e                               0.62%  37.96 sec  37.97 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Route legalization                   0.32%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Legalize Blockage Violations       0.05%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | | +-Legalize Reach Aware Violations    0.12%  37.96 sec  37.96 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Phase 1l                              17.74%  37.97 sec  37.97 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | | +-Layer assignment (1T)               14.35%  37.97 sec  37.97 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Clean cong LA                            0.00%  37.97 sec  37.97 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       +-Export 3D cong map                         7.81%  37.97 sec  37.97 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Export 2D cong map                       1.43%  37.97 sec  37.97 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       +-Extract Global 3D Wires                    0.11%  37.97 sec  37.97 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       +-Track Assignment (1T)                     16.59%  37.97 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Initialization                           0.06%  37.97 sec  37.97 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Track Assignment Kernel                 16.00%  37.97 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Free Memory                              0.00%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       +-Export                                     3.69%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Export DB wires                          1.37%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Export all nets                        0.92%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | | +-Set wire vias                          0.15%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Report wirelength                        1.57%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Update net boxes                         0.33%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       | +-Update timing                            0.01%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)       +-Postprocess design                         0.20%  37.98 sec  37.98 sec  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)      ====================== Summary by functions ======================
[12/20 15:02:47     87s] (I)       Lv  Step                                   %      Real       CPU 
[12/20 15:02:47     87s] (I)      ------------------------------------------------------------------
[12/20 15:02:47     87s] (I)        0  Early Global Route kernel        100.00%  0.03 sec  0.03 sec 
[12/20 15:02:47     87s] (I)        1  Global Routing                    37.69%  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)        1  Import and model                  30.34%  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)        1  Track Assignment (1T)             16.59%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        1  Export 3D cong map                 7.81%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        1  Export                             3.69%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        1  Postprocess design                 0.20%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        1  Extract Global 3D Wires            0.11%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Net group 1                       30.09%  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)        2  Create route DB                   21.04%  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)        2  Track Assignment Kernel           16.00%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Create route kernel                6.12%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Initialization                     1.73%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Report wirelength                  1.57%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Export 2D cong map                 1.43%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Create place DB                    1.42%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Export DB wires                    1.37%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Read aux data                      0.89%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Update net boxes                   0.33%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Others data preparation            0.32%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Update timing                      0.01%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Import route data (1T)            20.47%  0.01 sec  0.01 sec 
[12/20 15:02:47     87s] (I)        3  Phase 1l                          17.74%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Phase 1a                           3.03%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Import place data                  1.33%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Export all nets                    0.92%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Phase 1e                           0.62%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Generate topology                  0.42%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Phase 1b                           0.25%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Set wire vias                      0.15%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Phase 1c                           0.02%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        3  Phase 1d                           0.02%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Layer assignment (1T)             14.35%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Model blockage capacity           13.17%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Read blockages ( Layer 1-4 )       3.89%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Pattern routing (1T)               1.73%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Initialize 3D grid graph           1.25%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Add via demand to 2D               1.04%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Read instances and placement       0.51%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Read nets                          0.44%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Route legalization                 0.32%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Read prerouted                     0.06%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Read unlegalized nets              0.02%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Read blackboxes                    0.02%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        4  Set up via pillars                 0.01%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Initialize 3D capacity            11.80%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Read PG blockages                  2.33%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Read instance blockages            0.80%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Legalize Reach Aware Violations    0.12%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Legalize Blockage Violations       0.05%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Read clock blockages               0.02%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Read other blockages               0.02%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[12/20 15:02:47     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:02:47     87s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:02:47     87s] {MMLU 0 0 108}
[12/20 15:02:47     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=1917.0M
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] Trim Metal Layers:
[12/20 15:02:47     87s] LayerId::1 widthSet size::1
[12/20 15:02:47     87s] LayerId::2 widthSet size::1
[12/20 15:02:47     87s] LayerId::3 widthSet size::1
[12/20 15:02:47     87s] LayerId::4 widthSet size::1
[12/20 15:02:47     87s] Updating RC grid for preRoute extraction ...
[12/20 15:02:47     87s] eee: pegSigSF::1.070000
[12/20 15:02:47     87s] Initializing multi-corner resistance tables ...
[12/20 15:02:47     87s] eee: l::1 avDens::0.112448 usedTrk::1126.367143 availTrk::10016.766417 sigTrk::1126.367143
[12/20 15:02:47     87s] eee: l::2 avDens::0.027994 usedTrk::144.084643 availTrk::5147.025138 sigTrk::144.084643
[12/20 15:02:47     87s] eee: l::3 avDens::0.016073 usedTrk::149.125893 availTrk::9277.826089 sigTrk::149.125893
[12/20 15:02:47     87s] eee: l::4 avDens::0.045886 usedTrk::448.041786 availTrk::9764.308548 sigTrk::448.041786
[12/20 15:02:47     87s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.450506 aWlH=0.000000 lMod=0 pMax=0.882800 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:02:47     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=1917.0M
[12/20 15:02:47     87s] Extraction called for design 'elevator' of instances=189 and nets=112 using extraction engine 'preRoute' .
[12/20 15:02:47     87s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:02:47     87s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:02:47     87s] PreRoute RC Extraction called for design elevator.
[12/20 15:02:47     87s] RC Extraction called in multi-corner(1) mode.
[12/20 15:02:47     87s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:02:47     87s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:02:47     87s] RCMode: PreRoute
[12/20 15:02:47     87s]       RC Corner Indexes            0   
[12/20 15:02:47     87s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:02:47     87s] Resistance Scaling Factor    : 1.00000 
[12/20 15:02:47     87s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:02:47     87s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:02:47     87s] Shrink Factor                : 1.00000
[12/20 15:02:47     87s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] Trim Metal Layers:
[12/20 15:02:47     87s] LayerId::1 widthSet size::1
[12/20 15:02:47     87s] LayerId::2 widthSet size::1
[12/20 15:02:47     87s] LayerId::3 widthSet size::1
[12/20 15:02:47     87s] LayerId::4 widthSet size::1
[12/20 15:02:47     87s] Updating RC grid for preRoute extraction ...
[12/20 15:02:47     87s] eee: pegSigSF::1.070000
[12/20 15:02:47     87s] Initializing multi-corner resistance tables ...
[12/20 15:02:47     87s] eee: l::1 avDens::0.112448 usedTrk::1126.367143 availTrk::10016.766417 sigTrk::1126.367143
[12/20 15:02:47     87s] eee: l::2 avDens::0.027994 usedTrk::144.084643 availTrk::5147.025138 sigTrk::144.084643
[12/20 15:02:47     87s] eee: l::3 avDens::0.016073 usedTrk::149.125893 availTrk::9277.826089 sigTrk::149.125893
[12/20 15:02:47     87s] eee: l::4 avDens::0.045886 usedTrk::448.041786 availTrk::9764.308548 sigTrk::448.041786
[12/20 15:02:47     87s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.450506 aWlH=0.000000 lMod=0 pMax=0.882800 pMod=79 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:02:47     87s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1917.000M)
[12/20 15:02:47     87s] All LLGs are deleted
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1917.0M, EPOCH TIME: 1734687167.415902
[12/20 15:02:47     87s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1917.0M, EPOCH TIME: 1734687167.416186
[12/20 15:02:47     87s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1917.0M, EPOCH TIME: 1734687167.416232
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1917.0M, EPOCH TIME: 1734687167.416332
[12/20 15:02:47     87s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:47     87s] Core basic site is CoreSite
[12/20 15:02:47     87s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1917.0M, EPOCH TIME: 1734687167.423104
[12/20 15:02:47     87s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:02:47     87s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:02:47     87s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1917.0M, EPOCH TIME: 1734687167.423562
[12/20 15:02:47     87s] Fast DP-INIT is on for default
[12/20 15:02:47     87s] Atter site array init, number of instance map data is 0.
[12/20 15:02:47     87s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:1917.0M, EPOCH TIME: 1734687167.425257
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:47     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:1917.0M, EPOCH TIME: 1734687167.425657
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] Starting delay calculation for Setup views
[12/20 15:02:47     87s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:02:47     87s] #################################################################################
[12/20 15:02:47     87s] # Design Stage: PreRoute
[12/20 15:02:47     87s] # Design Name: elevator
[12/20 15:02:47     87s] # Design Mode: 90nm
[12/20 15:02:47     87s] # Analysis Mode: MMMC Non-OCV 
[12/20 15:02:47     87s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:02:47     87s] # Signoff Settings: SI Off 
[12/20 15:02:47     87s] #################################################################################
[12/20 15:02:47     87s] Calculate delays in BcWc mode...
[12/20 15:02:47     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 1928.6M, InitMEM = 1928.6M)
[12/20 15:02:47     87s] Start delay calculation (fullDC) (1 T). (MEM=1928.57)
[12/20 15:02:47     87s] Start AAE Lib Loading. (MEM=1940.09)
[12/20 15:02:47     87s] End AAE Lib Loading. (MEM=1959.16 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:02:47     87s] End AAE Lib Interpolated Model. (MEM=1959.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:47     87s] Total number of fetched objects 195
[12/20 15:02:47     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:47     87s] End delay calculation. (MEM=1998.93 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:02:47     87s] End delay calculation (fullDC). (MEM=1998.93 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:02:47     87s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1998.9M) ***
[12/20 15:02:47     87s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:28 mem=1990.9M)
[12/20 15:02:47     87s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 970.880 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   37    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      1 (1)       |   -8.176   |     18 (18)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2006.2M, EPOCH TIME: 1734687167.807588
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:47     87s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2006.2M, EPOCH TIME: 1734687167.815369
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] Density: 0.696%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1775.1M, totSessionCpu=0:01:28 **
[12/20 15:02:47     87s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.7 (0.8), totSession cpu/real = 0:01:27.7/0:37:59.7 (0.0), mem = 1964.2M
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] =============================================================================================
[12/20 15:02:47     87s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[12/20 15:02:47     87s] =============================================================================================
[12/20 15:02:47     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:47     87s] ---------------------------------------------------------------------------------------------
[12/20 15:02:47     87s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:47     87s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.4 /  0:00:00.1    0.4
[12/20 15:02:47     87s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:47     87s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[12/20 15:02:47     87s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  64.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/20 15:02:47     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:47     87s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:47     87s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[12/20 15:02:47     87s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:47     87s] [ TimingUpdate           ]      1   0:00:00.0  (   2.2 % )     0:00:00.4 /  0:00:00.1    0.3
[12/20 15:02:47     87s] [ FullDelayCalc          ]      1   0:00:00.3  (  20.2 % )     0:00:00.3 /  0:00:00.1    0.2
[12/20 15:02:47     87s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:47     87s] [ MISC                   ]          0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.2    1.0
[12/20 15:02:47     87s] ---------------------------------------------------------------------------------------------
[12/20 15:02:47     87s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.4    0.8
[12/20 15:02:47     87s] ---------------------------------------------------------------------------------------------
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] ** INFO : this run is activating medium effort placeOptDesign flow
[12/20 15:02:47     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:47     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=1964.2M
[12/20 15:02:47     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1964.2M, EPOCH TIME: 1734687167.820292
[12/20 15:02:47     87s] Processing tracks to init pin-track alignment.
[12/20 15:02:47     87s] z: 2, totalTracks: 1
[12/20 15:02:47     87s] z: 4, totalTracks: 1
[12/20 15:02:47     87s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:47     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1964.2M, EPOCH TIME: 1734687167.822639
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:47     87s] OPERPROF:     Starting CMU at level 3, MEM:1964.2M, EPOCH TIME: 1734687167.830236
[12/20 15:02:47     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1964.2M, EPOCH TIME: 1734687167.830459
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:47     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1964.2M, EPOCH TIME: 1734687167.830580
[12/20 15:02:47     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1964.2M, EPOCH TIME: 1734687167.830594
[12/20 15:02:47     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1964.2M, EPOCH TIME: 1734687167.830617
[12/20 15:02:47     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1964.2MB).
[12/20 15:02:47     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1964.2M, EPOCH TIME: 1734687167.830650
[12/20 15:02:47     87s] TotalInstCnt at PhyDesignMc Initialization: 85
[12/20 15:02:47     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=1964.2M
[12/20 15:02:47     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1964.2M, EPOCH TIME: 1734687167.830894
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1964.2M, EPOCH TIME: 1734687167.832378
[12/20 15:02:47     87s] TotalInstCnt at PhyDesignMc Destruction: 85
[12/20 15:02:47     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:47     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=1964.2M
[12/20 15:02:47     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:1964.2M, EPOCH TIME: 1734687167.832636
[12/20 15:02:47     87s] Processing tracks to init pin-track alignment.
[12/20 15:02:47     87s] z: 2, totalTracks: 1
[12/20 15:02:47     87s] z: 4, totalTracks: 1
[12/20 15:02:47     87s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:47     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1964.2M, EPOCH TIME: 1734687167.834863
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:47     87s] OPERPROF:     Starting CMU at level 3, MEM:1964.2M, EPOCH TIME: 1734687167.842159
[12/20 15:02:47     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1964.2M, EPOCH TIME: 1734687167.842370
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:47     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1964.2M, EPOCH TIME: 1734687167.842477
[12/20 15:02:47     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1964.2M, EPOCH TIME: 1734687167.842491
[12/20 15:02:47     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1964.2M, EPOCH TIME: 1734687167.842504
[12/20 15:02:47     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1964.2MB).
[12/20 15:02:47     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1964.2M, EPOCH TIME: 1734687167.842536
[12/20 15:02:47     87s] TotalInstCnt at PhyDesignMc Initialization: 85
[12/20 15:02:47     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=1964.2M
[12/20 15:02:47     87s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1964.2M, EPOCH TIME: 1734687167.842658
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:1964.2M, EPOCH TIME: 1734687167.844073
[12/20 15:02:47     87s] TotalInstCnt at PhyDesignMc Destruction: 85
[12/20 15:02:47     87s] *** Starting optimizing excluded clock nets MEM= 1964.2M) ***
[12/20 15:02:47     87s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1964.2M) ***
[12/20 15:02:47     87s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[12/20 15:02:47     87s] Begin: GigaOpt Route Type Constraints Refinement
[12/20 15:02:47     87s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:27.8/0:37:59.7 (0.0), mem = 1964.2M
[12/20 15:02:47     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.1
[12/20 15:02:47     87s] ### Creating RouteCongInterface, started
[12/20 15:02:47     87s] ### Creating TopoMgr, started
[12/20 15:02:47     87s] ### Creating TopoMgr, finished
[12/20 15:02:47     87s] #optDebug: Start CG creation (mem=1964.2M)
[12/20 15:02:47     87s]  ...initializing CG  maxDriveDist 3987.607000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 398.760000 
[12/20 15:02:47     87s] (cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s]  ...processing cgPrt (cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s]  ...processing cgEgp (cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s]  ...processing cgPbk (cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s]  ...processing cgNrb(cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s]  ...processing cgObs (cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s]  ...processing cgCon (cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s]  ...processing cgPdm (cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2047.0M)
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] #optDebug: {0, 1.000}
[12/20 15:02:47     87s] ### Creating RouteCongInterface, finished
[12/20 15:02:47     87s] Updated routing constraints on 0 nets.
[12/20 15:02:47     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.1
[12/20 15:02:47     87s] Bottom Preferred Layer:
[12/20 15:02:47     87s]     None
[12/20 15:02:47     87s] Via Pillar Rule:
[12/20 15:02:47     87s]     None
[12/20 15:02:47     87s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:27.9/0:37:59.8 (0.0), mem = 2047.0M
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] =============================================================================================
[12/20 15:02:47     87s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[12/20 15:02:47     87s] =============================================================================================
[12/20 15:02:47     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:47     87s] ---------------------------------------------------------------------------------------------
[12/20 15:02:47     87s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  97.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:47     87s] [ MISC                   ]          0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:47     87s] ---------------------------------------------------------------------------------------------
[12/20 15:02:47     87s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:47     87s] ---------------------------------------------------------------------------------------------
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] End: GigaOpt Route Type Constraints Refinement
[12/20 15:02:47     87s] The useful skew maximum allowed delay is: 0.3
[12/20 15:02:47     87s] Deleting Lib Analyzer.
[12/20 15:02:47     87s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:27.9/0:37:59.8 (0.0), mem = 2047.0M
[12/20 15:02:47     87s] Info: 21 io nets excluded
[12/20 15:02:47     87s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:02:47     87s] ### Creating LA Mngr. totSessionCpu=0:01:28 mem=2047.0M
[12/20 15:02:47     87s] ### Creating LA Mngr, finished. totSessionCpu=0:01:28 mem=2047.0M
[12/20 15:02:47     87s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/20 15:02:47     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.2
[12/20 15:02:47     87s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:47     87s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=2047.0M
[12/20 15:02:47     87s] OPERPROF: Starting DPlace-Init at level 1, MEM:2047.0M, EPOCH TIME: 1734687167.973965
[12/20 15:02:47     87s] Processing tracks to init pin-track alignment.
[12/20 15:02:47     87s] z: 2, totalTracks: 1
[12/20 15:02:47     87s] z: 4, totalTracks: 1
[12/20 15:02:47     87s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:47     87s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2047.0M, EPOCH TIME: 1734687167.976409
[12/20 15:02:47     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:47     87s] OPERPROF:     Starting CMU at level 3, MEM:2047.0M, EPOCH TIME: 1734687167.983958
[12/20 15:02:47     87s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2047.0M, EPOCH TIME: 1734687167.984212
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:47     87s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2047.0M, EPOCH TIME: 1734687167.984329
[12/20 15:02:47     87s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2047.0M, EPOCH TIME: 1734687167.984343
[12/20 15:02:47     87s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2047.0M, EPOCH TIME: 1734687167.984358
[12/20 15:02:47     87s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2047.0MB).
[12/20 15:02:47     87s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2047.0M, EPOCH TIME: 1734687167.984390
[12/20 15:02:47     87s] TotalInstCnt at PhyDesignMc Initialization: 85
[12/20 15:02:47     87s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=2047.0M
[12/20 15:02:47     87s] 
[12/20 15:02:47     87s] Footprint cell information for calculating maxBufDist
[12/20 15:02:47     87s] *info: There are 13 candidate Buffer cells
[12/20 15:02:47     87s] *info: There are 11 candidate Inverter cells
[12/20 15:02:47     87s] 
[12/20 15:02:48     87s] #optDebug: Start CG creation (mem=2047.0M)
[12/20 15:02:48     87s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.200000 
[12/20 15:02:48     88s] (cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s]  ...processing cgPrt (cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s]  ...processing cgEgp (cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s]  ...processing cgPbk (cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s]  ...processing cgNrb(cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s]  ...processing cgObs (cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s]  ...processing cgCon (cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s]  ...processing cgPdm (cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2054.8M)
[12/20 15:02:48     88s] ### Creating RouteCongInterface, started
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] Creating Lib Analyzer ...
[12/20 15:02:48     88s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:02:48     88s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:02:48     88s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=2070.8M
[12/20 15:02:48     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2070.8M
[12/20 15:02:48     88s] Creating Lib Analyzer, finished. 
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] #optDebug: {0, 1.000}
[12/20 15:02:48     88s] ### Creating RouteCongInterface, finished
[12/20 15:02:48     88s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2109.0M, EPOCH TIME: 1734687168.764195
[12/20 15:02:48     88s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2109.0M, EPOCH TIME: 1734687168.764261
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] Netlist preparation processing... 
[12/20 15:02:48     88s] Removed 0 instance
[12/20 15:02:48     88s] *info: Marking 0 isolation instances dont touch
[12/20 15:02:48     88s] *info: Marking 0 level shifter instances dont touch
[12/20 15:02:48     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2128.1M, EPOCH TIME: 1734687168.768926
[12/20 15:02:48     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:85).
[12/20 15:02:48     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:48     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:48     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:48     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2031.1M, EPOCH TIME: 1734687168.770796
[12/20 15:02:48     88s] TotalInstCnt at PhyDesignMc Destruction: 85
[12/20 15:02:48     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.2
[12/20 15:02:48     88s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:28.7/0:38:00.6 (0.0), mem = 2031.1M
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] =============================================================================================
[12/20 15:02:48     88s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[12/20 15:02:48     88s] =============================================================================================
[12/20 15:02:48     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:48     88s] ---------------------------------------------------------------------------------------------
[12/20 15:02:48     88s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  65.2 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:02:48     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:48     88s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:02:48     88s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:48     88s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.6    1.0
[12/20 15:02:48     88s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  20.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:02:48     88s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:48     88s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:48     88s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:48     88s] [ MISC                   ]          0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:02:48     88s] ---------------------------------------------------------------------------------------------
[12/20 15:02:48     88s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:02:48     88s] ---------------------------------------------------------------------------------------------
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] Deleting Lib Analyzer.
[12/20 15:02:48     88s] Begin: GigaOpt high fanout net optimization
[12/20 15:02:48     88s] GigaOpt HFN: use maxLocalDensity 1.2
[12/20 15:02:48     88s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/20 15:02:48     88s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:28.7/0:38:00.6 (0.0), mem = 2031.1M
[12/20 15:02:48     88s] Info: 21 io nets excluded
[12/20 15:02:48     88s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:02:48     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.3
[12/20 15:02:48     88s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:48     88s] ### Creating PhyDesignMc. totSessionCpu=0:01:29 mem=2031.1M
[12/20 15:02:48     88s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:02:48     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2031.1M, EPOCH TIME: 1734687168.806174
[12/20 15:02:48     88s] Processing tracks to init pin-track alignment.
[12/20 15:02:48     88s] z: 2, totalTracks: 1
[12/20 15:02:48     88s] z: 4, totalTracks: 1
[12/20 15:02:48     88s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:48     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2031.1M, EPOCH TIME: 1734687168.808614
[12/20 15:02:48     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:48     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:48     88s] OPERPROF:     Starting CMU at level 3, MEM:2031.1M, EPOCH TIME: 1734687168.816093
[12/20 15:02:48     88s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1734687168.816293
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:48     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2031.1M, EPOCH TIME: 1734687168.816407
[12/20 15:02:48     88s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2031.1M, EPOCH TIME: 1734687168.816421
[12/20 15:02:48     88s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2031.1M, EPOCH TIME: 1734687168.816436
[12/20 15:02:48     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2031.1MB).
[12/20 15:02:48     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2031.1M, EPOCH TIME: 1734687168.816467
[12/20 15:02:48     88s] TotalInstCnt at PhyDesignMc Initialization: 85
[12/20 15:02:48     88s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=2031.1M
[12/20 15:02:48     88s] ### Creating RouteCongInterface, started
[12/20 15:02:48     88s] 
[12/20 15:02:48     88s] Creating Lib Analyzer ...
[12/20 15:02:48     88s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:02:48     88s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:02:48     88s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:02:48     88s] 
[12/20 15:02:49     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=2031.1M
[12/20 15:02:49     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2031.1M
[12/20 15:02:49     89s] Creating Lib Analyzer, finished. 
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] #optDebug: {0, 1.000}
[12/20 15:02:49     89s] ### Creating RouteCongInterface, finished
[12/20 15:02:49     89s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:49     89s] Total-nets :: 104, Stn-nets :: 0, ratio :: 0 %, Total-len 10960.6, Stn-len 0
[12/20 15:02:49     89s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2069.2M, EPOCH TIME: 1734687169.432335
[12/20 15:02:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2031.2M, EPOCH TIME: 1734687169.434292
[12/20 15:02:49     89s] TotalInstCnt at PhyDesignMc Destruction: 85
[12/20 15:02:49     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.3
[12/20 15:02:49     89s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:29.4/0:38:01.3 (0.0), mem = 2031.2M
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] =============================================================================================
[12/20 15:02:49     89s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[12/20 15:02:49     89s] =============================================================================================
[12/20 15:02:49     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:49     89s] ---------------------------------------------------------------------------------------------
[12/20 15:02:49     89s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  84.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:02:49     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.7
[12/20 15:02:49     89s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:02:49     89s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ MISC                   ]          0:00:00.1  (  12.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:49     89s] ---------------------------------------------------------------------------------------------
[12/20 15:02:49     89s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/20 15:02:49     89s] ---------------------------------------------------------------------------------------------
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/20 15:02:49     89s] End: GigaOpt high fanout net optimization
[12/20 15:02:49     89s] Begin: GigaOpt DRV Optimization
[12/20 15:02:49     89s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/20 15:02:49     89s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.4/0:38:01.3 (0.0), mem = 2031.2M
[12/20 15:02:49     89s] Info: 21 io nets excluded
[12/20 15:02:49     89s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:02:49     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.4
[12/20 15:02:49     89s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:49     89s] ### Creating PhyDesignMc. totSessionCpu=0:01:29 mem=2031.2M
[12/20 15:02:49     89s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:02:49     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2031.2M, EPOCH TIME: 1734687169.435617
[12/20 15:02:49     89s] Processing tracks to init pin-track alignment.
[12/20 15:02:49     89s] z: 2, totalTracks: 1
[12/20 15:02:49     89s] z: 4, totalTracks: 1
[12/20 15:02:49     89s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:49     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2031.2M, EPOCH TIME: 1734687169.437952
[12/20 15:02:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:49     89s] OPERPROF:     Starting CMU at level 3, MEM:2031.2M, EPOCH TIME: 1734687169.445363
[12/20 15:02:49     89s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2031.2M, EPOCH TIME: 1734687169.445572
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:49     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2031.2M, EPOCH TIME: 1734687169.445688
[12/20 15:02:49     89s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2031.2M, EPOCH TIME: 1734687169.445701
[12/20 15:02:49     89s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2031.2M, EPOCH TIME: 1734687169.445723
[12/20 15:02:49     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2031.2MB).
[12/20 15:02:49     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2031.2M, EPOCH TIME: 1734687169.445759
[12/20 15:02:49     89s] TotalInstCnt at PhyDesignMc Initialization: 85
[12/20 15:02:49     89s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=2031.2M
[12/20 15:02:49     89s] ### Creating RouteCongInterface, started
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] #optDebug: {0, 1.000}
[12/20 15:02:49     89s] ### Creating RouteCongInterface, finished
[12/20 15:02:49     89s] [GPS-DRV] Optimizer parameters ============================= 
[12/20 15:02:49     89s] [GPS-DRV] maxDensity (design): 0.95
[12/20 15:02:49     89s] [GPS-DRV] maxLocalDensity: 1.2
[12/20 15:02:49     89s] [GPS-DRV] All active and enabled setup views
[12/20 15:02:49     89s] [GPS-DRV]     my_analysis_view_setup
[12/20 15:02:49     89s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:02:49     89s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:02:49     89s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/20 15:02:49     89s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/20 15:02:49     89s] [GPS-DRV] timing-driven DRV settings
[12/20 15:02:49     89s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/20 15:02:49     89s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2088.4M, EPOCH TIME: 1734687169.525381
[12/20 15:02:49     89s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2088.4M, EPOCH TIME: 1734687169.525424
[12/20 15:02:49     89s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:49     89s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/20 15:02:49     89s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:49     89s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 15:02:49     89s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:49     89s] Info: violation cost 27.331499 (cap = 0.053123, tran = 27.278376, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:49     89s] |    18|    18|   -47.35|    21|    29|    -3.42|    20|    28|     0|     0|   970.88|     0.00|       0|       0|       0|  0.70%|          |         |
[12/20 15:02:49     89s] Info: violation cost 10.293166 (cap = 0.000000, tran = 10.293166, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:49     89s] |    17|    17|   -47.35|    20|    28|    -3.42|    20|    28|     0|     0|   973.62|     0.00|       9|       0|       0|  0.73%| 0:00:00.0|  2127.0M|
[12/20 15:02:49     89s] Info: violation cost 10.293166 (cap = 0.000000, tran = 10.293166, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:49     89s] |    17|    17|   -47.35|    20|    28|    -3.42|    20|    28|     0|     0|   973.62|     0.00|       0|       0|       0|  0.73%| 0:00:00.0|  2127.0M|
[12/20 15:02:49     89s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] ###############################################################################
[12/20 15:02:49     89s] #
[12/20 15:02:49     89s] #  Large fanout net report:  
[12/20 15:02:49     89s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 15:02:49     89s] #     - current density: 0.73
[12/20 15:02:49     89s] #
[12/20 15:02:49     89s] #  List of high fanout nets:
[12/20 15:02:49     89s] #
[12/20 15:02:49     89s] ###############################################################################
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] =======================================================================
[12/20 15:02:49     89s]                 Reasons for remaining drv violations
[12/20 15:02:49     89s] =======================================================================
[12/20 15:02:49     89s] *info: Total 29 net(s) have violations which can't be fixed by DRV optimization.
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] MultiBuffering failure reasons
[12/20 15:02:49     89s] ------------------------------------------------
[12/20 15:02:49     89s] *info:    20 net(s): Could not be fixed because it is multi driver net.
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2127.0M) ***
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] Total-nets :: 113, Stn-nets :: 0, ratio :: 0 %, Total-len 10963.4, Stn-len 0
[12/20 15:02:49     89s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2108.0M, EPOCH TIME: 1734687169.583554
[12/20 15:02:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:94).
[12/20 15:02:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2047.0M, EPOCH TIME: 1734687169.585587
[12/20 15:02:49     89s] TotalInstCnt at PhyDesignMc Destruction: 94
[12/20 15:02:49     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.4
[12/20 15:02:49     89s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:29.5/0:38:01.4 (0.0), mem = 2047.0M
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] =============================================================================================
[12/20 15:02:49     89s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.15-s110_1
[12/20 15:02:49     89s] =============================================================================================
[12/20 15:02:49     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:49     89s] ---------------------------------------------------------------------------------------------
[12/20 15:02:49     89s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.8 % )     0:00:00.0 /  0:00:00.0    1.7
[12/20 15:02:49     89s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:02:49     89s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:02:49     89s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ OptEval                ]      6   0:00:00.0  (   8.3 % )     0:00:00.0 /  0:00:00.0    1.6
[12/20 15:02:49     89s] [ OptCommit              ]      6   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:02:49     89s] [ IncrDelayCalc          ]     15   0:00:00.0  (  23.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:02:49     89s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:49     89s] [ MISC                   ]          0:00:00.1  (  53.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:02:49     89s] ---------------------------------------------------------------------------------------------
[12/20 15:02:49     89s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:02:49     89s] ---------------------------------------------------------------------------------------------
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] End: GigaOpt DRV Optimization
[12/20 15:02:49     89s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/20 15:02:49     89s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1838.1M, totSessionCpu=0:01:30 **
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] Active setup views:
[12/20 15:02:49     89s]  my_analysis_view_setup
[12/20 15:02:49     89s]   Dominating endpoints: 0
[12/20 15:02:49     89s]   Dominating TNS: -0.000
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:02:49     89s] Deleting Lib Analyzer.
[12/20 15:02:49     89s] Begin: GigaOpt Global Optimization
[12/20 15:02:49     89s] *info: use new DP (enabled)
[12/20 15:02:49     89s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/20 15:02:49     89s] Info: 21 io nets excluded
[12/20 15:02:49     89s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:02:49     89s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.5/0:38:01.4 (0.0), mem = 2085.1M
[12/20 15:02:49     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.5
[12/20 15:02:49     89s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:49     89s] ### Creating PhyDesignMc. totSessionCpu=0:01:30 mem=2085.1M
[12/20 15:02:49     89s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:02:49     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2085.1M, EPOCH TIME: 1734687169.597718
[12/20 15:02:49     89s] Processing tracks to init pin-track alignment.
[12/20 15:02:49     89s] z: 2, totalTracks: 1
[12/20 15:02:49     89s] z: 4, totalTracks: 1
[12/20 15:02:49     89s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:49     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2085.1M, EPOCH TIME: 1734687169.600265
[12/20 15:02:49     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:49     89s] OPERPROF:     Starting CMU at level 3, MEM:2085.1M, EPOCH TIME: 1734687169.607961
[12/20 15:02:49     89s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2085.1M, EPOCH TIME: 1734687169.608237
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:49     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2085.1M, EPOCH TIME: 1734687169.608363
[12/20 15:02:49     89s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2085.1M, EPOCH TIME: 1734687169.608378
[12/20 15:02:49     89s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2085.1M, EPOCH TIME: 1734687169.608394
[12/20 15:02:49     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2085.1MB).
[12/20 15:02:49     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:2085.1M, EPOCH TIME: 1734687169.608427
[12/20 15:02:49     89s] TotalInstCnt at PhyDesignMc Initialization: 94
[12/20 15:02:49     89s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=2085.1M
[12/20 15:02:49     89s] ### Creating RouteCongInterface, started
[12/20 15:02:49     89s] 
[12/20 15:02:49     89s] Creating Lib Analyzer ...
[12/20 15:02:49     89s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:02:49     89s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:02:49     89s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:02:49     89s] 
[12/20 15:02:50     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:30 mem=2085.1M
[12/20 15:02:50     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:30 mem=2085.1M
[12/20 15:02:50     90s] Creating Lib Analyzer, finished. 
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] #optDebug: {0, 1.000}
[12/20 15:02:50     90s] ### Creating RouteCongInterface, finished
[12/20 15:02:50     90s] *info: 21 io nets excluded
[12/20 15:02:50     90s] *info: 1 clock net excluded
[12/20 15:02:50     90s] *info: 21 multi-driver nets excluded.
[12/20 15:02:50     90s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2123.3M, EPOCH TIME: 1734687170.255704
[12/20 15:02:50     90s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2123.3M, EPOCH TIME: 1734687170.255771
[12/20 15:02:50     90s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/20 15:02:50     90s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:02:50     90s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|          End Point           |
[12/20 15:02:50     90s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:02:50     90s] |   0.000|   0.000|    0.73%|   0:00:00.0| 2123.3M|my_analysis_view_setup|       NA| NA                           |
[12/20 15:02:50     90s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2123.3M) ***
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2123.3M) ***
[12/20 15:02:50     90s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/20 15:02:50     90s] Total-nets :: 113, Stn-nets :: 0, ratio :: 0 %, Total-len 10963.4, Stn-len 0
[12/20 15:02:50     90s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2104.2M, EPOCH TIME: 1734687170.321315
[12/20 15:02:50     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:94).
[12/20 15:02:50     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2053.2M, EPOCH TIME: 1734687170.323478
[12/20 15:02:50     90s] TotalInstCnt at PhyDesignMc Destruction: 94
[12/20 15:02:50     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.5
[12/20 15:02:50     90s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:30.2/0:38:02.2 (0.0), mem = 2053.2M
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] =============================================================================================
[12/20 15:02:50     90s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[12/20 15:02:50     90s] =============================================================================================
[12/20 15:02:50     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:50     90s] ---------------------------------------------------------------------------------------------
[12/20 15:02:50     90s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  73.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:02:50     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.6
[12/20 15:02:50     90s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:02:50     90s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ TransformInit          ]      1   0:00:00.1  (  14.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:50     90s] [ MISC                   ]          0:00:00.1  (   9.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:50     90s] ---------------------------------------------------------------------------------------------
[12/20 15:02:50     90s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/20 15:02:50     90s] ---------------------------------------------------------------------------------------------
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] End: GigaOpt Global Optimization
[12/20 15:02:50     90s] *** Timing Is met
[12/20 15:02:50     90s] *** Check timing (0:00:00.0)
[12/20 15:02:50     90s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:02:50     90s] Deleting Lib Analyzer.
[12/20 15:02:50     90s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/20 15:02:50     90s] Info: 21 io nets excluded
[12/20 15:02:50     90s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:02:50     90s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2053.2M
[12/20 15:02:50     90s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2053.2M
[12/20 15:02:50     90s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/20 15:02:50     90s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:50     90s] ### Creating PhyDesignMc. totSessionCpu=0:01:30 mem=2110.4M
[12/20 15:02:50     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:2110.4M, EPOCH TIME: 1734687170.335194
[12/20 15:02:50     90s] Processing tracks to init pin-track alignment.
[12/20 15:02:50     90s] z: 2, totalTracks: 1
[12/20 15:02:50     90s] z: 4, totalTracks: 1
[12/20 15:02:50     90s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:50     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2110.4M, EPOCH TIME: 1734687170.337548
[12/20 15:02:50     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:50     90s] OPERPROF:     Starting CMU at level 3, MEM:2110.4M, EPOCH TIME: 1734687170.346210
[12/20 15:02:50     90s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2110.4M, EPOCH TIME: 1734687170.346449
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:50     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2110.4M, EPOCH TIME: 1734687170.346571
[12/20 15:02:50     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2110.4M, EPOCH TIME: 1734687170.346588
[12/20 15:02:50     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2110.4M, EPOCH TIME: 1734687170.346610
[12/20 15:02:50     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2110.4MB).
[12/20 15:02:50     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.011, REAL:0.011, MEM:2110.4M, EPOCH TIME: 1734687170.346642
[12/20 15:02:50     90s] TotalInstCnt at PhyDesignMc Initialization: 94
[12/20 15:02:50     90s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=2110.4M
[12/20 15:02:50     90s] Begin: Area Reclaim Optimization
[12/20 15:02:50     90s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.3/0:38:02.2 (0.0), mem = 2110.4M
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] Creating Lib Analyzer ...
[12/20 15:02:50     90s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:02:50     90s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:02:50     90s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=2112.4M
[12/20 15:02:50     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=2112.4M
[12/20 15:02:50     90s] Creating Lib Analyzer, finished. 
[12/20 15:02:50     90s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.6
[12/20 15:02:50     90s] ### Creating RouteCongInterface, started
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] #optDebug: {0, 1.000}
[12/20 15:02:50     90s] ### Creating RouteCongInterface, finished
[12/20 15:02:50     90s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2112.4M, EPOCH TIME: 1734687170.970209
[12/20 15:02:50     90s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2112.4M, EPOCH TIME: 1734687170.970277
[12/20 15:02:50     90s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.73
[12/20 15:02:50     90s] +---------+---------+--------+--------+------------+--------+
[12/20 15:02:50     90s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/20 15:02:50     90s] +---------+---------+--------+--------+------------+--------+
[12/20 15:02:50     90s] |    0.73%|        -|   0.000|   0.000|   0:00:00.0| 2112.4M|
[12/20 15:02:50     90s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2113.4M|
[12/20 15:02:50     90s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:02:50     90s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2113.4M|
[12/20 15:02:50     90s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2114.4M|
[12/20 15:02:50     90s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2114.4M|
[12/20 15:02:50     90s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:02:50     90s] |    0.73%|        0|   0.000|   0.000|   0:00:00.0| 2114.4M|
[12/20 15:02:50     90s] +---------+---------+--------+--------+------------+--------+
[12/20 15:02:50     90s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.73
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/20 15:02:50     90s] --------------------------------------------------------------
[12/20 15:02:50     90s] |                                   | Total     | Sequential |
[12/20 15:02:50     90s] --------------------------------------------------------------
[12/20 15:02:50     90s] | Num insts resized                 |       0  |       0    |
[12/20 15:02:50     90s] | Num insts undone                  |       0  |       0    |
[12/20 15:02:50     90s] | Num insts Downsized               |       0  |       0    |
[12/20 15:02:50     90s] | Num insts Samesized               |       0  |       0    |
[12/20 15:02:50     90s] | Num insts Upsized                 |       0  |       0    |
[12/20 15:02:50     90s] | Num multiple commits+uncommits    |       0  |       -    |
[12/20 15:02:50     90s] --------------------------------------------------------------
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/20 15:02:50     90s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:00.0) **
[12/20 15:02:50     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.6
[12/20 15:02:50     90s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:30.9/0:38:02.8 (0.0), mem = 2114.4M
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] =============================================================================================
[12/20 15:02:50     90s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[12/20 15:02:50     90s] =============================================================================================
[12/20 15:02:50     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:50     90s] ---------------------------------------------------------------------------------------------
[12/20 15:02:50     90s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  85.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:02:50     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:02:50     90s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ OptGetWeight           ]     33   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ OptEval                ]     33   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ OptCommit              ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ PostCommitDelayUpdate  ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:50     90s] [ MISC                   ]          0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:50     90s] ---------------------------------------------------------------------------------------------
[12/20 15:02:50     90s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/20 15:02:50     90s] ---------------------------------------------------------------------------------------------
[12/20 15:02:50     90s] 
[12/20 15:02:50     90s] Executing incremental physical updates
[12/20 15:02:50     90s] Executing incremental physical updates
[12/20 15:02:50     90s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2095.4M, EPOCH TIME: 1734687170.984030
[12/20 15:02:50     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:94).
[12/20 15:02:50     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2057.4M, EPOCH TIME: 1734687170.985917
[12/20 15:02:50     90s] TotalInstCnt at PhyDesignMc Destruction: 94
[12/20 15:02:50     90s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:00, mem=2057.36M, totSessionCpu=0:01:31).
[12/20 15:02:50     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2057.4M, EPOCH TIME: 1734687170.992275
[12/20 15:02:50     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:50     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     90s] 
[12/20 15:02:51     90s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:51     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2057.4M, EPOCH TIME: 1734687171.000664
[12/20 15:02:51     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     90s] **INFO: Flow update: Design is easy to close.
[12/20 15:02:51     90s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.9/0:38:02.8 (0.0), mem = 2057.4M
[12/20 15:02:51     90s] 
[12/20 15:02:51     90s] *** Start incrementalPlace ***
[12/20 15:02:51     90s] User Input Parameters:
[12/20 15:02:51     90s] - Congestion Driven    : On
[12/20 15:02:51     90s] - Timing Driven        : On
[12/20 15:02:51     90s] - Area-Violation Based : On
[12/20 15:02:51     90s] - Start Rollback Level : -5
[12/20 15:02:51     90s] - Legalized            : On
[12/20 15:02:51     90s] - Window Based         : Off
[12/20 15:02:51     90s] - eDen incr mode       : Off
[12/20 15:02:51     90s] - Small incr mode      : Off
[12/20 15:02:51     90s] 
[12/20 15:02:51     90s] no activity file in design. spp won't run.
[12/20 15:02:51     90s] Effort level <high> specified for reg2reg path_group
[12/20 15:02:51     90s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:02:51     90s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:02:51     90s] No Views given, use default active views for adaptive view pruning
[12/20 15:02:51     90s] SKP will enable view:
[12/20 15:02:51     90s]   my_analysis_view_setup
[12/20 15:02:51     90s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2059.4M, EPOCH TIME: 1734687171.041930
[12/20 15:02:51     90s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:02:51     90s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:02:51     90s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.003, REAL:0.003, MEM:2059.4M, EPOCH TIME: 1734687171.045401
[12/20 15:02:51     90s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2059.4M, EPOCH TIME: 1734687171.045457
[12/20 15:02:51     90s] Starting Early Global Route congestion estimation: mem = 2059.4M
[12/20 15:02:51     90s] (I)      ======================= Layers =======================
[12/20 15:02:51     90s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:51     90s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:02:51     90s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:51     90s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:02:51     90s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:02:51     90s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:02:51     90s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:02:51     90s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:02:51     90s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:02:51     90s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:02:51     90s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:51     90s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:02:51     90s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:02:51     90s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:51     90s] (I)      Started Import and model ( Curr Mem: 2059.36 MB )
[12/20 15:02:51     90s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:51     90s] (I)      == Non-default Options ==
[12/20 15:02:51     90s] (I)      Maximum routing layer                              : 4
[12/20 15:02:51     90s] (I)      Minimum routing layer                              : 1
[12/20 15:02:51     90s] (I)      Number of threads                                  : 1
[12/20 15:02:51     90s] (I)      Use non-blocking free Dbs wires                    : false
[12/20 15:02:51     90s] (I)      Method to set GCell size                           : row
[12/20 15:02:51     90s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:02:51     90s] (I)      Use row-based GCell size
[12/20 15:02:51     90s] (I)      Use row-based GCell align
[12/20 15:02:51     90s] (I)      layer 0 area = 202000
[12/20 15:02:51     90s] (I)      layer 1 area = 202000
[12/20 15:02:51     90s] (I)      layer 2 area = 202000
[12/20 15:02:51     90s] (I)      layer 3 area = 562000
[12/20 15:02:51     90s] (I)      GCell unit size   : 5600
[12/20 15:02:51     90s] (I)      GCell multiplier  : 1
[12/20 15:02:51     90s] (I)      GCell row height  : 5600
[12/20 15:02:51     90s] (I)      Actual row height : 5600
[12/20 15:02:51     90s] (I)      GCell align ref   : 270000 270000
[12/20 15:02:51     90s] [NR-eGR] Track table information for default rule: 
[12/20 15:02:51     90s] [NR-eGR] M1 has single uniform track structure
[12/20 15:02:51     90s] [NR-eGR] M2 has single uniform track structure
[12/20 15:02:51     90s] [NR-eGR] M3 has single uniform track structure
[12/20 15:02:51     90s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:02:51     90s] (I)      ============== Default via ===============
[12/20 15:02:51     90s] (I)      +---+------------------+-----------------+
[12/20 15:02:51     90s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:02:51     90s] (I)      +---+------------------+-----------------+
[12/20 15:02:51     90s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:02:51     90s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:02:51     90s] (I)      | 3 |    3  VL         |    3  VL        |
[12/20 15:02:51     90s] (I)      +---+------------------+-----------------+
[12/20 15:02:51     90s] [NR-eGR] Read 11330 PG shapes
[12/20 15:02:51     90s] [NR-eGR] Read 0 clock shapes
[12/20 15:02:51     90s] [NR-eGR] Read 0 other shapes
[12/20 15:02:51     90s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:02:51     90s] [NR-eGR] #Instance Blockages : 5136
[12/20 15:02:51     90s] [NR-eGR] #PG Blockages       : 11330
[12/20 15:02:51     90s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:02:51     90s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:02:51     90s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:02:51     90s] [NR-eGR] #Other Blockages    : 0
[12/20 15:02:51     90s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:02:51     90s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:02:51     90s] [NR-eGR] Read 113 nets ( ignored 0 )
[12/20 15:02:51     90s] (I)      early_global_route_priority property id does not exist.
[12/20 15:02:51     90s] (I)      Read Num Blocks=16466  Num Prerouted Wires=0  Num CS=0
[12/20 15:02:51     90s] (I)      Layer 0 (H) : #blockages 5084 : #preroutes 0
[12/20 15:02:51     90s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:02:51     90s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:02:51     90s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:02:51     90s] (I)      Number of ignored nets                =      0
[12/20 15:02:51     90s] (I)      Number of connected nets              =      0
[12/20 15:02:51     90s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:02:51     90s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:02:51     90s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:02:51     90s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:02:51     90s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:02:51     90s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:02:51     90s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:02:51     90s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:02:51     90s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:02:51     90s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:02:51     90s] (I)      Ndr track 0 does not exist
[12/20 15:02:51     90s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:02:51     90s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:02:51     90s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:02:51     90s] (I)      Site width          :   560  (dbu)
[12/20 15:02:51     90s] (I)      Row height          :  5600  (dbu)
[12/20 15:02:51     90s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:02:51     90s] (I)      GCell width         :  5600  (dbu)
[12/20 15:02:51     90s] (I)      GCell height        :  5600  (dbu)
[12/20 15:02:51     90s] (I)      Grid                :   200   200     4
[12/20 15:02:51     90s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:02:51     90s] (I)      Vertical capacity   :     0  5600     0  5600
[12/20 15:02:51     90s] (I)      Horizontal capacity :  5600     0  5600     0
[12/20 15:02:51     90s] (I)      Default wire width  :   230   280   280   440
[12/20 15:02:51     90s] (I)      Default wire space  :   230   280   280   460
[12/20 15:02:51     90s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:02:51     90s] (I)      Default pitch size  :   560   560   560  1120
[12/20 15:02:51     90s] (I)      First track coord   :   640   360   640  1480
[12/20 15:02:51     90s] (I)      Num tracks per GCell: 10.00 10.00 10.00  5.00
[12/20 15:02:51     90s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:02:51     90s] (I)      Num of masks        :     1     1     1     1
[12/20 15:02:51     90s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:02:51     90s] (I)      --------------------------------------------------------
[12/20 15:02:51     90s] 
[12/20 15:02:51     90s] [NR-eGR] ============ Routing rule table ============
[12/20 15:02:51     90s] [NR-eGR] Rule id: 0  Nets: 113
[12/20 15:02:51     90s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:02:51     90s] (I)                    Layer    1    2    3     4 
[12/20 15:02:51     90s] (I)                    Pitch  560  560  560  1120 
[12/20 15:02:51     90s] (I)             #Used tracks    1    1    1     1 
[12/20 15:02:51     90s] (I)       #Fully used tracks    1    1    1     1 
[12/20 15:02:51     90s] [NR-eGR] ========================================
[12/20 15:02:51     90s] [NR-eGR] 
[12/20 15:02:51     90s] (I)      =============== Blocked Tracks ===============
[12/20 15:02:51     90s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:51     90s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:02:51     90s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:51     90s] (I)      |     1 |  398800 |   313322 |        78.57% |
[12/20 15:02:51     90s] (I)      |     2 |  398800 |   298464 |        74.84% |
[12/20 15:02:51     90s] (I)      |     3 |  398800 |   296814 |        74.43% |
[12/20 15:02:51     90s] (I)      |     4 |  199200 |   150455 |        75.53% |
[12/20 15:02:51     90s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:51     90s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2060.97 MB )
[12/20 15:02:51     90s] (I)      Reset routing kernel
[12/20 15:02:51     90s] (I)      Started Global Routing ( Curr Mem: 2060.97 MB )
[12/20 15:02:51     90s] (I)      totalPins=397  totalGlobalPin=326 (82.12%)
[12/20 15:02:51     90s] (I)      total 2D Cap : 353624 = (192490 H, 161134 V)
[12/20 15:02:51     90s] [NR-eGR] Layer group 1: route 113 net(s) in layer range [1, 4]
[12/20 15:02:51     90s] (I)      
[12/20 15:02:51     90s] (I)      ============  Phase 1a Route ============
[12/20 15:02:51     90s] (I)      Usage: 1915 = (912 H, 1003 V) = (0.47% H, 0.62% V) = (5.107e+03um H, 5.617e+03um V)
[12/20 15:02:51     90s] (I)      
[12/20 15:02:51     90s] (I)      ============  Phase 1b Route ============
[12/20 15:02:51     90s] (I)      Usage: 1915 = (912 H, 1003 V) = (0.47% H, 0.62% V) = (5.107e+03um H, 5.617e+03um V)
[12/20 15:02:51     90s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.072400e+04um
[12/20 15:02:51     90s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/20 15:02:51     90s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/20 15:02:51     90s] (I)      
[12/20 15:02:51     90s] (I)      ============  Phase 1c Route ============
[12/20 15:02:51     90s] (I)      Usage: 1915 = (912 H, 1003 V) = (0.47% H, 0.62% V) = (5.107e+03um H, 5.617e+03um V)
[12/20 15:02:51     90s] (I)      
[12/20 15:02:51     90s] (I)      ============  Phase 1d Route ============
[12/20 15:02:51     90s] (I)      Usage: 1915 = (912 H, 1003 V) = (0.47% H, 0.62% V) = (5.107e+03um H, 5.617e+03um V)
[12/20 15:02:51     90s] (I)      
[12/20 15:02:51     90s] (I)      ============  Phase 1e Route ============
[12/20 15:02:51     90s] (I)      Usage: 1915 = (912 H, 1003 V) = (0.47% H, 0.62% V) = (5.107e+03um H, 5.617e+03um V)
[12/20 15:02:51     90s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.072400e+04um
[12/20 15:02:51     90s] (I)      
[12/20 15:02:51     90s] (I)      ============  Phase 1l Route ============
[12/20 15:02:51     90s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/20 15:02:51     90s] (I)      Layer  1:      85575         3         0      277310      120690    (69.68%) 
[12/20 15:02:51     90s] (I)      Layer  2:     112560      1072         0      275150      122850    (69.13%) 
[12/20 15:02:51     90s] (I)      Layer  3:     106427       868         0      273540      124460    (68.73%) 
[12/20 15:02:51     90s] (I)      Layer  4:      48842         0         0      140515       58485    (70.61%) 
[12/20 15:02:51     90s] (I)      Total:        353404      1943         0      966515      426485    (69.38%) 
[12/20 15:02:51     90s] (I)      
[12/20 15:02:51     90s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 15:02:51     90s] [NR-eGR]                        OverCon           OverCon            
[12/20 15:02:51     90s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[12/20 15:02:51     90s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[12/20 15:02:51     90s] [NR-eGR] ---------------------------------------------------------------
[12/20 15:02:51     90s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:51     90s] [NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:51     90s] [NR-eGR]      M3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:51     90s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:51     90s] [NR-eGR] ---------------------------------------------------------------
[12/20 15:02:51     90s] [NR-eGR]        Total         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:51     90s] [NR-eGR] 
[12/20 15:02:51     90s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2060.97 MB )
[12/20 15:02:51     90s] (I)      total 2D Cap : 357964 = (194399 H, 163565 V)
[12/20 15:02:51     90s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:02:51     90s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2061.0M
[12/20 15:02:51     90s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.020, MEM:2061.0M, EPOCH TIME: 1734687171.065285
[12/20 15:02:51     90s] OPERPROF: Starting HotSpotCal at level 1, MEM:2061.0M, EPOCH TIME: 1734687171.065302
[12/20 15:02:51     90s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:51     90s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 15:02:51     90s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:51     90s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 15:02:51     90s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:51     90s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:02:51     90s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:02:51     90s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2061.0M, EPOCH TIME: 1734687171.065954
[12/20 15:02:51     90s] 
[12/20 15:02:51     90s] === incrementalPlace Internal Loop 1 ===
[12/20 15:02:51     90s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:02:51     90s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:02:51     90s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[12/20 15:02:51     90s] OPERPROF: Starting IPInitSPData at level 1, MEM:2061.0M, EPOCH TIME: 1734687171.066381
[12/20 15:02:51     90s] Processing tracks to init pin-track alignment.
[12/20 15:02:51     90s] z: 2, totalTracks: 1
[12/20 15:02:51     90s] z: 4, totalTracks: 1
[12/20 15:02:51     90s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:51     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2061.0M, EPOCH TIME: 1734687171.068844
[12/20 15:02:51     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:51     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2061.0M, EPOCH TIME: 1734687171.076794
[12/20 15:02:51     91s] OPERPROF:   Starting post-place ADS at level 2, MEM:2061.0M, EPOCH TIME: 1734687171.076832
[12/20 15:02:51     91s] ADSU 0.007 -> 0.007. site 106090.000 -> 106090.000. GS 44.800
[12/20 15:02:51     91s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.002, REAL:0.002, MEM:2061.0M, EPOCH TIME: 1734687171.078796
[12/20 15:02:51     91s] OPERPROF:   Starting spMPad at level 2, MEM:2061.0M, EPOCH TIME: 1734687171.078979
[12/20 15:02:51     91s] OPERPROF:     Starting spContextMPad at level 3, MEM:2061.0M, EPOCH TIME: 1734687171.079003
[12/20 15:02:51     91s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2061.0M, EPOCH TIME: 1734687171.079014
[12/20 15:02:51     91s] OPERPROF:   Finished spMPad at level 2, CPU:0.001, REAL:0.001, MEM:2061.0M, EPOCH TIME: 1734687171.079570
[12/20 15:02:51     91s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2061.0M, EPOCH TIME: 1734687171.080025
[12/20 15:02:51     91s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2061.0M, EPOCH TIME: 1734687171.080052
[12/20 15:02:51     91s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2061.0M, EPOCH TIME: 1734687171.080070
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] [spp] 0
[12/20 15:02:51     91s] [adp] 0:1:1:3
[12/20 15:02:51     91s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2061.0M, EPOCH TIME: 1734687171.080109
[12/20 15:02:51     91s] SP #FI/SF FL/PI 0/0 94/0
[12/20 15:02:51     91s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.014, REAL:0.014, MEM:2061.0M, EPOCH TIME: 1734687171.080132
[12/20 15:02:51     91s] PP off. flexM 0
[12/20 15:02:51     91s] OPERPROF: Starting CDPad at level 1, MEM:2061.0M, EPOCH TIME: 1734687171.080662
[12/20 15:02:51     91s] 3DP is on.
[12/20 15:02:51     91s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[12/20 15:02:51     91s] design sh 0.009. rd 0.200
[12/20 15:02:51     91s] design sh 0.009. rd 0.200
[12/20 15:02:51     91s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[12/20 15:02:51     91s] design sh 0.006. rd 0.200
[12/20 15:02:51     91s] CDPadU 0.019 -> 0.013. R=0.007, N=94, GS=5.600
[12/20 15:02:51     91s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.020, MEM:2061.0M, EPOCH TIME: 1734687171.100290
[12/20 15:02:51     91s] OPERPROF: Starting InitSKP at level 1, MEM:2061.0M, EPOCH TIME: 1734687171.100333
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[12/20 15:02:51     91s] OPERPROF: Finished InitSKP at level 1, CPU:0.016, REAL:0.016, MEM:2062.0M, EPOCH TIME: 1734687171.116362
[12/20 15:02:51     91s] NP #FI/FS/SF FL/PI: 0/104/0 94/0
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] AB Est...
[12/20 15:02:51     91s] OPERPROF: Starting npPlace at level 1, MEM:2062.0M, EPOCH TIME: 1734687171.116992
[12/20 15:02:51     91s] OPERPROF: Finished npPlace at level 1, CPU:0.004, REAL:0.004, MEM:2064.4M, EPOCH TIME: 1734687171.121306
[12/20 15:02:51     91s] Iteration  4: Skipped, with CDP Off
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] AB Est...
[12/20 15:02:51     91s] OPERPROF: Starting npPlace at level 1, MEM:2064.4M, EPOCH TIME: 1734687171.121496
[12/20 15:02:51     91s] OPERPROF: Finished npPlace at level 1, CPU:0.004, REAL:0.004, MEM:2064.4M, EPOCH TIME: 1734687171.125089
[12/20 15:02:51     91s] Iteration  5: Skipped, with CDP Off
[12/20 15:02:51     91s] OPERPROF: Starting npPlace at level 1, MEM:2064.4M, EPOCH TIME: 1734687171.125430
[12/20 15:02:51     91s] Iteration  6: Total net bbox = 1.422e+04 (6.38e+03 7.84e+03)
[12/20 15:02:51     91s]               Est.  stn bbox = 1.609e+04 (7.38e+03 8.70e+03)
[12/20 15:02:51     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2042.9M
[12/20 15:02:51     91s] OPERPROF: Finished npPlace at level 1, CPU:0.036, REAL:0.036, MEM:2042.9M, EPOCH TIME: 1734687171.161511
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] NP #FI/FS/SF FL/PI: 0/104/0 94/0
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] OPERPROF: Starting npPlace at level 1, MEM:2042.9M, EPOCH TIME: 1734687171.162545
[12/20 15:02:51     91s] Iteration  7: Total net bbox = 1.426e+04 (6.44e+03 7.82e+03)
[12/20 15:02:51     91s]               Est.  stn bbox = 1.614e+04 (7.47e+03 8.67e+03)
[12/20 15:02:51     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2040.9M
[12/20 15:02:51     91s] OPERPROF: Finished npPlace at level 1, CPU:0.018, REAL:0.018, MEM:2040.9M, EPOCH TIME: 1734687171.180594
[12/20 15:02:51     91s] Legalizing MH Cells... 0 / 0 (level 5)
[12/20 15:02:51     91s] No instances found in the vector
[12/20 15:02:51     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9M, DRC: 0)
[12/20 15:02:51     91s] 0 (out of 0) MH cells were successfully legalized.
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] NP #FI/FS/SF FL/PI: 0/104/0 94/0
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] OPERPROF: Starting npPlace at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.181705
[12/20 15:02:51     91s] Iteration  8: Total net bbox = 1.463e+04 (6.60e+03 8.04e+03)
[12/20 15:02:51     91s]               Est.  stn bbox = 1.654e+04 (7.66e+03 8.88e+03)
[12/20 15:02:51     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2040.9M
[12/20 15:02:51     91s] OPERPROF: Finished npPlace at level 1, CPU:0.017, REAL:0.017, MEM:2040.9M, EPOCH TIME: 1734687171.198273
[12/20 15:02:51     91s] Legalizing MH Cells... 0 / 0 (level 6)
[12/20 15:02:51     91s] No instances found in the vector
[12/20 15:02:51     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9M, DRC: 0)
[12/20 15:02:51     91s] 0 (out of 0) MH cells were successfully legalized.
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] NP #FI/FS/SF FL/PI: 0/104/0 94/0
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] OPERPROF: Starting npPlace at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.199365
[12/20 15:02:51     91s] Iteration  9: Total net bbox = 1.483e+04 (6.69e+03 8.14e+03)
[12/20 15:02:51     91s]               Est.  stn bbox = 1.675e+04 (7.75e+03 8.99e+03)
[12/20 15:02:51     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2040.9M
[12/20 15:02:51     91s] OPERPROF: Finished npPlace at level 1, CPU:0.031, REAL:0.031, MEM:2040.9M, EPOCH TIME: 1734687171.230491
[12/20 15:02:51     91s] Legalizing MH Cells... 0 / 0 (level 7)
[12/20 15:02:51     91s] No instances found in the vector
[12/20 15:02:51     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9M, DRC: 0)
[12/20 15:02:51     91s] 0 (out of 0) MH cells were successfully legalized.
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] NP #FI/FS/SF FL/PI: 0/104/0 94/0
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] OPERPROF: Starting npPlace at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.231604
[12/20 15:02:51     91s] GP RA stats: MHOnly 0 nrInst 94 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/20 15:02:51     91s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2040.9M, EPOCH TIME: 1734687171.269990
[12/20 15:02:51     91s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.270060
[12/20 15:02:51     91s] Iteration 10: Total net bbox = 1.501e+04 (6.83e+03 8.18e+03)
[12/20 15:02:51     91s]               Est.  stn bbox = 1.695e+04 (7.90e+03 9.04e+03)
[12/20 15:02:51     91s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2040.9M
[12/20 15:02:51     91s] OPERPROF: Finished npPlace at level 1, CPU:0.039, REAL:0.039, MEM:2040.9M, EPOCH TIME: 1734687171.270226
[12/20 15:02:51     91s] Legalizing MH Cells... 0 / 0 (level 8)
[12/20 15:02:51     91s] No instances found in the vector
[12/20 15:02:51     91s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9M, DRC: 0)
[12/20 15:02:51     91s] 0 (out of 0) MH cells were successfully legalized.
[12/20 15:02:51     91s] Move report: Timing Driven Placement moves 94 insts, mean move: 174.13 um, max move: 398.92 um 
[12/20 15:02:51     91s] 	Max move on inst (g2459__7410): (494.00, 606.00) --> (556.95, 270.03)
[12/20 15:02:51     91s] no activity file in design. spp won't run.
[12/20 15:02:51     91s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.270810
[12/20 15:02:51     91s] Saved padding area to DB
[12/20 15:02:51     91s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2040.9M, EPOCH TIME: 1734687171.270853
[12/20 15:02:51     91s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.271347
[12/20 15:02:51     91s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2040.9M, EPOCH TIME: 1734687171.271717
[12/20 15:02:51     91s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/20 15:02:51     91s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.271772
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2040.9M, EPOCH TIME: 1734687171.272618
[12/20 15:02:51     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.272862
[12/20 15:02:51     91s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.003, REAL:0.003, MEM:2040.9M, EPOCH TIME: 1734687171.273733
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] Finished Incremental Placement (cpu=0:00:00.2, real=0:00:00.0, mem=2040.9M)
[12/20 15:02:51     91s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/20 15:02:51     91s] Type 'man IMPSP-9025' for more detail.
[12/20 15:02:51     91s] CongRepair sets shifter mode to gplace
[12/20 15:02:51     91s] TDRefine: refinePlace mode is spiral
[12/20 15:02:51     91s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.274578
[12/20 15:02:51     91s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2040.9M, EPOCH TIME: 1734687171.274605
[12/20 15:02:51     91s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2040.9M, EPOCH TIME: 1734687171.274625
[12/20 15:02:51     91s] Processing tracks to init pin-track alignment.
[12/20 15:02:51     91s] z: 2, totalTracks: 1
[12/20 15:02:51     91s] z: 4, totalTracks: 1
[12/20 15:02:51     91s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:51     91s] All LLGs are deleted
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2040.9M, EPOCH TIME: 1734687171.276945
[12/20 15:02:51     91s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.277172
[12/20 15:02:51     91s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2040.9M, EPOCH TIME: 1734687171.277219
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2040.9M, EPOCH TIME: 1734687171.277293
[12/20 15:02:51     91s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:51     91s] Core basic site is CoreSite
[12/20 15:02:51     91s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2040.9M, EPOCH TIME: 1734687171.283529
[12/20 15:02:51     91s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:02:51     91s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:02:51     91s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.283973
[12/20 15:02:51     91s] Fast DP-INIT is on for default
[12/20 15:02:51     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:02:51     91s] Atter site array init, number of instance map data is 0.
[12/20 15:02:51     91s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.008, REAL:0.008, MEM:2040.9M, EPOCH TIME: 1734687171.285432
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:51     91s] OPERPROF:         Starting CMU at level 5, MEM:2040.9M, EPOCH TIME: 1734687171.285704
[12/20 15:02:51     91s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.285887
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:51     91s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.009, REAL:0.009, MEM:2040.9M, EPOCH TIME: 1734687171.286001
[12/20 15:02:51     91s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2040.9M, EPOCH TIME: 1734687171.286016
[12/20 15:02:51     91s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.286036
[12/20 15:02:51     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9MB).
[12/20 15:02:51     91s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.011, REAL:0.011, MEM:2040.9M, EPOCH TIME: 1734687171.286070
[12/20 15:02:51     91s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.011, REAL:0.011, MEM:2040.9M, EPOCH TIME: 1734687171.286080
[12/20 15:02:51     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.2
[12/20 15:02:51     91s] OPERPROF:   Starting RefinePlace at level 2, MEM:2040.9M, EPOCH TIME: 1734687171.286098
[12/20 15:02:51     91s] *** Starting refinePlace (0:01:31 mem=2040.9M) ***
[12/20 15:02:51     91s] Total net bbox length = 1.506e+04 (6.856e+03 8.201e+03) (ext = 3.984e+03)
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:51     91s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:51     91s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:51     91s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:51     91s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2040.9M, EPOCH TIME: 1734687171.286782
[12/20 15:02:51     91s] Starting refinePlace ...
[12/20 15:02:51     91s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:51     91s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:51     91s]   Spread Effort: high, pre-route mode, useDDP on.
[12/20 15:02:51     91s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9MB) @(0:01:31 - 0:01:31).
[12/20 15:02:51     91s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:51     91s] wireLenOptFixPriorityInst 0 inst fixed
[12/20 15:02:51     91s] Placement tweakage begins.
[12/20 15:02:51     91s] wire length = 1.568e+04
[12/20 15:02:51     91s] wire length = 1.556e+04
[12/20 15:02:51     91s] Placement tweakage ends.
[12/20 15:02:51     91s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/20 15:02:51     91s] Move report: legalization moves 94 insts, mean move: 3.41 um, max move: 8.73 um spiral
[12/20 15:02:51     91s] 	Max move on inst (g2400__8428): (440.03, 824.39) --> (436.88, 818.80)
[12/20 15:02:51     91s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:51     91s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:51     91s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9MB) @(0:01:31 - 0:01:31).
[12/20 15:02:51     91s] Move report: Detail placement moves 94 insts, mean move: 3.41 um, max move: 8.73 um 
[12/20 15:02:51     91s] 	Max move on inst (g2400__8428): (440.03, 824.39) --> (436.88, 818.80)
[12/20 15:02:51     91s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2040.9MB
[12/20 15:02:51     91s] Statistics of distance of Instance movement in refine placement:
[12/20 15:02:51     91s]   maximum (X+Y) =         8.73 um
[12/20 15:02:51     91s]   inst (g2400__8428) with max move: (440.026, 824.386) -> (436.88, 818.8)
[12/20 15:02:51     91s]   mean    (X+Y) =         3.41 um
[12/20 15:02:51     91s] Summary Report:
[12/20 15:02:51     91s] Instances move: 94 (out of 94 movable)
[12/20 15:02:51     91s] Instances flipped: 0
[12/20 15:02:51     91s] Mean displacement: 3.41 um
[12/20 15:02:51     91s] Max displacement: 8.73 um (Instance: g2400__8428) (440.026, 824.386) -> (436.88, 818.8)
[12/20 15:02:51     91s] 	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: oaim21d1
[12/20 15:02:51     91s] Total instances moved : 94
[12/20 15:02:51     91s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.005, REAL:0.005, MEM:2040.9M, EPOCH TIME: 1734687171.291635
[12/20 15:02:51     91s] Total net bbox length = 1.495e+04 (6.729e+03 8.225e+03) (ext = 3.973e+03)
[12/20 15:02:51     91s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2040.9MB
[12/20 15:02:51     91s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2040.9MB) @(0:01:31 - 0:01:31).
[12/20 15:02:51     91s] *** Finished refinePlace (0:01:31 mem=2040.9M) ***
[12/20 15:02:51     91s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.2
[12/20 15:02:51     91s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.006, REAL:0.006, MEM:2040.9M, EPOCH TIME: 1734687171.291753
[12/20 15:02:51     91s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2040.9M, EPOCH TIME: 1734687171.291767
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:94).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2040.9M, EPOCH TIME: 1734687171.293659
[12/20 15:02:51     91s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.019, REAL:0.019, MEM:2040.9M, EPOCH TIME: 1734687171.293698
[12/20 15:02:51     91s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:02:51     91s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:02:51     91s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.294120
[12/20 15:02:51     91s] Starting Early Global Route congestion estimation: mem = 2040.9M
[12/20 15:02:51     91s] (I)      ======================= Layers =======================
[12/20 15:02:51     91s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:51     91s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:02:51     91s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:51     91s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:02:51     91s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:02:51     91s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:02:51     91s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:02:51     91s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:02:51     91s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:02:51     91s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:02:51     91s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:51     91s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:02:51     91s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:02:51     91s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:51     91s] (I)      Started Import and model ( Curr Mem: 2040.91 MB )
[12/20 15:02:51     91s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:51     91s] (I)      == Non-default Options ==
[12/20 15:02:51     91s] (I)      Maximum routing layer                              : 4
[12/20 15:02:51     91s] (I)      Minimum routing layer                              : 1
[12/20 15:02:51     91s] (I)      Number of threads                                  : 1
[12/20 15:02:51     91s] (I)      Use non-blocking free Dbs wires                    : false
[12/20 15:02:51     91s] (I)      Method to set GCell size                           : row
[12/20 15:02:51     91s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:02:51     91s] (I)      Use row-based GCell size
[12/20 15:02:51     91s] (I)      Use row-based GCell align
[12/20 15:02:51     91s] (I)      layer 0 area = 202000
[12/20 15:02:51     91s] (I)      layer 1 area = 202000
[12/20 15:02:51     91s] (I)      layer 2 area = 202000
[12/20 15:02:51     91s] (I)      layer 3 area = 562000
[12/20 15:02:51     91s] (I)      GCell unit size   : 5600
[12/20 15:02:51     91s] (I)      GCell multiplier  : 1
[12/20 15:02:51     91s] (I)      GCell row height  : 5600
[12/20 15:02:51     91s] (I)      Actual row height : 5600
[12/20 15:02:51     91s] (I)      GCell align ref   : 270000 270000
[12/20 15:02:51     91s] [NR-eGR] Track table information for default rule: 
[12/20 15:02:51     91s] [NR-eGR] M1 has single uniform track structure
[12/20 15:02:51     91s] [NR-eGR] M2 has single uniform track structure
[12/20 15:02:51     91s] [NR-eGR] M3 has single uniform track structure
[12/20 15:02:51     91s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:02:51     91s] (I)      ============== Default via ===============
[12/20 15:02:51     91s] (I)      +---+------------------+-----------------+
[12/20 15:02:51     91s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:02:51     91s] (I)      +---+------------------+-----------------+
[12/20 15:02:51     91s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:02:51     91s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:02:51     91s] (I)      | 3 |    3  VL         |    3  VL        |
[12/20 15:02:51     91s] (I)      +---+------------------+-----------------+
[12/20 15:02:51     91s] [NR-eGR] Read 11330 PG shapes
[12/20 15:02:51     91s] [NR-eGR] Read 0 clock shapes
[12/20 15:02:51     91s] [NR-eGR] Read 0 other shapes
[12/20 15:02:51     91s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:02:51     91s] [NR-eGR] #Instance Blockages : 5136
[12/20 15:02:51     91s] [NR-eGR] #PG Blockages       : 11330
[12/20 15:02:51     91s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:02:51     91s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:02:51     91s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:02:51     91s] [NR-eGR] #Other Blockages    : 0
[12/20 15:02:51     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:02:51     91s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:02:51     91s] [NR-eGR] Read 113 nets ( ignored 0 )
[12/20 15:02:51     91s] (I)      early_global_route_priority property id does not exist.
[12/20 15:02:51     91s] (I)      Read Num Blocks=16466  Num Prerouted Wires=0  Num CS=0
[12/20 15:02:51     91s] (I)      Layer 0 (H) : #blockages 5084 : #preroutes 0
[12/20 15:02:51     91s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:02:51     91s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:02:51     91s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:02:51     91s] (I)      Number of ignored nets                =      0
[12/20 15:02:51     91s] (I)      Number of connected nets              =      0
[12/20 15:02:51     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:02:51     91s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:02:51     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:02:51     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:02:51     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:02:51     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:02:51     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:02:51     91s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:02:51     91s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:02:51     91s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:02:51     91s] (I)      Ndr track 0 does not exist
[12/20 15:02:51     91s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:02:51     91s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:02:51     91s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:02:51     91s] (I)      Site width          :   560  (dbu)
[12/20 15:02:51     91s] (I)      Row height          :  5600  (dbu)
[12/20 15:02:51     91s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:02:51     91s] (I)      GCell width         :  5600  (dbu)
[12/20 15:02:51     91s] (I)      GCell height        :  5600  (dbu)
[12/20 15:02:51     91s] (I)      Grid                :   200   200     4
[12/20 15:02:51     91s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:02:51     91s] (I)      Vertical capacity   :     0  5600     0  5600
[12/20 15:02:51     91s] (I)      Horizontal capacity :  5600     0  5600     0
[12/20 15:02:51     91s] (I)      Default wire width  :   230   280   280   440
[12/20 15:02:51     91s] (I)      Default wire space  :   230   280   280   460
[12/20 15:02:51     91s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:02:51     91s] (I)      Default pitch size  :   560   560   560  1120
[12/20 15:02:51     91s] (I)      First track coord   :   640   360   640  1480
[12/20 15:02:51     91s] (I)      Num tracks per GCell: 10.00 10.00 10.00  5.00
[12/20 15:02:51     91s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:02:51     91s] (I)      Num of masks        :     1     1     1     1
[12/20 15:02:51     91s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:02:51     91s] (I)      --------------------------------------------------------
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] [NR-eGR] ============ Routing rule table ============
[12/20 15:02:51     91s] [NR-eGR] Rule id: 0  Nets: 113
[12/20 15:02:51     91s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:02:51     91s] (I)                    Layer    1    2    3     4 
[12/20 15:02:51     91s] (I)                    Pitch  560  560  560  1120 
[12/20 15:02:51     91s] (I)             #Used tracks    1    1    1     1 
[12/20 15:02:51     91s] (I)       #Fully used tracks    1    1    1     1 
[12/20 15:02:51     91s] [NR-eGR] ========================================
[12/20 15:02:51     91s] [NR-eGR] 
[12/20 15:02:51     91s] (I)      =============== Blocked Tracks ===============
[12/20 15:02:51     91s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:51     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:02:51     91s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:51     91s] (I)      |     1 |  398800 |   313725 |        78.67% |
[12/20 15:02:51     91s] (I)      |     2 |  398800 |   298464 |        74.84% |
[12/20 15:02:51     91s] (I)      |     3 |  398800 |   296814 |        74.43% |
[12/20 15:02:51     91s] (I)      |     4 |  199200 |   150455 |        75.53% |
[12/20 15:02:51     91s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:51     91s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2040.91 MB )
[12/20 15:02:51     91s] (I)      Reset routing kernel
[12/20 15:02:51     91s] (I)      Started Global Routing ( Curr Mem: 2040.91 MB )
[12/20 15:02:51     91s] (I)      totalPins=397  totalGlobalPin=355 (89.42%)
[12/20 15:02:51     91s] (I)      total 2D Cap : 353324 = (192190 H, 161134 V)
[12/20 15:02:51     91s] [NR-eGR] Layer group 1: route 113 net(s) in layer range [1, 4]
[12/20 15:02:51     91s] (I)      
[12/20 15:02:51     91s] (I)      ============  Phase 1a Route ============
[12/20 15:02:51     91s] (I)      Usage: 2735 = (1225 H, 1510 V) = (0.64% H, 0.94% V) = (6.860e+03um H, 8.456e+03um V)
[12/20 15:02:51     91s] (I)      
[12/20 15:02:51     91s] (I)      ============  Phase 1b Route ============
[12/20 15:02:51     91s] (I)      Usage: 2735 = (1225 H, 1510 V) = (0.64% H, 0.94% V) = (6.860e+03um H, 8.456e+03um V)
[12/20 15:02:51     91s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.531600e+04um
[12/20 15:02:51     91s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/20 15:02:51     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/20 15:02:51     91s] (I)      
[12/20 15:02:51     91s] (I)      ============  Phase 1c Route ============
[12/20 15:02:51     91s] (I)      Usage: 2735 = (1225 H, 1510 V) = (0.64% H, 0.94% V) = (6.860e+03um H, 8.456e+03um V)
[12/20 15:02:51     91s] (I)      
[12/20 15:02:51     91s] (I)      ============  Phase 1d Route ============
[12/20 15:02:51     91s] (I)      Usage: 2735 = (1225 H, 1510 V) = (0.64% H, 0.94% V) = (6.860e+03um H, 8.456e+03um V)
[12/20 15:02:51     91s] (I)      
[12/20 15:02:51     91s] (I)      ============  Phase 1e Route ============
[12/20 15:02:51     91s] (I)      Usage: 2735 = (1225 H, 1510 V) = (0.64% H, 0.94% V) = (6.860e+03um H, 8.456e+03um V)
[12/20 15:02:51     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.531600e+04um
[12/20 15:02:51     91s] (I)      
[12/20 15:02:51     91s] (I)      ============  Phase 1l Route ============
[12/20 15:02:51     91s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/20 15:02:51     91s] (I)      Layer  1:      85285         7         4      277370      120630    (69.69%) 
[12/20 15:02:51     91s] (I)      Layer  2:     112560      1579         0      275150      122850    (69.13%) 
[12/20 15:02:51     91s] (I)      Layer  3:     106427      1182         0      273540      124460    (68.73%) 
[12/20 15:02:51     91s] (I)      Layer  4:      48842         0         0      140515       58485    (70.61%) 
[12/20 15:02:51     91s] (I)      Total:        353114      2768         4      966575      426425    (69.39%) 
[12/20 15:02:51     91s] (I)      
[12/20 15:02:51     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 15:02:51     91s] [NR-eGR]                        OverCon            
[12/20 15:02:51     91s] [NR-eGR]                         #Gcell     %Gcell
[12/20 15:02:51     91s] [NR-eGR]        Layer               (1)    OverCon
[12/20 15:02:51     91s] [NR-eGR] ----------------------------------------------
[12/20 15:02:51     91s] [NR-eGR]      M1 ( 1)         4( 0.03%)   ( 0.03%) 
[12/20 15:02:51     91s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:51     91s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:51     91s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:51     91s] [NR-eGR] ----------------------------------------------
[12/20 15:02:51     91s] [NR-eGR]        Total         4( 0.01%)   ( 0.01%) 
[12/20 15:02:51     91s] [NR-eGR] 
[12/20 15:02:51     91s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2040.91 MB )
[12/20 15:02:51     91s] (I)      total 2D Cap : 357672 = (194107 H, 163565 V)
[12/20 15:02:51     91s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:02:51     91s] Early Global Route congestion estimation runtime: 0.02 seconds, mem = 2040.9M
[12/20 15:02:51     91s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.020, REAL:0.020, MEM:2040.9M, EPOCH TIME: 1734687171.314127
[12/20 15:02:51     91s] OPERPROF: Starting HotSpotCal at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.314142
[12/20 15:02:51     91s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:51     91s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 15:02:51     91s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:51     91s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 15:02:51     91s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:51     91s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:02:51     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:02:51     91s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2040.9M, EPOCH TIME: 1734687171.314782
[12/20 15:02:51     91s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.314816
[12/20 15:02:51     91s] Starting Early Global Route wiring: mem = 2040.9M
[12/20 15:02:51     91s] (I)      ============= Track Assignment ============
[12/20 15:02:51     91s] (I)      Started Track Assignment (1T) ( Curr Mem: 2040.91 MB )
[12/20 15:02:51     91s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/20 15:02:51     91s] (I)      Run Multi-thread track assignment
[12/20 15:02:51     91s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2040.91 MB )
[12/20 15:02:51     91s] (I)      Started Export ( Curr Mem: 2040.91 MB )
[12/20 15:02:51     91s] [NR-eGR]                Length (um)  Vias 
[12/20 15:02:51     91s] [NR-eGR] ---------------------------------
[12/20 15:02:51     91s] [NR-eGR]  M1     (1H)           335   341 
[12/20 15:02:51     91s] [NR-eGR]  M2     (2V)          8494   271 
[12/20 15:02:51     91s] [NR-eGR]  M3     (3H)          6691    15 
[12/20 15:02:51     91s] [NR-eGR]  TOP_M  (4V)            18     0 
[12/20 15:02:51     91s] [NR-eGR] ---------------------------------
[12/20 15:02:51     91s] [NR-eGR]         Total        15539   627 
[12/20 15:02:51     91s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:51     91s] [NR-eGR] Total half perimeter of net bounding box: 14953um
[12/20 15:02:51     91s] [NR-eGR] Total length: 15539um, number of vias: 627
[12/20 15:02:51     91s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:51     91s] [NR-eGR] Total eGR-routed clock nets wire length: 1071um, number of vias: 35
[12/20 15:02:51     91s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:02:51     91s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2040.91 MB )
[12/20 15:02:51     91s] Early Global Route wiring runtime: 0.01 seconds, mem = 2040.9M
[12/20 15:02:51     91s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.005, REAL:0.006, MEM:2040.9M, EPOCH TIME: 1734687171.320319
[12/20 15:02:51     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:02:51     91s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:02:51     91s] 0 delay mode for cte disabled.
[12/20 15:02:51     91s] SKP cleared!
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[12/20 15:02:51     91s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2040.9M, EPOCH TIME: 1734687171.328869
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] All LLGs are deleted
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2040.9M, EPOCH TIME: 1734687171.328935
[12/20 15:02:51     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2040.9M, EPOCH TIME: 1734687171.328957
[12/20 15:02:51     91s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2037.9M, EPOCH TIME: 1734687171.329293
[12/20 15:02:51     91s] Start to check current routing status for nets...
[12/20 15:02:51     91s] All nets are already routed correctly.
[12/20 15:02:51     91s] End to check current routing status for nets (mem=2037.9M)
[12/20 15:02:51     91s] Extraction called for design 'elevator' of instances=198 and nets=121 using extraction engine 'preRoute' .
[12/20 15:02:51     91s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:02:51     91s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:02:51     91s] PreRoute RC Extraction called for design elevator.
[12/20 15:02:51     91s] RC Extraction called in multi-corner(1) mode.
[12/20 15:02:51     91s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:02:51     91s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:02:51     91s] RCMode: PreRoute
[12/20 15:02:51     91s]       RC Corner Indexes            0   
[12/20 15:02:51     91s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:02:51     91s] Resistance Scaling Factor    : 1.00000 
[12/20 15:02:51     91s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:02:51     91s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:02:51     91s] Shrink Factor                : 1.00000
[12/20 15:02:51     91s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] Trim Metal Layers:
[12/20 15:02:51     91s] LayerId::1 widthSet size::1
[12/20 15:02:51     91s] LayerId::2 widthSet size::1
[12/20 15:02:51     91s] LayerId::3 widthSet size::1
[12/20 15:02:51     91s] LayerId::4 widthSet size::1
[12/20 15:02:51     91s] Updating RC grid for preRoute extraction ...
[12/20 15:02:51     91s] eee: pegSigSF::1.070000
[12/20 15:02:51     91s] Initializing multi-corner resistance tables ...
[12/20 15:02:51     91s] eee: l::1 avDens::0.112361 usedTrk::1125.497143 availTrk::10016.766417 sigTrk::1125.497143
[12/20 15:02:51     91s] eee: l::2 avDens::0.035739 usedTrk::195.074643 availTrk::5458.310384 sigTrk::195.074643
[12/20 15:02:51     91s] eee: l::3 avDens::0.018715 usedTrk::180.749018 availTrk::9658.153337 sigTrk::180.749018
[12/20 15:02:51     91s] eee: l::4 avDens::0.045887 usedTrk::448.051786 availTrk::9764.308548 sigTrk::448.051786
[12/20 15:02:51     91s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.431776 aWlH=0.000000 lMod=0 pMax=0.877900 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:02:51     91s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2037.910M)
[12/20 15:02:51     91s] Compute RC Scale Done ...
[12/20 15:02:51     91s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1825.1M, totSessionCpu=0:01:31 **
[12/20 15:02:51     91s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:02:51     91s] #################################################################################
[12/20 15:02:51     91s] # Design Stage: PreRoute
[12/20 15:02:51     91s] # Design Name: elevator
[12/20 15:02:51     91s] # Design Mode: 90nm
[12/20 15:02:51     91s] # Analysis Mode: MMMC Non-OCV 
[12/20 15:02:51     91s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:02:51     91s] # Signoff Settings: SI Off 
[12/20 15:02:51     91s] #################################################################################
[12/20 15:02:51     91s] Calculate delays in BcWc mode...
[12/20 15:02:51     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 2034.0M, InitMEM = 2034.0M)
[12/20 15:02:51     91s] Start delay calculation (fullDC) (1 T). (MEM=2034.01)
[12/20 15:02:51     91s] End AAE Lib Interpolated Model. (MEM=2045.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:51     91s] Total number of fetched objects 204
[12/20 15:02:51     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:51     91s] End delay calculation. (MEM=2067.49 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:02:51     91s] End delay calculation (fullDC). (MEM=2067.49 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:02:51     91s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2067.5M) ***
[12/20 15:02:51     91s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:31.4/0:38:03.3 (0.0), mem = 2067.5M
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] =============================================================================================
[12/20 15:02:51     91s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[12/20 15:02:51     91s] =============================================================================================
[12/20 15:02:51     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:51     91s] ---------------------------------------------------------------------------------------------
[12/20 15:02:51     91s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:51     91s] [ ExtractRC              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:51     91s] [ TimingUpdate           ]      4   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:51     91s] [ FullDelayCalc          ]      1   0:00:00.1  (  11.8 % )     0:00:00.1 /  0:00:00.0    1.0
[12/20 15:02:51     91s] [ MISC                   ]          0:00:00.4  (  85.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/20 15:02:51     91s] ---------------------------------------------------------------------------------------------
[12/20 15:02:51     91s]  IncrReplace #1 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/20 15:02:51     91s] ---------------------------------------------------------------------------------------------
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] Deleting Lib Analyzer.
[12/20 15:02:51     91s] Begin: GigaOpt DRV Optimization
[12/20 15:02:51     91s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[12/20 15:02:51     91s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.4/0:38:03.3 (0.0), mem = 2083.5M
[12/20 15:02:51     91s] Info: 21 io nets excluded
[12/20 15:02:51     91s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:02:51     91s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.7
[12/20 15:02:51     91s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:51     91s] ### Creating PhyDesignMc. totSessionCpu=0:01:31 mem=2083.5M
[12/20 15:02:51     91s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:02:51     91s] OPERPROF: Starting DPlace-Init at level 1, MEM:2083.5M, EPOCH TIME: 1734687171.448962
[12/20 15:02:51     91s] Processing tracks to init pin-track alignment.
[12/20 15:02:51     91s] z: 2, totalTracks: 1
[12/20 15:02:51     91s] z: 4, totalTracks: 1
[12/20 15:02:51     91s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:51     91s] All LLGs are deleted
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2083.5M, EPOCH TIME: 1734687171.451415
[12/20 15:02:51     91s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2083.5M, EPOCH TIME: 1734687171.451670
[12/20 15:02:51     91s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2083.5M, EPOCH TIME: 1734687171.451721
[12/20 15:02:51     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:51     91s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2083.5M, EPOCH TIME: 1734687171.451804
[12/20 15:02:51     91s] Max number of tech site patterns supported in site array is 256.
[12/20 15:02:51     91s] Core basic site is CoreSite
[12/20 15:02:51     91s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2083.5M, EPOCH TIME: 1734687171.458250
[12/20 15:02:51     91s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:02:51     91s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:02:51     91s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2083.5M, EPOCH TIME: 1734687171.458695
[12/20 15:02:51     91s] Fast DP-INIT is on for default
[12/20 15:02:51     91s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:02:51     91s] Atter site array init, number of instance map data is 0.
[12/20 15:02:51     91s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2083.5M, EPOCH TIME: 1734687171.460274
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:51     91s] OPERPROF:     Starting CMU at level 3, MEM:2083.5M, EPOCH TIME: 1734687171.460557
[12/20 15:02:51     91s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2083.5M, EPOCH TIME: 1734687171.460757
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:51     91s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2083.5M, EPOCH TIME: 1734687171.460876
[12/20 15:02:51     91s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2083.5M, EPOCH TIME: 1734687171.460890
[12/20 15:02:51     91s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2083.5M, EPOCH TIME: 1734687171.460910
[12/20 15:02:51     91s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2083.5MB).
[12/20 15:02:51     91s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.012, REAL:0.012, MEM:2083.5M, EPOCH TIME: 1734687171.460944
[12/20 15:02:51     91s] TotalInstCnt at PhyDesignMc Initialization: 94
[12/20 15:02:51     91s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=2083.5M
[12/20 15:02:51     91s] ### Creating RouteCongInterface, started
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] Creating Lib Analyzer ...
[12/20 15:02:51     91s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:02:51     91s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:02:51     91s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:32 mem=2083.5M
[12/20 15:02:51     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:32 mem=2083.5M
[12/20 15:02:51     91s] Creating Lib Analyzer, finished. 
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:02:51     91s] 
[12/20 15:02:51     91s] #optDebug: {0, 1.000}
[12/20 15:02:51     91s] ### Creating RouteCongInterface, finished
[12/20 15:02:51     91s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2083.5M
[12/20 15:02:51     91s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2083.5M
[12/20 15:02:52     91s] [GPS-DRV] Optimizer parameters ============================= 
[12/20 15:02:52     91s] [GPS-DRV] maxDensity (design): 0.95
[12/20 15:02:52     91s] [GPS-DRV] maxLocalDensity: 1.2
[12/20 15:02:52     91s] [GPS-DRV] All active and enabled setup views
[12/20 15:02:52     91s] [GPS-DRV]     my_analysis_view_setup
[12/20 15:02:52     91s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:02:52     91s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:02:52     91s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/20 15:02:52     91s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/20 15:02:52     91s] [GPS-DRV] timing-driven DRV settings
[12/20 15:02:52     91s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/20 15:02:52     91s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2102.6M, EPOCH TIME: 1734687172.061765
[12/20 15:02:52     91s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2102.6M, EPOCH TIME: 1734687172.061810
[12/20 15:02:52     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:52     91s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/20 15:02:52     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:52     91s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 15:02:52     91s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:52     91s] Info: violation cost 15.258792 (cap = 0.000000, tran = 15.258792, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:52     91s] |    18|    18|   -46.77|    20|    28|    -3.39|    20|    28|     0|     0|   969.29|     0.00|       0|       0|       0|  0.73%|          |         |
[12/20 15:02:52     92s] Info: violation cost 8.173458 (cap = 0.000000, tran = 8.173458, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:52     92s] |    16|    16|   -46.77|    20|    28|    -3.39|    20|    28|     0|     0|   972.02|     0.00|       9|       0|       1|  0.77%| 0:00:00.0|  2148.1M|
[12/20 15:02:52     92s] Info: violation cost 1.261583 (cap = 0.000000, tran = 1.261583, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:52     92s] |    12|    12|   -46.85|    20|    28|    -3.40|    20|    28|     0|     0|   972.24|     0.00|       0|       0|       8|  0.81%| 0:00:00.0|  2148.1M|
[12/20 15:02:52     92s] Info: violation cost 1.261583 (cap = 0.000000, tran = 1.261583, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:52     92s] |    12|    12|   -46.85|    20|    28|    -3.40|    20|    28|     0|     0|   972.24|     0.00|       0|       0|       0|  0.81%| 0:00:00.0|  2148.1M|
[12/20 15:02:52     92s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] ###############################################################################
[12/20 15:02:52     92s] #
[12/20 15:02:52     92s] #  Large fanout net report:  
[12/20 15:02:52     92s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 15:02:52     92s] #     - current density: 0.81
[12/20 15:02:52     92s] #
[12/20 15:02:52     92s] #  List of high fanout nets:
[12/20 15:02:52     92s] #
[12/20 15:02:52     92s] ###############################################################################
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] =======================================================================
[12/20 15:02:52     92s]                 Reasons for remaining drv violations
[12/20 15:02:52     92s] =======================================================================
[12/20 15:02:52     92s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] MultiBuffering failure reasons
[12/20 15:02:52     92s] ------------------------------------------------
[12/20 15:02:52     92s] *info:     4 net(s): Could not be fixed because the gain is not enough.
[12/20 15:02:52     92s] *info:    20 net(s): Could not be fixed because it is multi driver net.
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2148.1M) ***
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2148.1M, EPOCH TIME: 1734687172.196804
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:103).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2146.1M, EPOCH TIME: 1734687172.198966
[12/20 15:02:52     92s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2146.1M, EPOCH TIME: 1734687172.199056
[12/20 15:02:52     92s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2146.1M, EPOCH TIME: 1734687172.199078
[12/20 15:02:52     92s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2146.1M, EPOCH TIME: 1734687172.201244
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF:       Starting CMU at level 4, MEM:2146.1M, EPOCH TIME: 1734687172.208379
[12/20 15:02:52     92s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2146.1M, EPOCH TIME: 1734687172.208651
[12/20 15:02:52     92s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2146.1M, EPOCH TIME: 1734687172.208766
[12/20 15:02:52     92s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2146.1M, EPOCH TIME: 1734687172.208780
[12/20 15:02:52     92s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2146.1M, EPOCH TIME: 1734687172.208793
[12/20 15:02:52     92s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2146.1M, EPOCH TIME: 1734687172.208812
[12/20 15:02:52     92s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2146.1M, EPOCH TIME: 1734687172.208847
[12/20 15:02:52     92s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:2146.1M, EPOCH TIME: 1734687172.208867
[12/20 15:02:52     92s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.010, MEM:2146.1M, EPOCH TIME: 1734687172.208878
[12/20 15:02:52     92s] TDRefine: refinePlace mode is spiral
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.3
[12/20 15:02:52     92s] OPERPROF: Starting RefinePlace at level 1, MEM:2146.1M, EPOCH TIME: 1734687172.208899
[12/20 15:02:52     92s] *** Starting refinePlace (0:01:32 mem=2146.1M) ***
[12/20 15:02:52     92s] Total net bbox length = 1.498e+04 (6.749e+03 8.235e+03) (ext = 3.955e+03)
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2146.1M, EPOCH TIME: 1734687172.211093
[12/20 15:02:52     92s] Starting refinePlace ...
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] One DDP V2 for no tweak run.
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s]   Spread Effort: high, pre-route mode, useDDP on.
[12/20 15:02:52     92s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2146.1MB) @(0:01:32 - 0:01:32).
[12/20 15:02:52     92s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:52     92s] wireLenOptFixPriorityInst 0 inst fixed
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/20 15:02:52     92s] Move report: legalization moves 12 insts, mean move: 2.85 um, max move: 5.60 um spiral
[12/20 15:02:52     92s] 	Max move on inst (g2471): (454.80, 376.40) --> (454.80, 370.80)
[12/20 15:02:52     92s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:52     92s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:52     92s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2150.2MB) @(0:01:32 - 0:01:32).
[12/20 15:02:52     92s] Move report: Detail placement moves 12 insts, mean move: 2.85 um, max move: 5.60 um 
[12/20 15:02:52     92s] 	Max move on inst (g2471): (454.80, 376.40) --> (454.80, 370.80)
[12/20 15:02:52     92s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2150.2MB
[12/20 15:02:52     92s] Statistics of distance of Instance movement in refine placement:
[12/20 15:02:52     92s]   maximum (X+Y) =         5.60 um
[12/20 15:02:52     92s]   inst (g2471) with max move: (454.8, 376.4) -> (454.8, 370.8)
[12/20 15:02:52     92s]   mean    (X+Y) =         2.85 um
[12/20 15:02:52     92s] Summary Report:
[12/20 15:02:52     92s] Instances move: 12 (out of 103 movable)
[12/20 15:02:52     92s] Instances flipped: 0
[12/20 15:02:52     92s] Mean displacement: 2.85 um
[12/20 15:02:52     92s] Max displacement: 5.60 um (Instance: g2471) (454.8, 376.4) -> (454.8, 370.8)
[12/20 15:02:52     92s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: inv0d2
[12/20 15:02:52     92s] Total instances moved : 12
[12/20 15:02:52     92s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.005, REAL:0.006, MEM:2150.2M, EPOCH TIME: 1734687172.216595
[12/20 15:02:52     92s] Total net bbox length = 1.502e+04 (6.776e+03 8.240e+03) (ext = 3.955e+03)
[12/20 15:02:52     92s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2150.2MB
[12/20 15:02:52     92s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2150.2MB) @(0:01:32 - 0:01:32).
[12/20 15:02:52     92s] *** Finished refinePlace (0:01:32 mem=2150.2M) ***
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.3
[12/20 15:02:52     92s] OPERPROF: Finished RefinePlace at level 1, CPU:0.008, REAL:0.008, MEM:2150.2M, EPOCH TIME: 1734687172.216714
[12/20 15:02:52     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2150.2M, EPOCH TIME: 1734687172.216931
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:103).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2147.2M, EPOCH TIME: 1734687172.218724
[12/20 15:02:52     92s] *** maximum move = 5.60 um ***
[12/20 15:02:52     92s] *** Finished re-routing un-routed nets (2147.2M) ***
[12/20 15:02:52     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2147.2M, EPOCH TIME: 1734687172.219844
[12/20 15:02:52     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2147.2M, EPOCH TIME: 1734687172.222188
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF:     Starting CMU at level 3, MEM:2147.2M, EPOCH TIME: 1734687172.229738
[12/20 15:02:52     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2147.2M, EPOCH TIME: 1734687172.229950
[12/20 15:02:52     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2147.2M, EPOCH TIME: 1734687172.230068
[12/20 15:02:52     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2147.2M, EPOCH TIME: 1734687172.230084
[12/20 15:02:52     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2147.2M, EPOCH TIME: 1734687172.230098
[12/20 15:02:52     92s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2147.2M, EPOCH TIME: 1734687172.230118
[12/20 15:02:52     92s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2147.2M, EPOCH TIME: 1734687172.230152
[12/20 15:02:52     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2147.2M, EPOCH TIME: 1734687172.230173
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2147.2M) ***
[12/20 15:02:52     92s] Total-nets :: 122, Stn-nets :: 0, ratio :: 0 %, Total-len 15537.1, Stn-len 0
[12/20 15:02:52     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2128.1M, EPOCH TIME: 1734687172.233500
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2067.1M, EPOCH TIME: 1734687172.235311
[12/20 15:02:52     92s] TotalInstCnt at PhyDesignMc Destruction: 103
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.7
[12/20 15:02:52     92s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:32.2/0:38:04.1 (0.0), mem = 2067.1M
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] =============================================================================================
[12/20 15:02:52     92s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.15-s110_1
[12/20 15:02:52     92s] =============================================================================================
[12/20 15:02:52     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  66.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:02:52     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:02:52     92s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:02:52     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:52     92s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:02:52     92s] [ OptGetWeight           ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ OptEval                ]      8   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.0    0.8
[12/20 15:02:52     92s] [ OptCommit              ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:52     92s] [ IncrDelayCalc          ]     25   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.0    0.9
[12/20 15:02:52     92s] [ DrvFindVioNets         ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ DrvComputeSummary      ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ RefinePlace            ]      1   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:02:52     92s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ MISC                   ]          0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s]  DrvOpt #3 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] End: GigaOpt DRV Optimization
[12/20 15:02:52     92s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/20 15:02:52     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2067.1M, EPOCH TIME: 1734687172.238322
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2067.1M, EPOCH TIME: 1734687172.245779
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
------------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=2067.1M)
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.238 | 972.238 | 994.674 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:02:52     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2115.3M, EPOCH TIME: 1734687172.256671
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2115.3M, EPOCH TIME: 1734687172.264378
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Density: 0.808%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1864.9M, totSessionCpu=0:01:32 **
[12/20 15:02:52     92s] *** Timing Is met
[12/20 15:02:52     92s] *** Check timing (0:00:00.0)
[12/20 15:02:52     92s] *** Timing Is met
[12/20 15:02:52     92s] *** Check timing (0:00:00.0)
[12/20 15:02:52     92s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/20 15:02:52     92s] Info: 21 io nets excluded
[12/20 15:02:52     92s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:02:52     92s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2067.3M
[12/20 15:02:52     92s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2067.3M
[12/20 15:02:52     92s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:52     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=2124.5M
[12/20 15:02:52     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2124.5M, EPOCH TIME: 1734687172.281357
[12/20 15:02:52     92s] Processing tracks to init pin-track alignment.
[12/20 15:02:52     92s] z: 2, totalTracks: 1
[12/20 15:02:52     92s] z: 4, totalTracks: 1
[12/20 15:02:52     92s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:52     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2124.5M, EPOCH TIME: 1734687172.283703
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF:     Starting CMU at level 3, MEM:2124.5M, EPOCH TIME: 1734687172.290912
[12/20 15:02:52     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2124.5M, EPOCH TIME: 1734687172.291120
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:52     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2124.5M, EPOCH TIME: 1734687172.291236
[12/20 15:02:52     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2124.5M, EPOCH TIME: 1734687172.291250
[12/20 15:02:52     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2124.5M, EPOCH TIME: 1734687172.291263
[12/20 15:02:52     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2124.5MB).
[12/20 15:02:52     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2124.5M, EPOCH TIME: 1734687172.291296
[12/20 15:02:52     92s] TotalInstCnt at PhyDesignMc Initialization: 103
[12/20 15:02:52     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=2124.5M
[12/20 15:02:52     92s] Begin: Area Reclaim Optimization
[12/20 15:02:52     92s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:32.2/0:38:04.1 (0.0), mem = 2124.5M
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.8
[12/20 15:02:52     92s] ### Creating RouteCongInterface, started
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] #optDebug: {0, 1.000}
[12/20 15:02:52     92s] ### Creating RouteCongInterface, finished
[12/20 15:02:52     92s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2124.5M
[12/20 15:02:52     92s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2124.5M
[12/20 15:02:52     92s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2124.5M, EPOCH TIME: 1734687172.372267
[12/20 15:02:52     92s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2124.5M, EPOCH TIME: 1734687172.372334
[12/20 15:02:52     92s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 0.81
[12/20 15:02:52     92s] +---------+---------+--------+--------+------------+--------+
[12/20 15:02:52     92s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/20 15:02:52     92s] +---------+---------+--------+--------+------------+--------+
[12/20 15:02:52     92s] |    0.81%|        -|   0.000|   0.000|   0:00:00.0| 2124.5M|
[12/20 15:02:52     92s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:02:52     92s] |    0.81%|        0|   0.000|   0.000|   0:00:00.0| 2124.5M|
[12/20 15:02:52     92s] |    0.76%|       12|   0.000|   0.000|   0:00:00.0| 2148.1M|
[12/20 15:02:52     92s] |    0.76%|        0|   0.000|   0.000|   0:00:00.0| 2148.1M|
[12/20 15:02:52     92s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:02:52     92s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[12/20 15:02:52     92s] |    0.76%|        0|   0.000|   0.000|   0:00:00.0| 2148.1M|
[12/20 15:02:52     92s] +---------+---------+--------+--------+------------+--------+
[12/20 15:02:52     92s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 0.76
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] ** Summary: Restruct = 0 Buffer Deletion = 12 Declone = 0 Resize = 0 **
[12/20 15:02:52     92s] --------------------------------------------------------------
[12/20 15:02:52     92s] |                                   | Total     | Sequential |
[12/20 15:02:52     92s] --------------------------------------------------------------
[12/20 15:02:52     92s] | Num insts resized                 |       0  |       0    |
[12/20 15:02:52     92s] | Num insts undone                  |       0  |       0    |
[12/20 15:02:52     92s] | Num insts Downsized               |       0  |       0    |
[12/20 15:02:52     92s] | Num insts Samesized               |       0  |       0    |
[12/20 15:02:52     92s] | Num insts Upsized                 |       0  |       0    |
[12/20 15:02:52     92s] | Num multiple commits+uncommits    |       0  |       -    |
[12/20 15:02:52     92s] --------------------------------------------------------------
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/20 15:02:52     92s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[12/20 15:02:52     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2148.1M, EPOCH TIME: 1734687172.426276
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:91).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2148.1M, EPOCH TIME: 1734687172.428181
[12/20 15:02:52     92s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2148.1M, EPOCH TIME: 1734687172.428742
[12/20 15:02:52     92s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2148.1M, EPOCH TIME: 1734687172.428780
[12/20 15:02:52     92s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2148.1M, EPOCH TIME: 1734687172.431009
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF:       Starting CMU at level 4, MEM:2148.1M, EPOCH TIME: 1734687172.438882
[12/20 15:02:52     92s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2148.1M, EPOCH TIME: 1734687172.439135
[12/20 15:02:52     92s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2148.1M, EPOCH TIME: 1734687172.439263
[12/20 15:02:52     92s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2148.1M, EPOCH TIME: 1734687172.439278
[12/20 15:02:52     92s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2148.1M, EPOCH TIME: 1734687172.439293
[12/20 15:02:52     92s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2148.1M, EPOCH TIME: 1734687172.439314
[12/20 15:02:52     92s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2148.1M, EPOCH TIME: 1734687172.439351
[12/20 15:02:52     92s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.011, REAL:0.011, MEM:2148.1M, EPOCH TIME: 1734687172.439373
[12/20 15:02:52     92s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.011, REAL:0.011, MEM:2148.1M, EPOCH TIME: 1734687172.439384
[12/20 15:02:52     92s] TDRefine: refinePlace mode is spiral
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.4
[12/20 15:02:52     92s] OPERPROF: Starting RefinePlace at level 1, MEM:2148.1M, EPOCH TIME: 1734687172.439406
[12/20 15:02:52     92s] *** Starting refinePlace (0:01:32 mem=2148.1M) ***
[12/20 15:02:52     92s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2148.1M, EPOCH TIME: 1734687172.441567
[12/20 15:02:52     92s] Starting refinePlace ...
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] One DDP V2 for no tweak run.
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/20 15:02:52     92s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/20 15:02:52     92s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:52     92s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:52     92s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2148.1MB) @(0:01:32 - 0:01:32).
[12/20 15:02:52     92s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:52     92s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2148.1MB
[12/20 15:02:52     92s] Statistics of distance of Instance movement in refine placement:
[12/20 15:02:52     92s]   maximum (X+Y) =         0.00 um
[12/20 15:02:52     92s]   mean    (X+Y) =         0.00 um
[12/20 15:02:52     92s] Summary Report:
[12/20 15:02:52     92s] Instances move: 0 (out of 91 movable)
[12/20 15:02:52     92s] Instances flipped: 0
[12/20 15:02:52     92s] Mean displacement: 0.00 um
[12/20 15:02:52     92s] Max displacement: 0.00 um 
[12/20 15:02:52     92s] Total instances moved : 0
[12/20 15:02:52     92s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.003, REAL:0.003, MEM:2148.1M, EPOCH TIME: 1734687172.444189
[12/20 15:02:52     92s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:02:52     92s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2148.1MB
[12/20 15:02:52     92s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2148.1MB) @(0:01:32 - 0:01:32).
[12/20 15:02:52     92s] *** Finished refinePlace (0:01:32 mem=2148.1M) ***
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.4
[12/20 15:02:52     92s] OPERPROF: Finished RefinePlace at level 1, CPU:0.005, REAL:0.005, MEM:2148.1M, EPOCH TIME: 1734687172.444300
[12/20 15:02:52     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2148.1M, EPOCH TIME: 1734687172.444508
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:91).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2148.1M, EPOCH TIME: 1734687172.446119
[12/20 15:02:52     92s] *** maximum move = 0.00 um ***
[12/20 15:02:52     92s] *** Finished re-routing un-routed nets (2148.1M) ***
[12/20 15:02:52     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2148.1M, EPOCH TIME: 1734687172.447930
[12/20 15:02:52     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2148.1M, EPOCH TIME: 1734687172.450118
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF:     Starting CMU at level 3, MEM:2148.1M, EPOCH TIME: 1734687172.457603
[12/20 15:02:52     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2148.1M, EPOCH TIME: 1734687172.457819
[12/20 15:02:52     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2148.1M, EPOCH TIME: 1734687172.457935
[12/20 15:02:52     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2148.1M, EPOCH TIME: 1734687172.457949
[12/20 15:02:52     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2148.1M, EPOCH TIME: 1734687172.457964
[12/20 15:02:52     92s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2148.1M, EPOCH TIME: 1734687172.457992
[12/20 15:02:52     92s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2148.1M, EPOCH TIME: 1734687172.458031
[12/20 15:02:52     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2148.1M, EPOCH TIME: 1734687172.458052
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2148.1M) ***
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.8
[12/20 15:02:52     92s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:32.4/0:38:04.3 (0.0), mem = 2148.1M
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] =============================================================================================
[12/20 15:02:52     92s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[12/20 15:02:52     92s] =============================================================================================
[12/20 15:02:52     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ OptimizationStep       ]      1   0:00:00.0  (   0.9 % )     0:00:00.1 /  0:00:00.0    1.0
[12/20 15:02:52     92s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.0    1.0
[12/20 15:02:52     92s] [ OptGetWeight           ]     30   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ OptEval                ]     30   0:00:00.0  (   5.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ OptCommit              ]     30   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ PostCommitDelayUpdate  ]     30   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ IncrDelayCalc          ]     15   0:00:00.0  (  18.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ RefinePlace            ]      1   0:00:00.0  (  19.8 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:02:52     92s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ MISC                   ]          0:00:00.1  (  46.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s]  AreaOpt #2 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2129.0M, EPOCH TIME: 1734687172.460499
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2067.0M, EPOCH TIME: 1734687172.462209
[12/20 15:02:52     92s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:02:52     92s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2067.05M, totSessionCpu=0:01:32).
[12/20 15:02:52     92s] **INFO: Flow update: Design timing is met.
[12/20 15:02:52     92s] Begin: GigaOpt postEco DRV Optimization
[12/20 15:02:52     92s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[12/20 15:02:52     92s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:32.4/0:38:04.3 (0.0), mem = 2067.0M
[12/20 15:02:52     92s] Info: 21 io nets excluded
[12/20 15:02:52     92s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.9
[12/20 15:02:52     92s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:02:52     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=2067.0M
[12/20 15:02:52     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:2067.0M, EPOCH TIME: 1734687172.473728
[12/20 15:02:52     92s] Processing tracks to init pin-track alignment.
[12/20 15:02:52     92s] z: 2, totalTracks: 1
[12/20 15:02:52     92s] z: 4, totalTracks: 1
[12/20 15:02:52     92s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:52     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2067.0M, EPOCH TIME: 1734687172.475991
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF:     Starting CMU at level 3, MEM:2067.0M, EPOCH TIME: 1734687172.483743
[12/20 15:02:52     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2067.0M, EPOCH TIME: 1734687172.483974
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:52     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2067.0M, EPOCH TIME: 1734687172.484109
[12/20 15:02:52     92s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2067.0M, EPOCH TIME: 1734687172.484125
[12/20 15:02:52     92s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2067.0M, EPOCH TIME: 1734687172.484139
[12/20 15:02:52     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2067.0MB).
[12/20 15:02:52     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2067.0M, EPOCH TIME: 1734687172.484173
[12/20 15:02:52     92s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:02:52     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=2067.0M
[12/20 15:02:52     92s] ### Creating RouteCongInterface, started
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] #optDebug: {0, 1.000}
[12/20 15:02:52     92s] ### Creating RouteCongInterface, finished
[12/20 15:02:52     92s] ### Creating LA Mngr. totSessionCpu=0:01:32 mem=2067.0M
[12/20 15:02:52     92s] ### Creating LA Mngr, finished. totSessionCpu=0:01:32 mem=2067.0M
[12/20 15:02:52     92s] [GPS-DRV] Optimizer parameters ============================= 
[12/20 15:02:52     92s] [GPS-DRV] maxDensity (design): 0.95
[12/20 15:02:52     92s] [GPS-DRV] maxLocalDensity: 0.98
[12/20 15:02:52     92s] [GPS-DRV] All active and enabled setup views
[12/20 15:02:52     92s] [GPS-DRV]     my_analysis_view_setup
[12/20 15:02:52     92s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:02:52     92s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:02:52     92s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/20 15:02:52     92s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/20 15:02:52     92s] [GPS-DRV] timing-driven DRV settings
[12/20 15:02:52     92s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/20 15:02:52     92s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2124.3M, EPOCH TIME: 1734687172.563113
[12/20 15:02:52     92s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2124.3M, EPOCH TIME: 1734687172.563169
[12/20 15:02:52     92s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:52     92s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/20 15:02:52     92s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:52     92s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 15:02:52     92s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:52     92s] Info: violation cost 1.261583 (cap = 0.000000, tran = 1.261583, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:52     92s] |    12|    12|   -46.85|    20|    28|    -3.40|    20|    28|     0|     0|   972.50|     0.00|       0|       0|       0|  0.76%|          |         |
[12/20 15:02:52     92s] Info: violation cost 1.261583 (cap = 0.000000, tran = 1.261583, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:02:52     92s] |    12|    12|   -46.85|    20|    28|    -3.40|    20|    28|     0|     0|   972.50|     0.00|       0|       0|       0|  0.76%| 0:00:00.0|  2152.9M|
[12/20 15:02:52     92s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] ###############################################################################
[12/20 15:02:52     92s] #
[12/20 15:02:52     92s] #  Large fanout net report:  
[12/20 15:02:52     92s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 15:02:52     92s] #     - current density: 0.76
[12/20 15:02:52     92s] #
[12/20 15:02:52     92s] #  List of high fanout nets:
[12/20 15:02:52     92s] #
[12/20 15:02:52     92s] ###############################################################################
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] =======================================================================
[12/20 15:02:52     92s]                 Reasons for remaining drv violations
[12/20 15:02:52     92s] =======================================================================
[12/20 15:02:52     92s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] MultiBuffering failure reasons
[12/20 15:02:52     92s] ------------------------------------------------
[12/20 15:02:52     92s] *info:     4 net(s): Could not be fixed because the gain is not enough.
[12/20 15:02:52     92s] *info:    20 net(s): Could not be fixed because it is multi driver net.
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2152.9M) ***
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Total-nets :: 110, Stn-nets :: 9, ratio :: 8.18182 %, Total-len 15535.5, Stn-len 1384.88
[12/20 15:02:52     92s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2133.8M, EPOCH TIME: 1734687172.579602
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:91).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2072.8M, EPOCH TIME: 1734687172.581588
[12/20 15:02:52     92s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.9
[12/20 15:02:52     92s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:32.5/0:38:04.4 (0.0), mem = 2072.8M
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] =============================================================================================
[12/20 15:02:52     92s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.15-s110_1
[12/20 15:02:52     92s] =============================================================================================
[12/20 15:02:52     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  11.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:02:52     92s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.4
[12/20 15:02:52     92s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.5
[12/20 15:02:52     92s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ OptEval                ]      2   0:00:00.0  (  11.7 % )     0:00:00.0 /  0:00:00.0    1.6
[12/20 15:02:52     92s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:52     92s] [ MISC                   ]          0:00:00.1  (  73.3 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s]  DrvOpt #4 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:52     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] End: GigaOpt postEco DRV Optimization
[12/20 15:02:52     92s] **INFO: Flow update: Design timing is met.
[12/20 15:02:52     92s] Running refinePlace -preserveRouting true -hardFence false
[12/20 15:02:52     92s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:02:52     92s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:02:52     92s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2072.8M, EPOCH TIME: 1734687172.583928
[12/20 15:02:52     92s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2072.8M, EPOCH TIME: 1734687172.583962
[12/20 15:02:52     92s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2072.8M, EPOCH TIME: 1734687172.583987
[12/20 15:02:52     92s] Processing tracks to init pin-track alignment.
[12/20 15:02:52     92s] z: 2, totalTracks: 1
[12/20 15:02:52     92s] z: 4, totalTracks: 1
[12/20 15:02:52     92s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:02:52     92s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2072.8M, EPOCH TIME: 1734687172.586172
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF:         Starting CMU at level 5, MEM:2072.8M, EPOCH TIME: 1734687172.593585
[12/20 15:02:52     92s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2072.8M, EPOCH TIME: 1734687172.593801
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:02:52     92s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.008, REAL:0.008, MEM:2072.8M, EPOCH TIME: 1734687172.593927
[12/20 15:02:52     92s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2072.8M, EPOCH TIME: 1734687172.593941
[12/20 15:02:52     92s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2072.8M, EPOCH TIME: 1734687172.593955
[12/20 15:02:52     92s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2072.8MB).
[12/20 15:02:52     92s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:2072.8M, EPOCH TIME: 1734687172.593997
[12/20 15:02:52     92s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:2072.8M, EPOCH TIME: 1734687172.594012
[12/20 15:02:52     92s] TDRefine: refinePlace mode is spiral
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.5
[12/20 15:02:52     92s] OPERPROF:   Starting RefinePlace at level 2, MEM:2072.8M, EPOCH TIME: 1734687172.594034
[12/20 15:02:52     92s] *** Starting refinePlace (0:01:33 mem=2072.8M) ***
[12/20 15:02:52     92s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Starting Small incrNP...
[12/20 15:02:52     92s] User Input Parameters:
[12/20 15:02:52     92s] - Congestion Driven    : Off
[12/20 15:02:52     92s] - Timing Driven        : Off
[12/20 15:02:52     92s] - Area-Violation Based : Off
[12/20 15:02:52     92s] - Start Rollback Level : -5
[12/20 15:02:52     92s] - Legalized            : On
[12/20 15:02:52     92s] - Window Based         : Off
[12/20 15:02:52     92s] - eDen incr mode       : Off
[12/20 15:02:52     92s] - Small incr mode      : On
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2072.8M, EPOCH TIME: 1734687172.596340
[12/20 15:02:52     92s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2072.8M, EPOCH TIME: 1734687172.596442
[12/20 15:02:52     92s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2072.8M, EPOCH TIME: 1734687172.596644
[12/20 15:02:52     92s] default core: bins with density > 0.750 =  0.00 % ( 0 / 121 )
[12/20 15:02:52     92s] Density distribution unevenness ratio = 70.054%
[12/20 15:02:52     92s] Density distribution unevenness ratio (U70) = 0.000%
[12/20 15:02:52     92s] Density distribution unevenness ratio (U80) = 0.000%
[12/20 15:02:52     92s] Density distribution unevenness ratio (U90) = 0.000%
[12/20 15:02:52     92s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2072.8M, EPOCH TIME: 1734687172.596667
[12/20 15:02:52     92s] cost 0.243333, thresh 1.000000
[12/20 15:02:52     92s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2072.8M)
[12/20 15:02:52     92s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:52     92s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2072.8M, EPOCH TIME: 1734687172.596708
[12/20 15:02:52     92s] Starting refinePlace ...
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] One DDP V2 for no tweak run.
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s]   Spread Effort: high, pre-route mode, useDDP on.
[12/20 15:02:52     92s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2072.8MB) @(0:01:33 - 0:01:33).
[12/20 15:02:52     92s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:52     92s] wireLenOptFixPriorityInst 0 inst fixed
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Running Spiral with 1 thread in Normal Mode  fetchWidth=25 
[12/20 15:02:52     92s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/20 15:02:52     92s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:52     92s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:02:52     92s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2072.8MB) @(0:01:33 - 0:01:33).
[12/20 15:02:52     92s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:02:52     92s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2072.8MB
[12/20 15:02:52     92s] Statistics of distance of Instance movement in refine placement:
[12/20 15:02:52     92s]   maximum (X+Y) =         0.00 um
[12/20 15:02:52     92s]   mean    (X+Y) =         0.00 um
[12/20 15:02:52     92s] Summary Report:
[12/20 15:02:52     92s] Instances move: 0 (out of 91 movable)
[12/20 15:02:52     92s] Instances flipped: 0
[12/20 15:02:52     92s] Mean displacement: 0.00 um
[12/20 15:02:52     92s] Max displacement: 0.00 um 
[12/20 15:02:52     92s] Total instances moved : 0
[12/20 15:02:52     92s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.004, REAL:0.004, MEM:2072.8M, EPOCH TIME: 1734687172.600622
[12/20 15:02:52     92s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:02:52     92s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2072.8MB
[12/20 15:02:52     92s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2072.8MB) @(0:01:33 - 0:01:33).
[12/20 15:02:52     92s] *** Finished refinePlace (0:01:33 mem=2072.8M) ***
[12/20 15:02:52     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.5
[12/20 15:02:52     92s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.007, REAL:0.007, MEM:2072.8M, EPOCH TIME: 1734687172.600722
[12/20 15:02:52     92s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2072.8M, EPOCH TIME: 1734687172.600734
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:91).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2072.8M, EPOCH TIME: 1734687172.602319
[12/20 15:02:52     92s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.018, REAL:0.018, MEM:2072.8M, EPOCH TIME: 1734687172.602345
[12/20 15:02:52     92s] **INFO: Flow update: Design timing is met.
[12/20 15:02:52     92s] **INFO: Flow update: Design timing is met.
[12/20 15:02:52     92s] **INFO: Flow update: Design timing is met.
[12/20 15:02:52     92s] Register exp ratio and priority group on 0 nets on 114 nets : 
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Active setup views:
[12/20 15:02:52     92s]  my_analysis_view_setup
[12/20 15:02:52     92s]   Dominating endpoints: 0
[12/20 15:02:52     92s]   Dominating TNS: -0.000
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Extraction called for design 'elevator' of instances=195 and nets=118 using extraction engine 'preRoute' .
[12/20 15:02:52     92s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:02:52     92s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:02:52     92s] PreRoute RC Extraction called for design elevator.
[12/20 15:02:52     92s] RC Extraction called in multi-corner(1) mode.
[12/20 15:02:52     92s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:02:52     92s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:02:52     92s] RCMode: PreRoute
[12/20 15:02:52     92s]       RC Corner Indexes            0   
[12/20 15:02:52     92s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:02:52     92s] Resistance Scaling Factor    : 1.00000 
[12/20 15:02:52     92s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:02:52     92s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:02:52     92s] Shrink Factor                : 1.00000
[12/20 15:02:52     92s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:02:52     92s] RC Grid backup saved.
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] Trim Metal Layers:
[12/20 15:02:52     92s] LayerId::1 widthSet size::1
[12/20 15:02:52     92s] LayerId::2 widthSet size::1
[12/20 15:02:52     92s] LayerId::3 widthSet size::1
[12/20 15:02:52     92s] LayerId::4 widthSet size::1
[12/20 15:02:52     92s] Skipped RC grid update for preRoute extraction.
[12/20 15:02:52     92s] eee: pegSigSF::1.070000
[12/20 15:02:52     92s] Initializing multi-corner resistance tables ...
[12/20 15:02:52     92s] eee: l::1 avDens::0.112361 usedTrk::1125.497143 availTrk::10016.766417 sigTrk::1125.497143
[12/20 15:02:52     92s] eee: l::2 avDens::0.035739 usedTrk::195.074643 availTrk::5458.310384 sigTrk::195.074643
[12/20 15:02:52     92s] eee: l::3 avDens::0.018715 usedTrk::180.749018 availTrk::9658.153337 sigTrk::180.749018
[12/20 15:02:52     92s] eee: l::4 avDens::0.045887 usedTrk::448.051786 availTrk::9764.308548 sigTrk::448.051786
[12/20 15:02:52     92s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.877900 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:02:52     92s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2101.445M)
[12/20 15:02:52     92s] Skewing Data Summary (End_of_FINAL)
[12/20 15:02:52     92s] --------------------------------------------------
[12/20 15:02:52     92s]  Total skewed count:0
[12/20 15:02:52     92s] --------------------------------------------------
[12/20 15:02:52     92s] Starting delay calculation for Setup views
[12/20 15:02:52     92s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:02:52     92s] #################################################################################
[12/20 15:02:52     92s] # Design Stage: PreRoute
[12/20 15:02:52     92s] # Design Name: elevator
[12/20 15:02:52     92s] # Design Mode: 90nm
[12/20 15:02:52     92s] # Analysis Mode: MMMC Non-OCV 
[12/20 15:02:52     92s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:02:52     92s] # Signoff Settings: SI Off 
[12/20 15:02:52     92s] #################################################################################
[12/20 15:02:52     92s] Calculate delays in BcWc mode...
[12/20 15:02:52     92s] Topological Sorting (REAL = 0:00:00.0, MEM = 2091.4M, InitMEM = 2091.4M)
[12/20 15:02:52     92s] Start delay calculation (fullDC) (1 T). (MEM=2091.45)
[12/20 15:02:52     92s] End AAE Lib Interpolated Model. (MEM=2102.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:52     92s] Total number of fetched objects 201
[12/20 15:02:52     92s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:02:52     92s] End delay calculation. (MEM=2075.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:02:52     92s] End delay calculation (fullDC). (MEM=2075.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:02:52     92s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2075.5M) ***
[12/20 15:02:52     92s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:33 mem=2075.5M)
[12/20 15:02:52     92s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:02:52     92s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:02:52     92s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2075.48 MB )
[12/20 15:02:52     92s] (I)      ======================= Layers =======================
[12/20 15:02:52     92s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:52     92s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:02:52     92s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:52     92s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:02:52     92s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:02:52     92s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:02:52     92s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:02:52     92s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:02:52     92s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:02:52     92s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:02:52     92s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:52     92s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:02:52     92s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:02:52     92s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:02:52     92s] (I)      Started Import and model ( Curr Mem: 2075.48 MB )
[12/20 15:02:52     92s] (I)      Default pattern map key = elevator_default.
[12/20 15:02:52     92s] (I)      == Non-default Options ==
[12/20 15:02:52     92s] (I)      Build term to term wires                           : false
[12/20 15:02:52     92s] (I)      Maximum routing layer                              : 4
[12/20 15:02:52     92s] (I)      Minimum routing layer                              : 1
[12/20 15:02:52     92s] (I)      Number of threads                                  : 1
[12/20 15:02:52     92s] (I)      Method to set GCell size                           : row
[12/20 15:02:52     92s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:02:52     92s] (I)      Use row-based GCell size
[12/20 15:02:52     92s] (I)      Use row-based GCell align
[12/20 15:02:52     92s] (I)      layer 0 area = 202000
[12/20 15:02:52     92s] (I)      layer 1 area = 202000
[12/20 15:02:52     92s] (I)      layer 2 area = 202000
[12/20 15:02:52     92s] (I)      layer 3 area = 562000
[12/20 15:02:52     92s] (I)      GCell unit size   : 5600
[12/20 15:02:52     92s] (I)      GCell multiplier  : 1
[12/20 15:02:52     92s] (I)      GCell row height  : 5600
[12/20 15:02:52     92s] (I)      Actual row height : 5600
[12/20 15:02:52     92s] (I)      GCell align ref   : 270000 270000
[12/20 15:02:52     92s] [NR-eGR] Track table information for default rule: 
[12/20 15:02:52     92s] [NR-eGR] M1 has single uniform track structure
[12/20 15:02:52     92s] [NR-eGR] M2 has single uniform track structure
[12/20 15:02:52     92s] [NR-eGR] M3 has single uniform track structure
[12/20 15:02:52     92s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:02:52     92s] (I)      ============== Default via ===============
[12/20 15:02:52     92s] (I)      +---+------------------+-----------------+
[12/20 15:02:52     92s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:02:52     92s] (I)      +---+------------------+-----------------+
[12/20 15:02:52     92s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:02:52     92s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:02:52     92s] (I)      | 3 |    3  VL         |    3  VL        |
[12/20 15:02:52     92s] (I)      +---+------------------+-----------------+
[12/20 15:02:52     92s] [NR-eGR] Read 11330 PG shapes
[12/20 15:02:52     92s] [NR-eGR] Read 0 clock shapes
[12/20 15:02:52     92s] [NR-eGR] Read 0 other shapes
[12/20 15:02:52     92s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:02:52     92s] [NR-eGR] #Instance Blockages : 5210
[12/20 15:02:52     92s] [NR-eGR] #PG Blockages       : 11330
[12/20 15:02:52     92s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:02:52     92s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:02:52     92s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:02:52     92s] [NR-eGR] #Other Blockages    : 0
[12/20 15:02:52     92s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:02:52     92s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:02:52     92s] [NR-eGR] Read 110 nets ( ignored 0 )
[12/20 15:02:52     92s] (I)      early_global_route_priority property id does not exist.
[12/20 15:02:52     92s] (I)      Read Num Blocks=16540  Num Prerouted Wires=0  Num CS=0
[12/20 15:02:52     92s] (I)      Layer 0 (H) : #blockages 5158 : #preroutes 0
[12/20 15:02:52     92s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:02:52     92s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:02:52     92s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:02:52     92s] (I)      Number of ignored nets                =      0
[12/20 15:02:52     92s] (I)      Number of connected nets              =      0
[12/20 15:02:52     92s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:02:52     92s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:02:52     92s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:02:52     92s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:02:52     92s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:02:52     92s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:02:52     92s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:02:52     92s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:02:52     92s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:02:52     92s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:02:52     92s] (I)      Ndr track 0 does not exist
[12/20 15:02:52     92s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:02:52     92s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:02:52     92s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:02:52     92s] (I)      Site width          :   560  (dbu)
[12/20 15:02:52     92s] (I)      Row height          :  5600  (dbu)
[12/20 15:02:52     92s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:02:52     92s] (I)      GCell width         :  5600  (dbu)
[12/20 15:02:52     92s] (I)      GCell height        :  5600  (dbu)
[12/20 15:02:52     92s] (I)      Grid                :   200   200     4
[12/20 15:02:52     92s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:02:52     92s] (I)      Vertical capacity   :     0  5600     0  5600
[12/20 15:02:52     92s] (I)      Horizontal capacity :  5600     0  5600     0
[12/20 15:02:52     92s] (I)      Default wire width  :   230   280   280   440
[12/20 15:02:52     92s] (I)      Default wire space  :   230   280   280   460
[12/20 15:02:52     92s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:02:52     92s] (I)      Default pitch size  :   560   560   560  1120
[12/20 15:02:52     92s] (I)      First track coord   :   640   360   640  1480
[12/20 15:02:52     92s] (I)      Num tracks per GCell: 10.00 10.00 10.00  5.00
[12/20 15:02:52     92s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:02:52     92s] (I)      Num of masks        :     1     1     1     1
[12/20 15:02:52     92s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:02:52     92s] (I)      --------------------------------------------------------
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s] [NR-eGR] ============ Routing rule table ============
[12/20 15:02:52     92s] [NR-eGR] Rule id: 0  Nets: 110
[12/20 15:02:52     92s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:02:52     92s] (I)                    Layer    1    2    3     4 
[12/20 15:02:52     92s] (I)                    Pitch  560  560  560  1120 
[12/20 15:02:52     92s] (I)             #Used tracks    1    1    1     1 
[12/20 15:02:52     92s] (I)       #Fully used tracks    1    1    1     1 
[12/20 15:02:52     92s] [NR-eGR] ========================================
[12/20 15:02:52     92s] [NR-eGR] 
[12/20 15:02:52     92s] (I)      =============== Blocked Tracks ===============
[12/20 15:02:52     92s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:52     92s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:02:52     92s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:52     92s] (I)      |     1 |  398800 |   313715 |        78.66% |
[12/20 15:02:52     92s] (I)      |     2 |  398800 |   298464 |        74.84% |
[12/20 15:02:52     92s] (I)      |     3 |  398800 |   296814 |        74.43% |
[12/20 15:02:52     92s] (I)      |     4 |  199200 |   150455 |        75.53% |
[12/20 15:02:52     92s] (I)      +-------+---------+----------+---------------+
[12/20 15:02:52     92s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2075.48 MB )
[12/20 15:02:52     92s] (I)      Reset routing kernel
[12/20 15:02:52     92s] (I)      Started Global Routing ( Curr Mem: 2075.48 MB )
[12/20 15:02:52     92s] (I)      totalPins=391  totalGlobalPin=346 (88.49%)
[12/20 15:02:52     92s] (I)      total 2D Cap : 353318 = (192184 H, 161134 V)
[12/20 15:02:52     92s] [NR-eGR] Layer group 1: route 110 net(s) in layer range [1, 4]
[12/20 15:02:52     92s] (I)      
[12/20 15:02:52     92s] (I)      ============  Phase 1a Route ============
[12/20 15:02:52     92s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:02:52     92s] (I)      
[12/20 15:02:52     92s] (I)      ============  Phase 1b Route ============
[12/20 15:02:52     92s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:02:52     92s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533280e+04um
[12/20 15:02:52     92s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/20 15:02:52     92s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/20 15:02:52     92s] (I)      
[12/20 15:02:52     92s] (I)      ============  Phase 1c Route ============
[12/20 15:02:52     92s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:02:52     92s] (I)      
[12/20 15:02:52     92s] (I)      ============  Phase 1d Route ============
[12/20 15:02:52     92s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:02:52     92s] (I)      
[12/20 15:02:52     92s] (I)      ============  Phase 1e Route ============
[12/20 15:02:52     92s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:02:52     92s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533280e+04um
[12/20 15:02:52     92s] (I)      
[12/20 15:02:52     92s] (I)      ============  Phase 1l Route ============
[12/20 15:02:52     92s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/20 15:02:52     92s] (I)      Layer  1:      85279         5         3      277390      120610    (69.70%) 
[12/20 15:02:52     92s] (I)      Layer  2:     112560      1581         0      275150      122850    (69.13%) 
[12/20 15:02:52     92s] (I)      Layer  3:     106427      1189         0      273540      124460    (68.73%) 
[12/20 15:02:52     92s] (I)      Layer  4:      48842         0         0      140515       58485    (70.61%) 
[12/20 15:02:52     92s] (I)      Total:        353108      2775         3      966595      426405    (69.39%) 
[12/20 15:02:52     92s] (I)      
[12/20 15:02:52     92s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 15:02:52     92s] [NR-eGR]                        OverCon            
[12/20 15:02:52     92s] [NR-eGR]                         #Gcell     %Gcell
[12/20 15:02:52     92s] [NR-eGR]        Layer               (1)    OverCon
[12/20 15:02:52     92s] [NR-eGR] ----------------------------------------------
[12/20 15:02:52     92s] [NR-eGR]      M1 ( 1)         3( 0.02%)   ( 0.02%) 
[12/20 15:02:52     92s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:52     92s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:52     92s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/20 15:02:52     92s] [NR-eGR] ----------------------------------------------
[12/20 15:02:52     92s] [NR-eGR]        Total         3( 0.01%)   ( 0.01%) 
[12/20 15:02:52     92s] [NR-eGR] 
[12/20 15:02:52     92s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2083.48 MB )
[12/20 15:02:52     92s] (I)      total 2D Cap : 357668 = (194103 H, 163565 V)
[12/20 15:02:52     92s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:02:52     92s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2083.48 MB )
[12/20 15:02:52     92s] (I)      ===================================== Runtime Summary =====================================
[12/20 15:02:52     92s] (I)       Step                                          %      Start     Finish      Real       CPU 
[12/20 15:02:52     92s] (I)      -------------------------------------------------------------------------------------------
[12/20 15:02:52     92s] (I)       Early Global Route kernel               100.00%  43.33 sec  43.36 sec  0.02 sec  0.02 sec 
[12/20 15:02:52     92s] (I)       +-Import and model                       39.89%  43.33 sec  43.34 sec  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)       | +-Create place DB                       1.37%  43.33 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | +-Import place data                   1.25%  43.33 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Read instances and placement      0.57%  43.33 sec  43.33 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Read nets                         0.45%  43.33 sec  43.33 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | +-Create route DB                      29.51%  43.34 sec  43.34 sec  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)       | | +-Import route data (1T)             28.75%  43.34 sec  43.34 sec  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)       | | | +-Read blockages ( Layer 1-4 )      4.94%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Read routing blockages          0.00%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Read instance blockages         1.09%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Read PG blockages               2.85%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Read clock blockages            0.03%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Read other blockages            0.03%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Read halo blockages             0.02%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Read boundary cut boxes         0.00%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Read blackboxes                   0.03%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Read prerouted                    0.17%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Read unlegalized nets             0.03%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Read nets                         0.16%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Set up via pillars                0.01%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Initialize 3D grid graph          2.52%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Model blockage capacity          18.27%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Initialize 3D capacity         16.30%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | +-Read aux data                         0.00%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | +-Others data preparation               0.48%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | +-Create route kernel                   7.86%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       +-Global Routing                         46.16%  43.34 sec  43.35 sec  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)       | +-Initialization                        0.67%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | +-Net group 1                          38.00%  43.34 sec  43.35 sec  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)       | | +-Generate topology                   0.49%  43.34 sec  43.34 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | +-Phase 1a                            3.91%  43.34 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Pattern routing (1T)              2.28%  43.34 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Add via demand to 2D              1.31%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | +-Phase 1b                            0.33%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | +-Phase 1c                            0.03%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | +-Phase 1d                            0.02%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | +-Phase 1e                            0.58%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | +-Route legalization                0.19%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | | | +-Legalize Blockage Violations    0.07%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | | +-Phase 1l                           24.96%  43.35 sec  43.35 sec  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)       | | | +-Layer assignment (1T)            20.52%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | +-Clean cong LA                         0.00%  43.35 sec  43.35 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       +-Export 3D cong map                     10.46%  43.35 sec  43.36 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)       | +-Export 2D cong map                    1.72%  43.35 sec  43.36 sec  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)      ==================== Summary by functions =====================
[12/20 15:02:52     92s] (I)       Lv  Step                                %      Real       CPU 
[12/20 15:02:52     92s] (I)      ---------------------------------------------------------------
[12/20 15:02:52     92s] (I)        0  Early Global Route kernel     100.00%  0.02 sec  0.02 sec 
[12/20 15:02:52     92s] (I)        1  Global Routing                 46.16%  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)        1  Import and model               39.89%  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)        1  Export 3D cong map             10.46%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        2  Net group 1                    38.00%  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)        2  Create route DB                29.51%  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)        2  Create route kernel             7.86%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        2  Export 2D cong map              1.72%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        2  Create place DB                 1.37%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        2  Initialization                  0.67%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        2  Others data preparation         0.48%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        3  Import route data (1T)         28.75%  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)        3  Phase 1l                       24.96%  0.01 sec  0.01 sec 
[12/20 15:02:52     92s] (I)        3  Phase 1a                        3.91%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        3  Import place data               1.25%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        3  Phase 1e                        0.58%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        3  Generate topology               0.49%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        3  Phase 1b                        0.33%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        3  Phase 1d                        0.02%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Layer assignment (1T)          20.52%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Model blockage capacity        18.27%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Read blockages ( Layer 1-4 )    4.94%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Initialize 3D grid graph        2.52%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Pattern routing (1T)            2.28%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Add via demand to 2D            1.31%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Read nets                       0.61%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Read instances and placement    0.57%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Route legalization              0.19%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Read prerouted                  0.17%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Read unlegalized nets           0.03%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Initialize 3D capacity         16.30%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Read PG blockages               2.85%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Read instance blockages         1.09%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Legalize Blockage Violations    0.07%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Read clock blockages            0.03%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Read other blockages            0.03%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/20 15:02:52     92s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:02:52     92s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:02:52     92s] OPERPROF: Starting HotSpotCal at level 1, MEM:2083.5M, EPOCH TIME: 1734687172.776996
[12/20 15:02:52     92s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:52     92s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 15:02:52     92s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:52     92s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 15:02:52     92s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:52     92s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:02:52     92s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:02:52     92s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2083.5M, EPOCH TIME: 1734687172.777717
[12/20 15:02:52     92s] [hotspot] Hotspot report including placement blocked areas
[12/20 15:02:52     92s] OPERPROF: Starting HotSpotCal at level 1, MEM:2083.5M, EPOCH TIME: 1734687172.777793
[12/20 15:02:52     92s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:52     92s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 15:02:52     92s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:52     92s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 15:02:52     92s] [hotspot] +------------+---------------+---------------+
[12/20 15:02:52     92s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:02:52     92s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:02:52     92s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2083.5M, EPOCH TIME: 1734687172.778387
[12/20 15:02:52     92s] Reported timing to dir ./timingReports
[12/20 15:02:52     92s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1869.9M, totSessionCpu=0:01:33 **
[12/20 15:02:52     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2039.5M, EPOCH TIME: 1734687172.782494
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] 
[12/20 15:02:52     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:52     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2039.5M, EPOCH TIME: 1734687172.790412
[12/20 15:02:52     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:52     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.503 | 972.503 | 994.708 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2054.9M, EPOCH TIME: 1734687173.815824
[12/20 15:02:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:53     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2054.9M, EPOCH TIME: 1734687173.823784
[12/20 15:02:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] Density: 0.763%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2054.9M, EPOCH TIME: 1734687173.828017
[12/20 15:02:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:02:53     92s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2054.9M, EPOCH TIME: 1734687173.835633
[12/20 15:02:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1873.3M, totSessionCpu=0:01:33 **
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:02:53     92s] Deleting Lib Analyzer.
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s] TimeStamp Deleting Cell Server End ...
[12/20 15:02:53     92s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/20 15:02:53     92s] Type 'man IMPOPT-3195' for more detail.
[12/20 15:02:53     92s] *** Finished optDesign ***
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:07.4 real=0:00:08.9)
[12/20 15:02:53     92s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[12/20 15:02:53     92s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[12/20 15:02:53     92s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.8 real=0:00:00.8)
[12/20 15:02:53     92s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[12/20 15:02:53     92s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/20 15:02:53     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:02:53     92s] clean pInstBBox. size 0
[12/20 15:02:53     92s] All LLGs are deleted
[12/20 15:02:53     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:02:53     92s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2054.9M, EPOCH TIME: 1734687173.864883
[12/20 15:02:53     92s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2054.9M, EPOCH TIME: 1734687173.864951
[12/20 15:02:53     92s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:02:53     92s] Disable CTE adjustment.
[12/20 15:02:53     92s] #optDebug: fT-D <X 1 0 0 0>
[12/20 15:02:53     92s] VSMManager cleared!
[12/20 15:02:53     92s] **place_opt_design ... cpu = 0:00:06, real = 0:00:07, mem = 2007.9M **
[12/20 15:02:53     92s] *** Finished GigaPlace ***
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s] *** Summary of all messages that are not suppressed in this session:
[12/20 15:02:53     92s] Severity  ID               Count  Summary                                  
[12/20 15:02:53     92s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[12/20 15:02:53     92s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[12/20 15:02:53     92s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/20 15:02:53     92s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[12/20 15:02:53     92s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[12/20 15:02:53     92s] *** Message Summary: 21 warning(s), 0 error(s)
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s] *** place_opt_design #1 [finish] : cpu/real = 0:00:06.5/0:00:07.8 (0.8), totSession cpu/real = 0:01:32.8/0:38:05.7 (0.0), mem = 2007.9M
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s] =============================================================================================
[12/20 15:02:53     92s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[12/20 15:02:53     92s] =============================================================================================
[12/20 15:02:53     92s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:02:53     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:53     92s] [ InitOpt                ]      1   0:00:01.2  (  15.7 % )     0:00:01.7 /  0:00:01.4    0.8
[12/20 15:02:53     92s] [ GlobalOpt              ]      1   0:00:00.7  (   9.3 % )     0:00:00.7 /  0:00:00.7    1.0
[12/20 15:02:53     92s] [ DrvOpt                 ]      4   0:00:01.6  (  21.0 % )     0:00:01.7 /  0:00:01.7    1.0
[12/20 15:02:53     92s] [ SimplifyNetlist        ]      1   0:00:00.8  (  10.5 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:02:53     92s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[12/20 15:02:53     92s] [ AreaOpt                ]      2   0:00:00.8  (   9.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:02:53     92s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:53     92s] [ OptSummaryReport       ]      3   0:00:00.1  (   1.2 % )     0:00:01.5 /  0:00:00.2    0.2
[12/20 15:02:53     92s] [ DrvReport              ]      3   0:00:01.0  (  12.7 % )     0:00:01.0 /  0:00:00.0    0.0
[12/20 15:02:53     92s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:53     92s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:53     92s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:53     92s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:02:53     92s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:53     92s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:53     92s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:02:53     92s] [ IncrReplace            ]      1   0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[12/20 15:02:53     92s] [ RefinePlace            ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:02:53     92s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.0    1.0
[12/20 15:02:53     92s] [ ExtractRC              ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:02:53     92s] [ TimingUpdate           ]     29   0:00:00.1  (   1.2 % )     0:00:00.5 /  0:00:00.2    0.4
[12/20 15:02:53     92s] [ FullDelayCalc          ]      3   0:00:00.4  (   5.5 % )     0:00:00.4 /  0:00:00.2    0.4
[12/20 15:02:53     92s] [ TimingReport           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:02:53     92s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:02:53     92s] [ MISC                   ]          0:00:00.3  (   3.9 % )     0:00:00.3 /  0:00:00.3    0.8
[12/20 15:02:53     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:53     92s]  place_opt_design #1 TOTAL          0:00:07.8  ( 100.0 % )     0:00:07.8 /  0:00:06.5    0.8
[12/20 15:02:53     92s] ---------------------------------------------------------------------------------------------
[12/20 15:02:53     92s] 
[12/20 15:02:53     92s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/20 15:03:04     93s] <CMD> optDesign -postCTSsetAnalysisMode -analysisType onChipVariation -cppr both
[12/20 15:03:04     93s] 
[12/20 15:03:04     93s] Usage: optDesign [-help] [-excludeNets <fileName>] [-expandedViews]
[12/20 15:03:04     93s]                  [-idealClock] [-incr] [-noEcoRoute] [-outDir <directoryName>]
[12/20 15:03:04     93s]                  [-postCTS] [-postRoute] [-preCTS] [-prefix <fileNamePrefix>]
[12/20 15:03:04     93s]                  [-selectedNets <fileName>] [-selectedTerms <fileName>] [-setup]
[12/20 15:03:04     93s]                  [-targeted] [-timingDebugReport] [-useTransitionFiles] [-drv ] [ -hold [-holdVioData <fileName>] ]
[12/20 15:03:04     93s] 
[12/20 15:03:04     93s] **ERROR: (IMPTCM-48):	"-postCTSsetAnalysisMode" is not a legal option for command "optDesign". Either the current option or an option prior to it is not specified correctly.

[12/20 15:03:04     93s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/20 15:03:08     93s] <CMD> optDesign -postRoute
[12/20 15:03:08     93s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1823.2M, totSessionCpu=0:01:33 **
[12/20 15:03:08     93s] **ERROR: (IMPOPT-608):	Design is not routed yet.
   _____________________________________________________________
[12/20 15:03:08     93s]   /  Design State
[12/20 15:03:08     93s]  +--------------------------------------------------------------
[12/20 15:03:08     93s]  | unconnected nets:        4
[12/20 15:03:08     93s]  | signal nets: 
[12/20 15:03:08     93s]  |    routed nets:        9 (8.3% routed)
[12/20 15:03:08     93s]  |     total nets:      109
[12/20 15:03:08     93s]  | clock nets: 
[12/20 15:03:08     93s]  |    routed nets:        0 (0.0% routed)
[12/20 15:03:08     93s]  |     total nets:        1
[12/20 15:03:08     93s]  +--------------------------------------------------------------
[12/20 15:03:08     93s] **INFO: Design is not detail routed
[12/20 15:03:08     93s] 1
[12/20 15:03:29     94s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 100
[12/20 15:03:29     94s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[12/20 15:03:29     94s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[12/20 15:03:29     94s] <CMD> routeDesign -globalDetail
[12/20 15:03:29     94s] ### Time Record (routeDesign) is installed.
[12/20 15:03:29     94s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1824.00 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/20 15:03:29     94s] #**INFO: setDesignMode -flowEffort standard
[12/20 15:03:29     94s] #**INFO: setDesignMode -powerEffort none
[12/20 15:03:29     94s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/20 15:03:29     94s] **INFO: User settings:
[12/20 15:03:29     94s] setNanoRouteMode -drouteEndIteration                            100
[12/20 15:03:29     94s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/20 15:03:29     94s] setNanoRouteMode -grouteExpTdStdDelay                           50.6
[12/20 15:03:29     94s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/20 15:03:29     94s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/20 15:03:29     94s] setNanoRouteMode -routeTopRoutingLayer                          4
[12/20 15:03:29     94s] setNanoRouteMode -routeWithSiDriven                             false
[12/20 15:03:29     94s] setNanoRouteMode -routeWithTimingDriven                         false
[12/20 15:03:29     94s] setExtractRCMode -engine                                        preRoute
[12/20 15:03:29     94s] setDelayCalMode -enable_high_fanout                             true
[12/20 15:03:29     94s] setDelayCalMode -engine                                         aae
[12/20 15:03:29     94s] setDelayCalMode -ignoreNetLoad                                  false
[12/20 15:03:29     94s] setDelayCalMode -socv_accuracy_mode                             low
[12/20 15:03:29     94s] setSIMode -separate_delta_delay_on_data                         true
[12/20 15:03:29     94s] 
[12/20 15:03:29     94s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/20 15:03:29     94s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/20 15:03:29     94s] OPERPROF: Starting checkPlace at level 1, MEM:2008.0M, EPOCH TIME: 1734687209.775594
[12/20 15:03:29     94s] Processing tracks to init pin-track alignment.
[12/20 15:03:29     94s] z: 2, totalTracks: 1
[12/20 15:03:29     94s] z: 4, totalTracks: 1
[12/20 15:03:29     94s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:03:29     94s] All LLGs are deleted
[12/20 15:03:29     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:29     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:29     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2008.0M, EPOCH TIME: 1734687209.777711
[12/20 15:03:29     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1734687209.777975
[12/20 15:03:29     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2008.0M, EPOCH TIME: 1734687209.778011
[12/20 15:03:29     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:29     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:29     94s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2008.0M, EPOCH TIME: 1734687209.778087
[12/20 15:03:29     94s] Max number of tech site patterns supported in site array is 256.
[12/20 15:03:29     94s] Core basic site is CoreSite
[12/20 15:03:29     94s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2008.0M, EPOCH TIME: 1734687209.778157
[12/20 15:03:29     94s] After signature check, allow fast init is false, keep pre-filter is true.
[12/20 15:03:29     94s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/20 15:03:29     94s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1734687209.778601
[12/20 15:03:29     94s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:03:29     94s] SiteArray: use 659,456 bytes
[12/20 15:03:29     94s] SiteArray: current memory after site array memory allocation 2008.0M
[12/20 15:03:29     94s] SiteArray: FP blocked sites are writable
[12/20 15:03:29     94s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:03:29     94s] Atter site array init, number of instance map data is 0.
[12/20 15:03:29     94s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.002, REAL:0.002, MEM:2008.0M, EPOCH TIME: 1734687209.780130
[12/20 15:03:29     94s] 
[12/20 15:03:29     94s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:29     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.002, REAL:0.002, MEM:2008.0M, EPOCH TIME: 1734687209.780405
[12/20 15:03:29     94s] Begin checking placement ... (start mem=2008.0M, init mem=2008.0M)
[12/20 15:03:29     94s] Begin checking exclusive groups violation ...
[12/20 15:03:29     94s] There are 0 groups to check, max #box is 0, total #box is 0
[12/20 15:03:29     94s] Finished checking exclusive groups violations. Found 0 Vio.
[12/20 15:03:29     94s] 
[12/20 15:03:29     94s] Running CheckPlace using 1 thread in normal mode...
[12/20 15:03:29     94s] 
[12/20 15:03:29     94s] ...checkPlace normal is done!
[12/20 15:03:29     94s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2008.0M, EPOCH TIME: 1734687209.781174
[12/20 15:03:29     94s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1734687209.781226
[12/20 15:03:29     94s] *info: Placed = 91            
[12/20 15:03:29     94s] *info: Unplaced = 0           
[12/20 15:03:29     94s] Placement Density:0.76%(2537/332698)
[12/20 15:03:29     94s] Placement Density (including fixed std cells):0.76%(2537/332698)
[12/20 15:03:29     94s] All LLGs are deleted
[12/20 15:03:29     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:91).
[12/20 15:03:29     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:29     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2008.0M, EPOCH TIME: 1734687209.781500
[12/20 15:03:29     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2008.0M, EPOCH TIME: 1734687209.781723
[12/20 15:03:29     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:29     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:29     94s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2008.0M)
[12/20 15:03:29     94s] OPERPROF: Finished checkPlace at level 1, CPU:0.007, REAL:0.007, MEM:2008.0M, EPOCH TIME: 1734687209.782693
[12/20 15:03:29     94s] Turning off fast DC mode.
[12/20 15:03:29     94s] 
[12/20 15:03:29     94s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/20 15:03:29     94s] *** Changed status on (0) nets in Clock.
[12/20 15:03:29     94s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1998.5M) ***
[12/20 15:03:29     94s] 
[12/20 15:03:29     94s] globalDetailRoute
[12/20 15:03:29     94s] 
[12/20 15:03:29     94s] #Start globalDetailRoute on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### Time Record (globalDetailRoute) is installed.
[12/20 15:03:29     94s] ### Time Record (Pre Callback) is installed.
[12/20 15:03:29     94s] ### Time Record (Pre Callback) is uninstalled.
[12/20 15:03:29     94s] ### Time Record (DB Import) is installed.
[12/20 15:03:29     94s] ### Time Record (Timing Data Generation) is installed.
[12/20 15:03:29     94s] ### Time Record (Timing Data Generation) is uninstalled.
[12/20 15:03:29     94s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/20 15:03:29     94s] ### Net info: total nets: 118
[12/20 15:03:29     94s] ### Net info: dirty nets: 9
[12/20 15:03:29     94s] ### Net info: marked as disconnected nets: 0
[12/20 15:03:29     94s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/20 15:03:29     94s] #num needed restored net=0
[12/20 15:03:29     94s] #need_extraction net=0 (total=118)
[12/20 15:03:29     94s] ### Net info: fully routed nets: 0
[12/20 15:03:29     94s] ### Net info: trivial (< 2 pins) nets: 8
[12/20 15:03:29     94s] ### Net info: unrouted nets: 110
[12/20 15:03:29     94s] ### Net info: re-extraction nets: 0
[12/20 15:03:29     94s] ### Net info: ignored nets: 0
[12/20 15:03:29     94s] ### Net info: skip routing nets: 0
[12/20 15:03:29     94s] ### import design signature (32): route=1922808596 fixed_route=1922808596 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1218651310 dirty_area=0 del_dirty_area=0 cell=706786173 placement=1924108827 pin_access=1124839574 inst_pattern=1
[12/20 15:03:29     94s] ### Time Record (DB Import) is uninstalled.
[12/20 15:03:29     94s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[12/20 15:03:29     94s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed50a46dc46e93265724ae8026e03a6534ed2a75a9
[12/20 15:03:29     94s] #       94a407de9e2071192a0dcbd59f6ce79757ebf7c73d30c21d8a6d40e40784a73d11d7485b
[12/20 15:03:29     94s] #       e2bcba273ca4d2db03bb5dad9f5f5ea954809c43d1bb683beb373005eb21d8187bd7ddfd
[12/20 15:03:29     94s] #       20ada03543b0501cc771d840f3e9ccb9ff80c6b6661ae22f5e090d998e69245db69c4348
[12/20 15:03:29     94s] #       0aa29ffe3916b12aafe2825fc385d420f84ef2ef07453b8c26ceaf2db4ccff4dd6228f6a
[12/20 15:03:29     94s] #       25013349d61a819dfaeec4a008d1a7cabc538a8085685c637c93ac75d3f92f590273a3b3
[12/20 15:03:29     94s] #       4b8ad2715dc4376ba4842a735ba804b0e5dd93c9279a905e42375f11e3f2a5
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### Time Record (Data Preparation) is installed.
[12/20 15:03:29     94s] #RTESIG:78da95d2c14ec3300c0660ce3c8595ed50a46dc46e93265724ae8026e03a059a7695ba54
[12/20 15:03:29     94s] #       4ad2036f4f405c864ac372f527ffb1e5d5faf57e0f8c7087621b10f901e1614fc435d296
[12/20 15:03:29     94s] #       38af6e090fa9f472c7ae57ebc7a7672a1520e750f42edacefa0d4cc17a0836c6de75373f
[12/20 15:03:29     94s] #       482b68cd102c146fe3386ca0f970e6d4bf43635b330df117af84864cc71449e72de71092
[12/20 15:03:29     94s] #       82e8a77fc62256e5455cf04bb8901a04df49fef5a06887d1c4f96f0b2df3b3c95ae451ad
[12/20 15:03:29     94s] #       24606693b54660c7be3b322842f4a932ef942260211ad718df246bdd74fa4b96c0dce8ec
[12/20 15:03:29     94s] #       a2d224807d4fb01c4ce90acff63c6ba4842a7384a852602e4be5579f905e42579f0c62ff
[12/20 15:03:29     94s] #       5a
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:03:29     94s] ### Time Record (Global Routing) is installed.
[12/20 15:03:29     94s] ### Time Record (Global Routing) is uninstalled.
[12/20 15:03:29     94s] #Total number of trivial nets (e.g. < 2 pins) = 8 (skipped).
[12/20 15:03:29     94s] #Total number of routable nets = 110.
[12/20 15:03:29     94s] #Total number of nets in the design = 118.
[12/20 15:03:29     94s] #110 routable nets do not have any wires.
[12/20 15:03:29     94s] #110 nets will be global routed.
[12/20 15:03:29     94s] ### Time Record (Data Preparation) is installed.
[12/20 15:03:29     94s] #Start routing data preparation on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Minimum voltage of a net in the design = 0.000.
[12/20 15:03:29     94s] #Maximum voltage of a net in the design = 1.980.
[12/20 15:03:29     94s] #Voltage range [0.000 - 1.980] has 114 nets.
[12/20 15:03:29     94s] #Voltage range [1.620 - 1.980] has 2 nets.
[12/20 15:03:29     94s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/20 15:03:29     94s] #Build and mark too close pins for the same net.
[12/20 15:03:29     94s] ### Time Record (Cell Pin Access) is installed.
[12/20 15:03:29     94s] #Rebuild pin access data for design.
[12/20 15:03:29     94s] #Initial pin access analysis.
[12/20 15:03:29     94s] #Detail pin access analysis.
[12/20 15:03:29     94s] ### Time Record (Cell Pin Access) is uninstalled.
[12/20 15:03:29     94s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[12/20 15:03:29     94s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/20 15:03:29     94s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/20 15:03:29     94s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1796.10 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #Regenerating Ggrids automatically.
[12/20 15:03:29     94s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[12/20 15:03:29     94s] #Using automatically generated G-grids.
[12/20 15:03:29     94s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/20 15:03:29     94s] #Done routing data preparation.
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1797.90 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Finished routing data preparation on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Cpu time = 00:00:00
[12/20 15:03:29     94s] #Elapsed time = 00:00:00
[12/20 15:03:29     94s] #Increased memory = 6.32 (MB)
[12/20 15:03:29     94s] #Total memory = 1797.90 (MB)
[12/20 15:03:29     94s] #Peak memory = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:03:29     94s] ### Time Record (Global Routing) is installed.
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Start global routing on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Start global routing initialization on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Number of eco nets is 0
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Start global routing data preparation on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### build_merged_routing_blockage_rect_list starts on Fri Dec 20 15:03:29 2024 with memory = 1797.90 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] #Start routing resource analysis on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### init_is_bin_blocked starts on Fri Dec 20 15:03:29 2024 with memory = 1797.90 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### adjust_flow_cap starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### set_via_blocked starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### copy_flow starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] #Routing resource analysis is done on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### report_flow_cap starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #  Resource Analysis:
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/20 15:03:29     94s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/20 15:03:29     94s] #  --------------------------------------------------------------
[12/20 15:03:29     94s] #  M1             H         430        1564       17689    69.13%
[12/20 15:03:29     94s] #  M2             V         529        1465       17689    68.88%
[12/20 15:03:29     94s] #  M3             H         499        1495       17689    68.35%
[12/20 15:03:29     94s] #  TOP_M          V         246         750       17689    69.45%
[12/20 15:03:29     94s] #  --------------------------------------------------------------
[12/20 15:03:29     94s] #  Total                   1704      75.54%       70756    68.95%
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### analyze_m2_tracks starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### report_initial_resource starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### mark_pg_pins_accessibility starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### set_net_region starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Global routing data preparation is done on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### prepare_level starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### init level 1 starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### Level 1 hgrid = 133 X 133
[12/20 15:03:29     94s] ### prepare_level_flow starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Global routing initialization is done on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #start global routing iteration 1...
[12/20 15:03:29     94s] ### init_flow_edge starts on Fri Dec 20 15:03:29 2024 with memory = 1799.19 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### routing at level 1 (topmost level) iter 0
[12/20 15:03:29     94s] ### measure_qor starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### measure_congestion starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #start global routing iteration 2...
[12/20 15:03:29     94s] ### routing at level 1 (topmost level) iter 1
[12/20 15:03:29     94s] ### measure_qor starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### measure_congestion starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #start global routing iteration 3...
[12/20 15:03:29     94s] ### routing at level 1 (topmost level) iter 2
[12/20 15:03:29     94s] ### measure_qor starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### measure_congestion starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### route_end starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Total number of trivial nets (e.g. < 2 pins) = 8 (skipped).
[12/20 15:03:29     94s] #Total number of routable nets = 110.
[12/20 15:03:29     94s] #Total number of nets in the design = 118.
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #110 routable nets have routed wires.
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Routed nets constraints summary:
[12/20 15:03:29     94s] #-----------------------------
[12/20 15:03:29     94s] #        Rules   Unconstrained  
[12/20 15:03:29     94s] #-----------------------------
[12/20 15:03:29     94s] #      Default             110  
[12/20 15:03:29     94s] #-----------------------------
[12/20 15:03:29     94s] #        Total             110  
[12/20 15:03:29     94s] #-----------------------------
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Routing constraints summary of the whole design:
[12/20 15:03:29     94s] #-----------------------------
[12/20 15:03:29     94s] #        Rules   Unconstrained  
[12/20 15:03:29     94s] #-----------------------------
[12/20 15:03:29     94s] #      Default             110  
[12/20 15:03:29     94s] #-----------------------------
[12/20 15:03:29     94s] #        Total             110  
[12/20 15:03:29     94s] #-----------------------------
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### adjust_flow_per_partial_route_obs starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### cal_base_flow starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### init_flow_edge starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### cal_flow starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### report_overcon starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #                 OverCon          
[12/20 15:03:29     94s] #                  #Gcell    %Gcell
[12/20 15:03:29     94s] #     Layer           (1)   OverCon  Flow/Cap
[12/20 15:03:29     94s] #  ----------------------------------------------
[12/20 15:03:29     94s] #  M1            0(0.00%)   (0.00%)     0.29  
[12/20 15:03:29     94s] #  M2            0(0.00%)   (0.00%)     0.14  
[12/20 15:03:29     94s] #  M3            0(0.00%)   (0.00%)     0.17  
[12/20 15:03:29     94s] #  TOP_M         0(0.00%)   (0.00%)     0.15  
[12/20 15:03:29     94s] #  ----------------------------------------------
[12/20 15:03:29     94s] #     Total      0(0.00%)   (0.00%)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/20 15:03:29     94s] #  Overflow after GR: 0.00% H + 0.00% V
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### cal_base_flow starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### init_flow_edge starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### cal_flow starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### generate_cong_map_content starts on Fri Dec 20 15:03:29 2024 with memory = 1799.45 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### Sync with Inovus CongMap starts on Fri Dec 20 15:03:29 2024 with memory = 1799.70 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #Hotspot report including placement blocked areas
[12/20 15:03:29     94s] OPERPROF: Starting HotSpotCal at level 1, MEM:1996.2M, EPOCH TIME: 1734687209.949451
[12/20 15:03:29     94s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:03:29     94s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[12/20 15:03:29     94s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:03:29     94s] [hotspot] |       M1(H)    |              0.00 |              0.00 |   (none)                            |
[12/20 15:03:29     94s] [hotspot] |       M2(V)    |              0.00 |              0.00 |   (none)                            |
[12/20 15:03:29     94s] [hotspot] |       M3(H)    |              0.00 |              0.00 |   (none)                            |
[12/20 15:03:29     94s] [hotspot] |    TOP_M(V)    |              0.00 |              0.00 |   (none)                            |
[12/20 15:03:29     94s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:03:29     94s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[12/20 15:03:29     94s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:03:29     94s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[12/20 15:03:29     94s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[12/20 15:03:29     94s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:03:29     94s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:03:29     94s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:03:29     94s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:1996.2M, EPOCH TIME: 1734687209.953500
[12/20 15:03:29     94s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### update starts on Fri Dec 20 15:03:29 2024 with memory = 1799.70 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #Complete Global Routing.
[12/20 15:03:29     94s] #Total wire length = 15481 um.
[12/20 15:03:29     94s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:29     94s] #Total wire length on LAYER M1 = 1294 um.
[12/20 15:03:29     94s] #Total wire length on LAYER M2 = 8568 um.
[12/20 15:03:29     94s] #Total wire length on LAYER M3 = 5620 um.
[12/20 15:03:29     94s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 15:03:29     94s] #Total number of vias = 567
[12/20 15:03:29     94s] #Up-Via Summary (total 567):
[12/20 15:03:29     94s] #           
[12/20 15:03:29     94s] #-----------------------
[12/20 15:03:29     94s] # M1                353
[12/20 15:03:29     94s] # M2                201
[12/20 15:03:29     94s] # M3                 13
[12/20 15:03:29     94s] #-----------------------
[12/20 15:03:29     94s] #                   567 
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### report_overcon starts on Fri Dec 20 15:03:29 2024 with memory = 1800.22 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### report_overcon starts on Fri Dec 20 15:03:29 2024 with memory = 1800.22 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #Max overcon = 0 track.
[12/20 15:03:29     94s] #Total overcon = 0.00%.
[12/20 15:03:29     94s] #Worst layer Gcell overcon rate = 0.00%.
[12/20 15:03:29     94s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### global_route design signature (35): route=143669115 net_attr=891413559
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Global routing statistics:
[12/20 15:03:29     94s] #Cpu time = 00:00:00
[12/20 15:03:29     94s] #Elapsed time = 00:00:00
[12/20 15:03:29     94s] #Increased memory = 1.97 (MB)
[12/20 15:03:29     94s] #Total memory = 1799.87 (MB)
[12/20 15:03:29     94s] #Peak memory = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Finished global routing on Fri Dec 20 15:03:29 2024
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### Time Record (Global Routing) is uninstalled.
[12/20 15:03:29     94s] ### Time Record (Data Preparation) is installed.
[12/20 15:03:29     94s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:03:29     94s] ### track-assign external-init starts on Fri Dec 20 15:03:29 2024 with memory = 1798.59 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### Time Record (Track Assignment) is installed.
[12/20 15:03:29     94s] ### Time Record (Track Assignment) is uninstalled.
[12/20 15:03:29     94s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.59 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### track-assign engine-init starts on Fri Dec 20 15:03:29 2024 with memory = 1798.59 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] ### Time Record (Track Assignment) is installed.
[12/20 15:03:29     94s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### track-assign core-engine starts on Fri Dec 20 15:03:29 2024 with memory = 1798.59 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #Start Track Assignment.
[12/20 15:03:29     94s] #Done with 165 horizontal wires in 5 hboxes and 198 vertical wires in 5 hboxes.
[12/20 15:03:29     94s] #Done with 21 horizontal wires in 5 hboxes and 16 vertical wires in 5 hboxes.
[12/20 15:03:29     94s] #Done with 5 horizontal wires in 5 hboxes and 5 vertical wires in 5 hboxes.
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Track assignment summary:
[12/20 15:03:29     94s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/20 15:03:29     94s] #------------------------------------------------------------------------
[12/20 15:03:29     94s] # M1          1309.50 	  0.00%  	  0.00% 	  0.00%
[12/20 15:03:29     94s] # M2          8563.80 	  0.04%  	  0.00% 	  0.04%
[12/20 15:03:29     94s] # M3          5605.88 	  0.06%  	  0.00% 	  0.05%
[12/20 15:03:29     94s] # TOP_M          0.00 	  0.00%  	  0.00% 	  0.00%
[12/20 15:03:29     94s] #------------------------------------------------------------------------
[12/20 15:03:29     94s] # All       15479.18  	  0.05% 	  0.00% 	  0.00%
[12/20 15:03:29     94s] #Complete Track Assignment.
[12/20 15:03:29     94s] #Total wire length = 15426 um.
[12/20 15:03:29     94s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:29     94s] #Total wire length on LAYER M1 = 1305 um.
[12/20 15:03:29     94s] #Total wire length on LAYER M2 = 8533 um.
[12/20 15:03:29     94s] #Total wire length on LAYER M3 = 5587 um.
[12/20 15:03:29     94s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 15:03:29     94s] #Total number of vias = 567
[12/20 15:03:29     94s] #Up-Via Summary (total 567):
[12/20 15:03:29     94s] #           
[12/20 15:03:29     94s] #-----------------------
[12/20 15:03:29     94s] # M1                353
[12/20 15:03:29     94s] # M2                201
[12/20 15:03:29     94s] # M3                 13
[12/20 15:03:29     94s] #-----------------------
[12/20 15:03:29     94s] #                   567 
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] ### track_assign design signature (38): route=167212030
[12/20 15:03:29     94s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:29     94s] ### Time Record (Track Assignment) is uninstalled.
[12/20 15:03:29     94s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.79 (MB), peak = 1881.02 (MB)
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/20 15:03:29     94s] #Cpu time = 00:00:00
[12/20 15:03:29     94s] #Elapsed time = 00:00:00
[12/20 15:03:29     94s] #Increased memory = 7.21 (MB)
[12/20 15:03:29     94s] #Total memory = 1798.79 (MB)
[12/20 15:03:29     94s] #Peak memory = 1881.02 (MB)
[12/20 15:03:29     94s] ### Time Record (Detail Routing) is installed.
[12/20 15:03:29     94s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:03:29     94s] #
[12/20 15:03:29     94s] #Start Detail Routing..
[12/20 15:03:29     94s] #start initial detail routing ...
[12/20 15:03:29     94s] ### Design has 0 dirty nets
[12/20 15:03:30     95s] ### Routing stats: routing = 16.02% drc-check-only = 13.08%
[12/20 15:03:30     95s] #   number of violations = 0
[12/20 15:03:30     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1800.75 (MB), peak = 1881.02 (MB)
[12/20 15:03:30     95s] #Complete Detail Routing.
[12/20 15:03:30     95s] #Total wire length = 15697 um.
[12/20 15:03:30     95s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M1 = 1637 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M2 = 8674 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M3 = 5386 um.
[12/20 15:03:30     95s] #Total wire length on LAYER TOP_M = 0 um.
[12/20 15:03:30     95s] #Total number of vias = 556
[12/20 15:03:30     95s] #Up-Via Summary (total 556):
[12/20 15:03:30     95s] #           
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] # M1                384
[12/20 15:03:30     95s] # M2                172
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] #                   556 
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Total number of DRC violations = 0
[12/20 15:03:30     95s] ### Time Record (Detail Routing) is uninstalled.
[12/20 15:03:30     95s] #Cpu time = 00:00:01
[12/20 15:03:30     95s] #Elapsed time = 00:00:01
[12/20 15:03:30     95s] #Increased memory = 1.97 (MB)
[12/20 15:03:30     95s] #Total memory = 1800.75 (MB)
[12/20 15:03:30     95s] #Peak memory = 1881.02 (MB)
[12/20 15:03:30     95s] ### Time Record (Antenna Fixing) is installed.
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #start routing for process antenna violation fix ...
[12/20 15:03:30     95s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:03:30     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.37 (MB), peak = 1881.02 (MB)
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Total wire length = 15699 um.
[12/20 15:03:30     95s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M1 = 1637 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M2 = 8593 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M3 = 5388 um.
[12/20 15:03:30     95s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:30     95s] #Total number of vias = 580
[12/20 15:03:30     95s] #Up-Via Summary (total 580):
[12/20 15:03:30     95s] #           
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] # M1                384
[12/20 15:03:30     95s] # M2                186
[12/20 15:03:30     95s] # M3                 10
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] #                   580 
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Total number of DRC violations = 0
[12/20 15:03:30     95s] #Total number of process antenna violations = 0
[12/20 15:03:30     95s] #Total number of net violated process antenna rule = 0
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Total wire length = 15699 um.
[12/20 15:03:30     95s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M1 = 1637 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M2 = 8593 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M3 = 5388 um.
[12/20 15:03:30     95s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:30     95s] #Total number of vias = 580
[12/20 15:03:30     95s] #Up-Via Summary (total 580):
[12/20 15:03:30     95s] #           
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] # M1                384
[12/20 15:03:30     95s] # M2                186
[12/20 15:03:30     95s] # M3                 10
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] #                   580 
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Total number of DRC violations = 0
[12/20 15:03:30     95s] #Total number of process antenna violations = 0
[12/20 15:03:30     95s] #Total number of net violated process antenna rule = 0
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] ### Time Record (Antenna Fixing) is uninstalled.
[12/20 15:03:30     95s] ### Time Record (Post Route Wire Spreading) is installed.
[12/20 15:03:30     95s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Start Post Route wire spreading..
[12/20 15:03:30     95s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Start DRC checking..
[12/20 15:03:30     95s] #   number of violations = 0
[12/20 15:03:30     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1800.10 (MB), peak = 1881.02 (MB)
[12/20 15:03:30     95s] #CELL_VIEW elevator,init has no DRC violation.
[12/20 15:03:30     95s] #Total number of DRC violations = 0
[12/20 15:03:30     95s] #Total number of process antenna violations = 0
[12/20 15:03:30     95s] #Total number of net violated process antenna rule = 0
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Start data preparation for wire spreading...
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Data preparation is done on Fri Dec 20 15:03:30 2024
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] ### track-assign engine-init starts on Fri Dec 20 15:03:30 2024 with memory = 1800.10 (MB), peak = 1881.02 (MB)
[12/20 15:03:30     95s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.8 GB
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Start Post Route Wire Spread.
[12/20 15:03:30     95s] #Done with 31 horizontal wires in 9 hboxes and 64 vertical wires in 9 hboxes.
[12/20 15:03:30     95s] #Complete Post Route Wire Spread.
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Total wire length = 15806 um.
[12/20 15:03:30     95s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M1 = 1646 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M2 = 8644 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M3 = 5434 um.
[12/20 15:03:30     95s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:30     95s] #Total number of vias = 580
[12/20 15:03:30     95s] #Up-Via Summary (total 580):
[12/20 15:03:30     95s] #           
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] # M1                384
[12/20 15:03:30     95s] # M2                186
[12/20 15:03:30     95s] # M3                 10
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] #                   580 
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #Start DRC checking..
[12/20 15:03:30     95s] #   number of violations = 0
[12/20 15:03:30     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.95 (MB), peak = 1881.02 (MB)
[12/20 15:03:30     95s] #CELL_VIEW elevator,init has no DRC violation.
[12/20 15:03:30     95s] #Total number of DRC violations = 0
[12/20 15:03:30     95s] #Total number of process antenna violations = 0
[12/20 15:03:30     95s] #Total number of net violated process antenna rule = 0
[12/20 15:03:30     95s] #   number of violations = 0
[12/20 15:03:30     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.95 (MB), peak = 1881.02 (MB)
[12/20 15:03:30     95s] #CELL_VIEW elevator,init has no DRC violation.
[12/20 15:03:30     95s] #Total number of DRC violations = 0
[12/20 15:03:30     95s] #Total number of process antenna violations = 0
[12/20 15:03:30     95s] #Total number of net violated process antenna rule = 0
[12/20 15:03:30     95s] #Post Route wire spread is done.
[12/20 15:03:30     95s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/20 15:03:30     95s] #Total wire length = 15806 um.
[12/20 15:03:30     95s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M1 = 1646 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M2 = 8644 um.
[12/20 15:03:30     95s] #Total wire length on LAYER M3 = 5434 um.
[12/20 15:03:30     95s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:30     95s] #Total number of vias = 580
[12/20 15:03:30     95s] #Up-Via Summary (total 580):
[12/20 15:03:30     95s] #           
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] # M1                384
[12/20 15:03:30     95s] # M2                186
[12/20 15:03:30     95s] # M3                 10
[12/20 15:03:30     95s] #-----------------------
[12/20 15:03:30     95s] #                   580 
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #detailRoute Statistics:
[12/20 15:03:30     95s] #Cpu time = 00:00:01
[12/20 15:03:30     95s] #Elapsed time = 00:00:01
[12/20 15:03:30     95s] #Increased memory = 1.16 (MB)
[12/20 15:03:30     95s] #Total memory = 1799.95 (MB)
[12/20 15:03:30     95s] #Peak memory = 1881.02 (MB)
[12/20 15:03:30     95s] ### global_detail_route design signature (59): route=1080216660 flt_obj=0 vio=1905142130 shield_wire=1
[12/20 15:03:30     95s] ### Time Record (DB Export) is installed.
[12/20 15:03:30     95s] ### export design design signature (60): route=1080216660 fixed_route=1922808596 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1987584973 dirty_area=0 del_dirty_area=0 cell=706786173 placement=1924108827 pin_access=1078910677 inst_pattern=1
[12/20 15:03:30     95s] #	no debugging net set
[12/20 15:03:30     95s] ### Time Record (DB Export) is uninstalled.
[12/20 15:03:30     95s] ### Time Record (Post Callback) is installed.
[12/20 15:03:30     95s] ### Time Record (Post Callback) is uninstalled.
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] #globalDetailRoute statistics:
[12/20 15:03:30     95s] #Cpu time = 00:00:01
[12/20 15:03:30     95s] #Elapsed time = 00:00:01
[12/20 15:03:30     95s] #Increased memory = -18.82 (MB)
[12/20 15:03:30     95s] #Total memory = 1795.83 (MB)
[12/20 15:03:30     95s] #Peak memory = 1881.02 (MB)
[12/20 15:03:30     95s] #Number of warnings = 1
[12/20 15:03:30     95s] #Total number of warnings = 6
[12/20 15:03:30     95s] #Number of fails = 0
[12/20 15:03:30     95s] #Total number of fails = 0
[12/20 15:03:30     95s] #Complete globalDetailRoute on Fri Dec 20 15:03:30 2024
[12/20 15:03:30     95s] #
[12/20 15:03:30     95s] ### import design signature (61): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1078910677 inst_pattern=1
[12/20 15:03:30     95s] ### Time Record (globalDetailRoute) is uninstalled.
[12/20 15:03:30     95s] #Default setup view is reset to my_analysis_view_setup.
[12/20 15:03:30     95s] #Default setup view is reset to my_analysis_view_setup.
[12/20 15:03:30     95s] AAE_INFO: Post Route call back at the end of routeDesign
[12/20 15:03:30     95s] #routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1787.16 (MB), peak = 1881.02 (MB)
[12/20 15:03:30     95s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 15:03:30     95s] 
[12/20 15:03:30     95s] ### Time Record (routeDesign) is uninstalled.
[12/20 15:03:30     95s] ### 
[12/20 15:03:30     95s] ###   Scalability Statistics
[12/20 15:03:30     95s] ### 
[12/20 15:03:30     95s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:03:30     95s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/20 15:03:30     95s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:03:30     95s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[12/20 15:03:30     95s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:30     95s] ###   Entire Command                |        00:00:01|        00:00:01|             1.0|
[12/20 15:03:30     95s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:03:30     95s] ### 
[12/20 15:03:43     96s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/20 15:03:43     96s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/20 15:03:45     96s] <CMD> optDesign -postRoute
[12/20 15:03:45     96s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1788.7M, totSessionCpu=0:01:36 **
[12/20 15:03:45     96s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:36.2/0:38:57.1 (0.0), mem = 1961.1M
[12/20 15:03:45     96s] Info: 1 threads available for lower-level modules during optimization.
[12/20 15:03:45     96s] GigaOpt running with 1 threads.
[12/20 15:03:45     96s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:36.2/0:38:57.1 (0.0), mem = 1961.1M
[12/20 15:03:45     96s] **INFO: User settings:
[12/20 15:03:45     96s] setNanoRouteMode -drouteEndIteration                            100
[12/20 15:03:45     96s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/20 15:03:45     96s] setNanoRouteMode -grouteExpTdStdDelay                           50.6
[12/20 15:03:45     96s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/20 15:03:45     96s] setNanoRouteMode -routeBottomRoutingLayer                       1
[12/20 15:03:45     96s] setNanoRouteMode -routeTopRoutingLayer                          4
[12/20 15:03:45     96s] setNanoRouteMode -routeWithSiDriven                             false
[12/20 15:03:45     96s] setNanoRouteMode -routeWithTimingDriven                         false
[12/20 15:03:45     96s] setExtractRCMode -engine                                        preRoute
[12/20 15:03:45     96s] setDelayCalMode -enable_high_fanout                             true
[12/20 15:03:45     96s] setDelayCalMode -engine                                         aae
[12/20 15:03:45     96s] setDelayCalMode -ignoreNetLoad                                  false
[12/20 15:03:45     96s] setDelayCalMode -socv_accuracy_mode                             low
[12/20 15:03:45     96s] setOptMode -activeHoldViews                                     { my_analysis_view_hold }
[12/20 15:03:45     96s] setOptMode -activeSetupViews                                    { my_analysis_view_setup }
[12/20 15:03:45     96s] setOptMode -autoSetupViews                                      { my_analysis_view_setup}
[12/20 15:03:45     96s] setOptMode -autoTDGRSetupViews                                  { my_analysis_view_setup}
[12/20 15:03:45     96s] setOptMode -drcMargin                                           0
[12/20 15:03:45     96s] setOptMode -fixCap                                              true
[12/20 15:03:45     96s] setOptMode -fixDrc                                              true
[12/20 15:03:45     96s] setOptMode -fixFanoutLoad                                       false
[12/20 15:03:45     96s] setOptMode -fixTran                                             true
[12/20 15:03:45     96s] setOptMode -optimizeFF                                          true
[12/20 15:03:45     96s] setOptMode -setupTargetSlack                                    0
[12/20 15:03:45     96s] setSIMode -separate_delta_delay_on_data                         true
[12/20 15:03:45     96s] setPlaceMode -place_design_floorplan_mode                       false
[12/20 15:03:45     96s] setAnalysisMode -analysisType                                   onChipVariation
[12/20 15:03:45     96s] setAnalysisMode -checkType                                      setup
[12/20 15:03:45     96s] setAnalysisMode -clkSrcPath                                     true
[12/20 15:03:45     96s] setAnalysisMode -clockPropagation                               forcedIdeal
[12/20 15:03:45     96s] setAnalysisMode -cppr                                           both
[12/20 15:03:45     96s] setAnalysisMode -usefulSkew                                     true
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 15:03:45     96s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:03:45     96s] Summary for sequential cells identification: 
[12/20 15:03:45     96s]   Identified SBFF number: 114
[12/20 15:03:45     96s]   Identified MBFF number: 0
[12/20 15:03:45     96s]   Identified SB Latch number: 0
[12/20 15:03:45     96s]   Identified MB Latch number: 0
[12/20 15:03:45     96s]   Not identified SBFF number: 6
[12/20 15:03:45     96s]   Not identified MBFF number: 0
[12/20 15:03:45     96s]   Not identified SB Latch number: 0
[12/20 15:03:45     96s]   Not identified MB Latch number: 0
[12/20 15:03:45     96s]   Number of sequential cells which are not FFs: 83
[12/20 15:03:45     96s]  Visiting view : my_analysis_view_setup
[12/20 15:03:45     96s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:03:45     96s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:03:45     96s]  Visiting view : my_analysis_view_hold
[12/20 15:03:45     96s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:03:45     96s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:03:45     96s] TLC MultiMap info (StdDelay):
[12/20 15:03:45     96s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/20 15:03:45     96s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/20 15:03:45     96s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/20 15:03:45     96s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/20 15:03:45     96s]  Setting StdDelay to: 50.6ps
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:03:45     96s] Need call spDPlaceInit before registerPrioInstLoc.
[12/20 15:03:45     96s] Switching SI Aware to true by default in postroute mode   
[12/20 15:03:45     96s] AAE_INFO: switching -siAware from false to true ...
[12/20 15:03:45     96s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/20 15:03:45     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:1969.1M, EPOCH TIME: 1734687225.291187
[12/20 15:03:45     96s] Processing tracks to init pin-track alignment.
[12/20 15:03:45     96s] z: 2, totalTracks: 1
[12/20 15:03:45     96s] z: 4, totalTracks: 1
[12/20 15:03:45     96s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:03:45     96s] All LLGs are deleted
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1969.1M, EPOCH TIME: 1734687225.293688
[12/20 15:03:45     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1969.1M, EPOCH TIME: 1734687225.293934
[12/20 15:03:45     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1969.1M, EPOCH TIME: 1734687225.293987
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1969.1M, EPOCH TIME: 1734687225.294090
[12/20 15:03:45     96s] Max number of tech site patterns supported in site array is 256.
[12/20 15:03:45     96s] Core basic site is CoreSite
[12/20 15:03:45     96s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1969.1M, EPOCH TIME: 1734687225.300749
[12/20 15:03:45     96s] After signature check, allow fast init is false, keep pre-filter is true.
[12/20 15:03:45     96s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/20 15:03:45     96s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:1969.1M, EPOCH TIME: 1734687225.301264
[12/20 15:03:45     96s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:03:45     96s] SiteArray: use 659,456 bytes
[12/20 15:03:45     96s] SiteArray: current memory after site array memory allocation 1969.1M
[12/20 15:03:45     96s] SiteArray: FP blocked sites are writable
[12/20 15:03:45     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:03:45     96s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1969.1M, EPOCH TIME: 1734687225.302309
[12/20 15:03:45     96s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.003, REAL:0.003, MEM:1969.1M, EPOCH TIME: 1734687225.305244
[12/20 15:03:45     96s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:03:45     96s] Atter site array init, number of instance map data is 0.
[12/20 15:03:45     96s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.012, REAL:0.013, MEM:1969.1M, EPOCH TIME: 1734687225.306594
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:45     96s] OPERPROF:     Starting CMU at level 3, MEM:1969.1M, EPOCH TIME: 1734687225.306875
[12/20 15:03:45     96s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1969.1M, EPOCH TIME: 1734687225.307253
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:03:45     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:1969.1M, EPOCH TIME: 1734687225.307358
[12/20 15:03:45     96s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1969.1M, EPOCH TIME: 1734687225.307371
[12/20 15:03:45     96s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1969.1M, EPOCH TIME: 1734687225.307386
[12/20 15:03:45     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1969.1MB).
[12/20 15:03:45     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:1969.1M, EPOCH TIME: 1734687225.307823
[12/20 15:03:45     96s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1969.1M, EPOCH TIME: 1734687225.307889
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:1967.1M, EPOCH TIME: 1734687225.309526
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] Trim Metal Layers:
[12/20 15:03:45     96s] Saved RC grid cleaned up.
[12/20 15:03:45     96s] LayerId::1 widthSet size::1
[12/20 15:03:45     96s] LayerId::2 widthSet size::1
[12/20 15:03:45     96s] LayerId::3 widthSet size::1
[12/20 15:03:45     96s] LayerId::4 widthSet size::1
[12/20 15:03:45     96s] Updating RC grid for preRoute extraction ...
[12/20 15:03:45     96s] eee: pegSigSF::1.070000
[12/20 15:03:45     96s] Initializing multi-corner resistance tables ...
[12/20 15:03:45     96s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:03:45     96s] eee: l::2 avDens::0.033317 usedTrk::197.754643 availTrk::5935.573500 sigTrk::197.754643
[12/20 15:03:45     96s] eee: l::3 avDens::0.017249 usedTrk::158.302767 availTrk::9177.300578 sigTrk::158.302767
[12/20 15:03:45     96s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:03:45     96s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348554 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] Creating Lib Analyzer ...
[12/20 15:03:45     96s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/20 15:03:45     96s] Type 'man IMPOPT-7077' for more detail.
[12/20 15:03:45     96s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:03:45     96s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:03:45     96s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=1989.1M
[12/20 15:03:45     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=1989.1M
[12/20 15:03:45     96s] Creating Lib Analyzer, finished. 
[12/20 15:03:45     96s] Effort level <high> specified for reg2reg path_group
[12/20 15:03:45     96s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[12/20 15:03:45     96s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1812.7M, totSessionCpu=0:01:37 **
[12/20 15:03:45     96s] Existing Dirty Nets : 0
[12/20 15:03:45     96s] New Signature Flow (optDesignCheckOptions) ....
[12/20 15:03:45     96s] #Taking db snapshot
[12/20 15:03:45     96s] #Taking db snapshot ... done
[12/20 15:03:45     96s] OPERPROF: Starting checkPlace at level 1, MEM:1991.1M, EPOCH TIME: 1734687225.900242
[12/20 15:03:45     96s] Processing tracks to init pin-track alignment.
[12/20 15:03:45     96s] z: 2, totalTracks: 1
[12/20 15:03:45     96s] z: 4, totalTracks: 1
[12/20 15:03:45     96s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:03:45     96s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1991.1M, EPOCH TIME: 1734687225.902304
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:45     96s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1991.1M, EPOCH TIME: 1734687225.908605
[12/20 15:03:45     96s] Begin checking placement ... (start mem=1991.1M, init mem=1991.1M)
[12/20 15:03:45     96s] Begin checking exclusive groups violation ...
[12/20 15:03:45     96s] There are 0 groups to check, max #box is 0, total #box is 0
[12/20 15:03:45     96s] Finished checking exclusive groups violations. Found 0 Vio.
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] Running CheckPlace using 1 thread in normal mode...
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] ...checkPlace normal is done!
[12/20 15:03:45     96s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1991.1M, EPOCH TIME: 1734687225.909645
[12/20 15:03:45     96s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1991.1M, EPOCH TIME: 1734687225.909695
[12/20 15:03:45     96s] *info: Placed = 91            
[12/20 15:03:45     96s] *info: Unplaced = 0           
[12/20 15:03:45     96s] Placement Density:0.76%(2537/332698)
[12/20 15:03:45     96s] Placement Density (including fixed std cells):0.76%(2537/332698)
[12/20 15:03:45     96s] All LLGs are deleted
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:91).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1991.1M, EPOCH TIME: 1734687225.910430
[12/20 15:03:45     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1991.1M, EPOCH TIME: 1734687225.910635
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1991.1M)
[12/20 15:03:45     96s] OPERPROF: Finished checkPlace at level 1, CPU:0.011, REAL:0.011, MEM:1991.1M, EPOCH TIME: 1734687225.911528
[12/20 15:03:45     96s]  Initial DC engine is -> aae
[12/20 15:03:45     96s]  
[12/20 15:03:45     96s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/20 15:03:45     96s]  
[12/20 15:03:45     96s]  
[12/20 15:03:45     96s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/20 15:03:45     96s]  
[12/20 15:03:45     96s] Reset EOS DB
[12/20 15:03:45     96s] Ignoring AAE DB Resetting ...
[12/20 15:03:45     96s]  Set Options for AAE Based Opt flow 
[12/20 15:03:45     96s] *** optDesign -postRoute ***
[12/20 15:03:45     96s] DRC Margin: user margin 0.0; extra margin 0
[12/20 15:03:45     96s] Setup Target Slack: user slack 0
[12/20 15:03:45     96s] Hold Target Slack: user slack 0
[12/20 15:03:45     96s] Opt: RC extraction mode changed to 'detail'
[12/20 15:03:45     96s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/20 15:03:45     96s] Type 'man IMPOPT-3195' for more detail.
[12/20 15:03:45     96s] All LLGs are deleted
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1991.1M, EPOCH TIME: 1734687225.960111
[12/20 15:03:45     96s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1991.1M, EPOCH TIME: 1734687225.960387
[12/20 15:03:45     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1991.1M, EPOCH TIME: 1734687225.960443
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1991.1M, EPOCH TIME: 1734687225.960527
[12/20 15:03:45     96s] Max number of tech site patterns supported in site array is 256.
[12/20 15:03:45     96s] Core basic site is CoreSite
[12/20 15:03:45     96s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1991.1M, EPOCH TIME: 1734687225.966940
[12/20 15:03:45     96s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:03:45     96s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:03:45     96s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1991.1M, EPOCH TIME: 1734687225.967403
[12/20 15:03:45     96s] Fast DP-INIT is on for default
[12/20 15:03:45     96s] Atter site array init, number of instance map data is 0.
[12/20 15:03:45     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:1991.1M, EPOCH TIME: 1734687225.968887
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:45     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:1991.1M, EPOCH TIME: 1734687225.969269
[12/20 15:03:45     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:03:45     96s] Deleting Lib Analyzer.
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] TimeStamp Deleting Cell Server End ...
[12/20 15:03:45     96s] Multi-VT timing optimization disabled based on library information.
[12/20 15:03:45     96s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:03:45     96s] Summary for sequential cells identification: 
[12/20 15:03:45     96s]   Identified SBFF number: 114
[12/20 15:03:45     96s]   Identified MBFF number: 0
[12/20 15:03:45     96s]   Identified SB Latch number: 0
[12/20 15:03:45     96s]   Identified MB Latch number: 0
[12/20 15:03:45     96s]   Not identified SBFF number: 6
[12/20 15:03:45     96s]   Not identified MBFF number: 0
[12/20 15:03:45     96s]   Not identified SB Latch number: 0
[12/20 15:03:45     96s]   Not identified MB Latch number: 0
[12/20 15:03:45     96s]   Number of sequential cells which are not FFs: 83
[12/20 15:03:45     96s]  Visiting view : my_analysis_view_setup
[12/20 15:03:45     96s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:03:45     96s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:03:45     96s]  Visiting view : my_analysis_view_hold
[12/20 15:03:45     96s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:03:45     96s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:03:45     96s] TLC MultiMap info (StdDelay):
[12/20 15:03:45     96s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/20 15:03:45     96s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/20 15:03:45     96s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/20 15:03:45     96s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/20 15:03:45     96s]  Setting StdDelay to: 50.6ps
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:03:45     96s] 
[12/20 15:03:45     96s] TimeStamp Deleting Cell Server End ...
[12/20 15:03:46     96s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.0), totSession cpu/real = 0:01:36.9/0:38:57.8 (0.0), mem = 1991.1M
[12/20 15:03:46     96s] 
[12/20 15:03:46     96s] =============================================================================================
[12/20 15:03:46     96s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.15-s110_1
[12/20 15:03:46     96s] =============================================================================================
[12/20 15:03:46     96s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:03:46     96s] ---------------------------------------------------------------------------------------------
[12/20 15:03:46     96s] [ CellServerInit         ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.7
[12/20 15:03:46     96s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  73.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:03:46     96s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:46     96s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:46     96s] [ CheckPlace             ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:03:46     96s] [ MISC                   ]          0:00:00.2  (  23.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:03:46     96s] ---------------------------------------------------------------------------------------------
[12/20 15:03:46     96s]  InitOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.0
[12/20 15:03:46     96s] ---------------------------------------------------------------------------------------------
[12/20 15:03:46     96s] 
[12/20 15:03:46     96s] ** INFO : this run is activating 'postRoute' automaton
[12/20 15:03:46     96s] **INFO: flowCheckPoint #1 InitialSummary
[12/20 15:03:46     96s] Extraction called for design 'elevator' of instances=195 and nets=118 using extraction engine 'postRoute' at effort level 'low' .
[12/20 15:03:46     96s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:03:46     96s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:03:46     96s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[12/20 15:03:46     96s] RC Extraction called in multi-corner(1) mode.
[12/20 15:03:46     96s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:03:46     96s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:03:46     96s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 15:03:46     96s] * Layer Id             : 1 - M1
[12/20 15:03:46     96s]       Thickness        : 0.54
[12/20 15:03:46     96s]       Min Width        : 0.23
[12/20 15:03:46     96s]       Layer Dielectric : 4.1
[12/20 15:03:46     96s] * Layer Id             : 2 - M2
[12/20 15:03:46     96s]       Thickness        : 0.54
[12/20 15:03:46     96s]       Min Width        : 0.28
[12/20 15:03:46     96s]       Layer Dielectric : 4.1
[12/20 15:03:46     96s] * Layer Id             : 3 - M3
[12/20 15:03:46     96s]       Thickness        : 0.54
[12/20 15:03:46     96s]       Min Width        : 0.28
[12/20 15:03:46     96s]       Layer Dielectric : 4.1
[12/20 15:03:46     96s] * Layer Id             : 4 - M4
[12/20 15:03:46     96s]       Thickness        : 0.84
[12/20 15:03:46     96s]       Min Width        : 0.44
[12/20 15:03:46     96s]       Layer Dielectric : 4.1
[12/20 15:03:46     96s] extractDetailRC Option : -outfile /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d  -basic
[12/20 15:03:46     96s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 15:03:46     96s]       RC Corner Indexes            0   
[12/20 15:03:46     96s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:03:46     96s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 15:03:46     96s] Resistance Scaling Factor    : 1.00000 
[12/20 15:03:46     96s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:03:46     96s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:03:46     96s] Shrink Factor                : 1.00000
[12/20 15:03:46     96s] 
[12/20 15:03:46     96s] Trim Metal Layers:
[12/20 15:03:46     96s] LayerId::1 widthSet size::1
[12/20 15:03:46     96s] LayerId::2 widthSet size::1
[12/20 15:03:46     96s] LayerId::3 widthSet size::1
[12/20 15:03:46     96s] LayerId::4 widthSet size::1
[12/20 15:03:46     96s] eee: pegSigSF::1.070000
[12/20 15:03:46     96s] Initializing multi-corner resistance tables ...
[12/20 15:03:46     96s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:03:46     96s] eee: l::2 avDens::0.033317 usedTrk::197.754643 availTrk::5935.573500 sigTrk::197.754643
[12/20 15:03:46     96s] eee: l::3 avDens::0.017249 usedTrk::158.302767 availTrk::9177.300578 sigTrk::158.302767
[12/20 15:03:46     96s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:03:46     96s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348554 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:03:46     96s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1991.1M)
[12/20 15:03:46     96s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d' for storing RC.
[12/20 15:03:46     96s] Extracted 10.1222% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 20.1571% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 30.1047% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 40.1396% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 50.1745% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 60.1222% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 70.1571% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 80.1047% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 90.1396% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2027.1M)
[12/20 15:03:46     96s] Number of Extracted Resistors     : 1811
[12/20 15:03:46     96s] Number of Extracted Ground Cap.   : 1856
[12/20 15:03:46     96s] Number of Extracted Coupling Cap. : 2656
[12/20 15:03:46     96s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d' for reading (mem: 1995.883M)
[12/20 15:03:46     96s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 15:03:46     96s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1995.9M)
[12/20 15:03:46     96s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb_Filter.rcdb.d' for storing RC.
[12/20 15:03:46     96s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d': 110 access done (mem: 1999.883M)
[12/20 15:03:46     96s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1999.883M)
[12/20 15:03:46     96s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d' for reading (mem: 1999.883M)
[12/20 15:03:46     96s] processing rcdb (/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d) for hinst (top) of cell (elevator);
[12/20 15:03:46     97s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d': 0 access done (mem: 1999.883M)
[12/20 15:03:46     97s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1999.883M)
[12/20 15:03:46     97s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1999.883M)
[12/20 15:03:46     97s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d' for reading (mem: 1999.883M)
[12/20 15:03:46     97s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1999.9M)
[12/20 15:03:46     97s] 
[12/20 15:03:46     97s] Trim Metal Layers:
[12/20 15:03:46     97s] LayerId::1 widthSet size::1
[12/20 15:03:46     97s] LayerId::2 widthSet size::1
[12/20 15:03:46     97s] LayerId::3 widthSet size::1
[12/20 15:03:46     97s] LayerId::4 widthSet size::1
[12/20 15:03:46     97s] eee: pegSigSF::1.070000
[12/20 15:03:46     97s] Initializing multi-corner resistance tables ...
[12/20 15:03:46     97s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:03:46     97s] eee: l::2 avDens::0.033317 usedTrk::197.754643 availTrk::5935.573500 sigTrk::197.754643
[12/20 15:03:46     97s] eee: l::3 avDens::0.017249 usedTrk::158.302767 availTrk::9177.300578 sigTrk::158.302767
[12/20 15:03:46     97s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:03:46     97s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348554 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:03:46     97s] AAE DB initialization (MEM=2038.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:03:46     97s] *** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:37.2/0:38:58.3 (0.0), mem = 2038.0M
[12/20 15:03:46     97s] AAE_INFO: switching -siAware from true to false ...
[12/20 15:03:46     97s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/20 15:03:46     97s] Starting delay calculation for Hold views
[12/20 15:03:46     97s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:03:46     97s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/20 15:03:46     97s] AAE DB initialization (MEM=2036.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:03:46     97s] #################################################################################
[12/20 15:03:46     97s] # Design Stage: PostRoute
[12/20 15:03:46     97s] # Design Name: elevator
[12/20 15:03:46     97s] # Design Mode: 90nm
[12/20 15:03:46     97s] # Analysis Mode: MMMC OCV 
[12/20 15:03:46     97s] # Parasitics Mode: SPEF/RCDB 
[12/20 15:03:46     97s] # Signoff Settings: SI Off 
[12/20 15:03:46     97s] #################################################################################
[12/20 15:03:46     97s] Calculate late delays in OCV mode...
[12/20 15:03:46     97s] Calculate early delays in OCV mode...
[12/20 15:03:46     97s] Topological Sorting (REAL = 0:00:00.0, MEM = 2036.0M, InitMEM = 2036.0M)
[12/20 15:03:46     97s] Start delay calculation (fullDC) (1 T). (MEM=2036.04)
[12/20 15:03:46     97s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:03:46     97s] Start AAE Lib Loading. (MEM=2055.77)
[12/20 15:03:46     97s] End AAE Lib Loading. (MEM=2074.84 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:03:46     97s] End AAE Lib Interpolated Model. (MEM=2074.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:46     97s] Total number of fetched objects 201
[12/20 15:03:46     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:46     97s] End delay calculation. (MEM=2108.08 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:03:46     97s] End delay calculation (fullDC). (MEM=2108.08 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:03:46     97s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2108.1M) ***
[12/20 15:03:46     97s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:37 mem=2108.1M)
[12/20 15:03:46     97s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:37 mem=2108.1M ***
[12/20 15:03:46     97s] AAE_INFO: switching -siAware from false to true ...
[12/20 15:03:46     97s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/20 15:03:46     97s] Starting delay calculation for Setup views
[12/20 15:03:46     97s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:03:46     97s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:03:46     97s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:03:46     97s] #################################################################################
[12/20 15:03:46     97s] # Design Stage: PostRoute
[12/20 15:03:46     97s] # Design Name: elevator
[12/20 15:03:46     97s] # Design Mode: 90nm
[12/20 15:03:46     97s] # Analysis Mode: MMMC OCV 
[12/20 15:03:46     97s] # Parasitics Mode: SPEF/RCDB 
[12/20 15:03:46     97s] # Signoff Settings: SI On 
[12/20 15:03:46     97s] #################################################################################
[12/20 15:03:46     97s] AAE_INFO: 1 threads acquired from CTE.
[12/20 15:03:46     97s] Setting infinite Tws ...
[12/20 15:03:46     97s] First Iteration Infinite Tw... 
[12/20 15:03:46     97s] Calculate early delays in OCV mode...
[12/20 15:03:46     97s] Calculate late delays in OCV mode...
[12/20 15:03:46     97s] Topological Sorting (REAL = 0:00:00.0, MEM = 2095.6M, InitMEM = 2095.6M)
[12/20 15:03:46     97s] Start delay calculation (fullDC) (1 T). (MEM=2095.61)
[12/20 15:03:46     97s] *** Calculating scaling factor for my_max_library_set libraries using the default operating condition of each library.
[12/20 15:03:46     97s] End AAE Lib Interpolated Model. (MEM=2107.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:46     97s] Total number of fetched objects 201
[12/20 15:03:46     97s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:03:46     97s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:46     97s] End delay calculation. (MEM=2091.96 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:03:46     97s] End delay calculation (fullDC). (MEM=2091.96 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:03:46     97s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2092.0M) ***
[12/20 15:03:46     97s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2100.0M)
[12/20 15:03:46     97s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:03:46     97s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2100.0M)
[12/20 15:03:46     97s] 
[12/20 15:03:46     97s] Executing IPO callback for view pruning ..
[12/20 15:03:46     97s] Starting SI iteration 2
[12/20 15:03:46     97s] Calculate early delays in OCV mode...
[12/20 15:03:46     97s] Calculate late delays in OCV mode...
[12/20 15:03:46     97s] Start delay calculation (fullDC) (1 T). (MEM=2039.08)
[12/20 15:03:46     97s] End AAE Lib Interpolated Model. (MEM=2039.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:46     97s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:03:46     97s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:03:46     97s] Total number of fetched objects 201
[12/20 15:03:46     97s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:03:46     97s] End delay calculation. (MEM=2083.77 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:03:46     97s] End delay calculation (fullDC). (MEM=2083.77 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:03:46     97s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2083.8M) ***
[12/20 15:03:47     97s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:38 mem=2091.8M)
[12/20 15:03:47     97s] End AAE Lib Interpolated Model. (MEM=2091.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:47     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2091.8M, EPOCH TIME: 1734687227.055717
[12/20 15:03:47     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:47     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2091.8M, EPOCH TIME: 1734687227.063453
[12/20 15:03:47     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.176 | 972.176 | 994.376 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2107.0M, EPOCH TIME: 1734687227.078500
[12/20 15:03:47     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:47     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2107.0M, EPOCH TIME: 1734687227.086590
[12/20 15:03:47     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] Density: 0.763%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:01:37.8/0:38:58.9 (0.0), mem = 2107.0M
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s] =============================================================================================
[12/20 15:03:47     97s]  Step TAT Report : BuildHoldData #1 / optDesign #1                              21.15-s110_1
[12/20 15:03:47     97s] =============================================================================================
[12/20 15:03:47     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:03:47     97s] ---------------------------------------------------------------------------------------------
[12/20 15:03:47     97s] [ ViewPruning            ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     97s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:03:47     97s] [ DrvReport              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     97s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     97s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     97s] [ TimingUpdate           ]      3   0:00:00.3  (  47.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/20 15:03:47     97s] [ FullDelayCalc          ]      3   0:00:00.1  (  25.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:03:47     97s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     97s] [ MISC                   ]          0:00:00.1  (  21.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:03:47     97s] ---------------------------------------------------------------------------------------------
[12/20 15:03:47     97s]  BuildHoldData #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/20 15:03:47     97s] ---------------------------------------------------------------------------------------------
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1851.5M, totSessionCpu=0:01:38 **
[12/20 15:03:47     97s] OPTC: m1 20.0 20.0
[12/20 15:03:47     97s] Setting latch borrow mode to budget during optimization.
[12/20 15:03:47     97s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/20 15:03:47     97s] Glitch fixing enabled
[12/20 15:03:47     97s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:03:47     97s] **INFO: Start fixing DRV (Mem = 2065.04M) ...
[12/20 15:03:47     97s] Begin: GigaOpt DRV Optimization
[12/20 15:03:47     97s] Glitch fixing enabled
[12/20 15:03:47     97s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[12/20 15:03:47     97s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:37.8/0:38:59.0 (0.0), mem = 2065.0M
[12/20 15:03:47     97s] Info: 21 io nets excluded
[12/20 15:03:47     97s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:03:47     97s] End AAE Lib Interpolated Model. (MEM=2065.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:47     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.10
[12/20 15:03:47     97s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:03:47     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:38 mem=2065.0M
[12/20 15:03:47     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2065.0M, EPOCH TIME: 1734687227.149405
[12/20 15:03:47     97s] Processing tracks to init pin-track alignment.
[12/20 15:03:47     97s] z: 2, totalTracks: 1
[12/20 15:03:47     97s] z: 4, totalTracks: 1
[12/20 15:03:47     97s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:03:47     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2065.0M, EPOCH TIME: 1734687227.151952
[12/20 15:03:47     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:03:47     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2065.0M, EPOCH TIME: 1734687227.159579
[12/20 15:03:47     97s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2065.0M, EPOCH TIME: 1734687227.159607
[12/20 15:03:47     97s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2065.0M, EPOCH TIME: 1734687227.159626
[12/20 15:03:47     97s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2065.0MB).
[12/20 15:03:47     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:2065.0M, EPOCH TIME: 1734687227.159657
[12/20 15:03:47     97s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:03:47     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:38 mem=2065.0M
[12/20 15:03:47     97s] #optDebug: Start CG creation (mem=2065.0M)
[12/20 15:03:47     97s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 39.200000 
[12/20 15:03:47     97s] (cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s]  ...processing cgPrt (cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s]  ...processing cgEgp (cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s]  ...processing cgPbk (cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s]  ...processing cgNrb(cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s]  ...processing cgObs (cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s]  ...processing cgCon (cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s]  ...processing cgPdm (cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2147.8M)
[12/20 15:03:47     97s] ### Creating RouteCongInterface, started
[12/20 15:03:47     97s] {MMLU 0 0 114}
[12/20 15:03:47     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2147.8M
[12/20 15:03:47     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2147.8M
[12/20 15:03:47     97s] ### Creating RouteCongInterface, finished
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s] Creating Lib Analyzer ...
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:03:47     97s] Summary for sequential cells identification: 
[12/20 15:03:47     97s]   Identified SBFF number: 114
[12/20 15:03:47     97s]   Identified MBFF number: 0
[12/20 15:03:47     97s]   Identified SB Latch number: 0
[12/20 15:03:47     97s]   Identified MB Latch number: 0
[12/20 15:03:47     97s]   Not identified SBFF number: 6
[12/20 15:03:47     97s]   Not identified MBFF number: 0
[12/20 15:03:47     97s]   Not identified SB Latch number: 0
[12/20 15:03:47     97s]   Not identified MB Latch number: 0
[12/20 15:03:47     97s]   Number of sequential cells which are not FFs: 83
[12/20 15:03:47     97s]  Visiting view : my_analysis_view_setup
[12/20 15:03:47     97s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:03:47     97s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:03:47     97s]  Visiting view : my_analysis_view_hold
[12/20 15:03:47     97s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:03:47     97s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:03:47     97s] TLC MultiMap info (StdDelay):
[12/20 15:03:47     97s]   : my_delay_corner_min + my_min_library_set + 1 + no RcCorner := 22.8ps
[12/20 15:03:47     97s]   : my_delay_corner_min + my_min_library_set + 1 + my_rc_corner_worst := 24.5ps
[12/20 15:03:47     97s]   : my_delay_corner_max + my_max_library_set + 1 + no RcCorner := 49.4ps
[12/20 15:03:47     97s]   : my_delay_corner_max + my_max_library_set + 1 + my_rc_corner_worst := 50.6ps
[12/20 15:03:47     97s]  Setting StdDelay to: 50.6ps
[12/20 15:03:47     97s] 
[12/20 15:03:47     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:03:47     97s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:03:47     97s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:03:47     97s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:03:47     97s] 
[12/20 15:03:47     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:38 mem=2163.8M
[12/20 15:03:47     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:38 mem=2163.8M
[12/20 15:03:47     98s] Creating Lib Analyzer, finished. 
[12/20 15:03:47     98s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/20 15:03:47     98s] [GPS-DRV] Optimizer parameters ============================= 
[12/20 15:03:47     98s] [GPS-DRV] maxDensity (design): 0.95
[12/20 15:03:47     98s] [GPS-DRV] maxLocalDensity: 0.96
[12/20 15:03:47     98s] [GPS-DRV] MaintainWNS: 1
[12/20 15:03:47     98s] [GPS-DRV] All active and enabled setup views
[12/20 15:03:47     98s] [GPS-DRV]     my_analysis_view_setup
[12/20 15:03:47     98s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:03:47     98s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:03:47     98s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[12/20 15:03:47     98s] [GPS-DRV] timing-driven DRV settings
[12/20 15:03:47     98s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/20 15:03:47     98s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2202.0M, EPOCH TIME: 1734687227.892651
[12/20 15:03:47     98s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2202.0M, EPOCH TIME: 1734687227.892699
[12/20 15:03:47     98s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:03:47     98s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/20 15:03:47     98s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:03:47     98s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 15:03:47     98s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:03:47     98s] Info: violation cost 0.431463 (cap = 0.000000, tran = 0.431463, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:03:47     98s] |    12|    12|   -46.23|    20|    28|    -3.34|    20|    28|     0|     0|     0|     0|   972.18|     0.00|       0|       0|       0|  0.76%|          |         |
[12/20 15:03:47     98s] Info: violation cost 0.342833 (cap = 0.000000, tran = 0.342833, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:03:47     98s] |    12|    12|   -46.17|    20|    28|    -3.34|    20|    28|     0|     0|     0|     0|   972.18|     0.00|       0|       0|       0|  0.76%| 0:00:00.0|  2229.1M|
[12/20 15:03:47     98s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] ###############################################################################
[12/20 15:03:47     98s] #
[12/20 15:03:47     98s] #  Large fanout net report:  
[12/20 15:03:47     98s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 15:03:47     98s] #     - current density: 0.76
[12/20 15:03:47     98s] #
[12/20 15:03:47     98s] #  List of high fanout nets:
[12/20 15:03:47     98s] #
[12/20 15:03:47     98s] ###############################################################################
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] =======================================================================
[12/20 15:03:47     98s]                 Reasons for remaining drv violations
[12/20 15:03:47     98s] =======================================================================
[12/20 15:03:47     98s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] MultiBuffering failure reasons
[12/20 15:03:47     98s] ------------------------------------------------
[12/20 15:03:47     98s] *info:    20 net(s): Could not be fixed because it is multi driver net.
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2229.1M) ***
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15805.6, Stn-len 0
[12/20 15:03:47     98s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2210.0M, EPOCH TIME: 1734687227.945307
[12/20 15:03:47     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:91).
[12/20 15:03:47     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2141.0M, EPOCH TIME: 1734687227.947436
[12/20 15:03:47     98s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:03:47     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.10
[12/20 15:03:47     98s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:38.6/0:38:59.8 (0.0), mem = 2141.0M
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] =============================================================================================
[12/20 15:03:47     98s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.15-s110_1
[12/20 15:03:47     98s] =============================================================================================
[12/20 15:03:47     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:03:47     98s] ---------------------------------------------------------------------------------------------
[12/20 15:03:47     98s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ CellServerInit         ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  65.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:03:47     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:03:47     98s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  13.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:03:47     98s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.0
[12/20 15:03:47     98s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.0
[12/20 15:03:47     98s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ OptEval                ]      2   0:00:00.0  (   5.9 % )     0:00:00.0 /  0:00:00.1    1.1
[12/20 15:03:47     98s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:47     98s] [ MISC                   ]          0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:03:47     98s] ---------------------------------------------------------------------------------------------
[12/20 15:03:47     98s]  DrvOpt #1 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:03:47     98s] ---------------------------------------------------------------------------------------------
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] drv optimizer changes nothing and skips refinePlace
[12/20 15:03:47     98s] End: GigaOpt DRV Optimization
[12/20 15:03:47     98s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1904.3M, totSessionCpu=0:01:39 **
[12/20 15:03:47     98s] *info:
[12/20 15:03:47     98s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2141.00M).
[12/20 15:03:47     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.0M, EPOCH TIME: 1734687227.950728
[12/20 15:03:47     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:47     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2141.0M, EPOCH TIME: 1734687227.958120
[12/20 15:03:47     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.00min mem=2141.0M)
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.176 | 972.176 | 994.376 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2189.2M, EPOCH TIME: 1734687227.972117
[12/20 15:03:47     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:47     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.007, REAL:0.007, MEM:2189.2M, EPOCH TIME: 1734687227.979601
[12/20 15:03:47     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:47     98s] Density: 0.763%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1906.0M, totSessionCpu=0:01:39 **
[12/20 15:03:47     98s]   DRV Snapshot: (REF)
[12/20 15:03:47     98s]          Tran DRV: 0 (12)
[12/20 15:03:47     98s]           Cap DRV: 0 (29)
[12/20 15:03:47     98s]        Fanout DRV: 0 (0)
[12/20 15:03:47     98s]            Glitch: 0 (0)
[12/20 15:03:47     98s] *** Timing Is met
[12/20 15:03:47     98s] *** Check timing (0:00:00.0)
[12/20 15:03:47     98s] *** Setup timing is met (target slack 0ns)
[12/20 15:03:47     98s]   Timing Snapshot: (REF)
[12/20 15:03:47     98s]      Weighted WNS: 0.000
[12/20 15:03:47     98s]       All  PG WNS: 0.000
[12/20 15:03:47     98s]       High PG WNS: 0.000
[12/20 15:03:47     98s]       All  PG TNS: 0.000
[12/20 15:03:47     98s]       High PG TNS: 0.000
[12/20 15:03:47     98s]       Low  PG TNS: 0.000
[12/20 15:03:47     98s]    Category Slack: { [L, 972.176] [H, 972.176] }
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/20 15:03:47     98s] Running postRoute recovery in preEcoRoute mode
[12/20 15:03:47     98s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1906.0M, totSessionCpu=0:01:39 **
[12/20 15:03:47     98s]   DRV Snapshot: (TGT)
[12/20 15:03:47     98s]          Tran DRV: 0 (12)
[12/20 15:03:47     98s]           Cap DRV: 0 (29)
[12/20 15:03:47     98s]        Fanout DRV: 0 (0)
[12/20 15:03:47     98s]            Glitch: 0 (0)
[12/20 15:03:47     98s] Checking DRV degradation...
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] Recovery Manager:
[12/20 15:03:47     98s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/20 15:03:47     98s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/20 15:03:47     98s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/20 15:03:47     98s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/20 15:03:47     98s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2141.48M, totSessionCpu=0:01:39).
[12/20 15:03:47     98s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1906.1M, totSessionCpu=0:01:39 **
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s]   DRV Snapshot: (REF)
[12/20 15:03:47     98s]          Tran DRV: 0 (12)
[12/20 15:03:47     98s]           Cap DRV: 0 (29)
[12/20 15:03:47     98s]        Fanout DRV: 0 (0)
[12/20 15:03:47     98s]            Glitch: 0 (0)
[12/20 15:03:47     98s] Skipping pre eco harden opt
[12/20 15:03:47     98s] **INFO: Skipping refine place as no legal commits were detected
[12/20 15:03:47     98s] {MMLU 0 0 114}
[12/20 15:03:47     98s] ### Creating LA Mngr. totSessionCpu=0:01:39 mem=2179.6M
[12/20 15:03:47     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:39 mem=2179.6M
[12/20 15:03:47     98s] Default Rule : ""
[12/20 15:03:47     98s] Non Default Rules :
[12/20 15:03:47     98s] Worst Slack : 972.176 ns
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] Start Layer Assignment ...
[12/20 15:03:47     98s] WNS(972.176ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] Select 0 cadidates out of 118.
[12/20 15:03:47     98s] No critical nets selected. Skipped !
[12/20 15:03:47     98s] GigaOpt: setting up router preferences
[12/20 15:03:47     98s] GigaOpt: 0 nets assigned router directives
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] Start Assign Priority Nets ...
[12/20 15:03:47     98s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/20 15:03:47     98s] Existing Priority Nets 0 (0.0%)
[12/20 15:03:47     98s] Assigned Priority Nets 0 (0.0%)
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] Set Prefer Layer Routing Effort ...
[12/20 15:03:47     98s] Total Net(114) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[12/20 15:03:47     98s] 
[12/20 15:03:47     98s] {MMLU 0 0 114}
[12/20 15:03:47     98s] ### Creating LA Mngr. totSessionCpu=0:01:39 mem=2179.6M
[12/20 15:03:47     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:39 mem=2179.6M
[12/20 15:03:47     98s] #optDebug: Start CG creation (mem=2179.6M)
[12/20 15:03:47     98s]  ...initializing CG  maxDriveDist 3987.607000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 398.760000 
[12/20 15:03:48     98s] (cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s]  ...processing cgPrt (cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s]  ...processing cgEgp (cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s]  ...processing cgPbk (cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s]  ...processing cgNrb(cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s]  ...processing cgObs (cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s]  ...processing cgCon (cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s]  ...processing cgPdm (cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2210.9M)
[12/20 15:03:48     98s] Default Rule : ""
[12/20 15:03:48     98s] Non Default Rules :
[12/20 15:03:48     98s] Worst Slack : 972.176 ns
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s] Start Layer Assignment ...
[12/20 15:03:48     98s] WNS(972.176ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s] Select 0 cadidates out of 118.
[12/20 15:03:48     98s] No critical nets selected. Skipped !
[12/20 15:03:48     98s] GigaOpt: setting up router preferences
[12/20 15:03:48     98s] GigaOpt: 0 nets assigned router directives
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s] Start Assign Priority Nets ...
[12/20 15:03:48     98s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/20 15:03:48     98s] Existing Priority Nets 0 (0.0%)
[12/20 15:03:48     98s] Assigned Priority Nets 0 (0.0%)
[12/20 15:03:48     98s] {MMLU 0 0 114}
[12/20 15:03:48     98s] ### Creating LA Mngr. totSessionCpu=0:01:39 mem=2210.9M
[12/20 15:03:48     98s] ### Creating LA Mngr, finished. totSessionCpu=0:01:39 mem=2210.9M
[12/20 15:03:48     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2210.9M, EPOCH TIME: 1734687228.105971
[12/20 15:03:48     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:48     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:48     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2210.9M, EPOCH TIME: 1734687228.113533
[12/20 15:03:48     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:48     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:48     98s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.176 | 972.176 | 994.376 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:03:48     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2210.9M, EPOCH TIME: 1734687228.124539
[12/20 15:03:48     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:48     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:48     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2210.9M, EPOCH TIME: 1734687228.132443
[12/20 15:03:48     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:48     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:48     98s] Density: 0.763%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1862.7M, totSessionCpu=0:01:39 **
[12/20 15:03:48     98s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/20 15:03:48     98s] -routeWithEco false                       # bool, default=false
[12/20 15:03:48     98s] -routeSelectedNetOnly false               # bool, default=false
[12/20 15:03:48     98s] -routeWithTimingDriven false              # bool, default=false, user setting
[12/20 15:03:48     98s] -routeWithSiDriven false                  # bool, default=false, user setting
[12/20 15:03:48     98s] Existing Dirty Nets : 0
[12/20 15:03:48     98s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/20 15:03:48     98s] Reset Dirty Nets : 0
[12/20 15:03:48     98s] *** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:38.8/0:39:00.0 (0.0), mem = 2095.3M
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s] globalDetailRoute
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s] #Start globalDetailRoute on Fri Dec 20 15:03:48 2024
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] ### Time Record (globalDetailRoute) is installed.
[12/20 15:03:48     98s] ### Time Record (Pre Callback) is installed.
[12/20 15:03:48     98s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d': 114 access done (mem: 2075.348M)
[12/20 15:03:48     98s] ### Time Record (Pre Callback) is uninstalled.
[12/20 15:03:48     98s] ### Time Record (DB Import) is installed.
[12/20 15:03:48     98s] ### Time Record (Timing Data Generation) is installed.
[12/20 15:03:48     98s] ### Time Record (Timing Data Generation) is uninstalled.
[12/20 15:03:48     98s] ### Net info: total nets: 118
[12/20 15:03:48     98s] ### Net info: dirty nets: 0
[12/20 15:03:48     98s] ### Net info: marked as disconnected nets: 0
[12/20 15:03:48     98s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[12/20 15:03:48     98s] #num needed restored net=0
[12/20 15:03:48     98s] #need_extraction net=0 (total=118)
[12/20 15:03:48     98s] ### Net info: fully routed nets: 110
[12/20 15:03:48     98s] ### Net info: trivial (< 2 pins) nets: 8
[12/20 15:03:48     98s] ### Net info: unrouted nets: 0
[12/20 15:03:48     98s] ### Net info: re-extraction nets: 0
[12/20 15:03:48     98s] ### Net info: ignored nets: 0
[12/20 15:03:48     98s] ### Net info: skip routing nets: 0
[12/20 15:03:48     98s] ### import design signature (62): route=54125714 fixed_route=1922808596 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=2041753917 dirty_area=0 del_dirty_area=0 cell=706786173 placement=1924108827 pin_access=1078910677 inst_pattern=1
[12/20 15:03:48     98s] ### Time Record (DB Import) is uninstalled.
[12/20 15:03:48     98s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[12/20 15:03:48     98s] #RTESIG:78da95d2b14ec330108061669ee2e47608525bee2ef1c55e91580155c05a19e254915247
[12/20 15:03:48     98s] #       4a9c81b727482c45a14ebdfad32fdbe7d5fafd710f8a69477a3b10e181e069cf8c9678cb
[12/20 15:03:48     98s] #       88c53dd361da7a7b50b7abf5f3cb2be7060811b226447ff4fd06c6c1f730f8189b70bcfb
[12/20 15:03:48     98s] #       45d640eddac143f6d175ed06aaafe04ecd2754be76631bfff0a9c7e77ea649c406623f2e
[12/20 15:03:48     98s] #       6d52915fc5355ec3b558d0b813fc5990d56de7e2fcb1b595f4dd84163c80943a8d4a2340
[12/20 15:03:48     98s] #       97a743c630a821ba50b9be5290f9309efe9339a8d0059f5072f67673c68a491946a2a421
[12/20 15:03:48     98s] #       112812bf8fca32dd31e9b14cc82c08d94ba19b6fa7f7097c
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Skip comparing routing design signature in db-snapshot flow
[12/20 15:03:48     98s] ### Time Record (Data Preparation) is installed.
[12/20 15:03:48     98s] #RTESIG:78da95d23d4fc330108061e6fe8a93db21486df15d62c75e91580155c05a19e254915247
[12/20 15:03:48     98s] #       b29da1ff1e83588ad23af57a8f5ef96bb9fa78da0123dca2d80444be4778de11718db421
[12/20 15:03:48     98s] #       ceab07c27d1abd3fb2c572f5f2fa46a502e41c8ace457bb07e0d63b01e828db17387fb3f
[12/20 15:03:48     98s] #       a415b4a60f168acf61e8d7d09c9c39765fd0d8d68c7dfcc7538fcefd44139114443fce6d
[12/20 15:03:48     98s] #       6255dec405bf850ba941f0ade43f0b8ab61f4c9cdeb6d0327f3689332e40d6228f6a2501
[12/20 15:03:48     98s] #       afbf0e2a45c04234ae31be615058371e2fc912981b9ccd2879767753469300f6bbfb940a
[12/20 15:03:48     98s] #       d1a7d10528552e461c316b504aa832df14eb3adf51f9f74b48cd08e96ba1bb6f29e91631
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:03:48     98s] ### Time Record (Global Routing) is installed.
[12/20 15:03:48     98s] ### Time Record (Global Routing) is uninstalled.
[12/20 15:03:48     98s] #Total number of trivial nets (e.g. < 2 pins) = 8 (skipped).
[12/20 15:03:48     98s] #Total number of routable nets = 110.
[12/20 15:03:48     98s] #Total number of nets in the design = 118.
[12/20 15:03:48     98s] #110 routable nets have routed wires.
[12/20 15:03:48     98s] #No nets have been global routed.
[12/20 15:03:48     98s] ### Time Record (Data Preparation) is installed.
[12/20 15:03:48     98s] #Start routing data preparation on Fri Dec 20 15:03:48 2024
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Minimum voltage of a net in the design = 0.000.
[12/20 15:03:48     98s] #Maximum voltage of a net in the design = 1.980.
[12/20 15:03:48     98s] #Voltage range [0.000 - 1.980] has 114 nets.
[12/20 15:03:48     98s] #Voltage range [1.620 - 1.980] has 2 nets.
[12/20 15:03:48     98s] #Voltage range [0.000 - 0.000] has 2 nets.
[12/20 15:03:48     98s] #Build and mark too close pins for the same net.
[12/20 15:03:48     98s] ### Time Record (Cell Pin Access) is installed.
[12/20 15:03:48     98s] #Initial pin access analysis.
[12/20 15:03:48     98s] #Detail pin access analysis.
[12/20 15:03:48     98s] ### Time Record (Cell Pin Access) is uninstalled.
[12/20 15:03:48     98s] # M1           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[12/20 15:03:48     98s] # M2           V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/20 15:03:48     98s] # M3           H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[12/20 15:03:48     98s] # TOP_M        V   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[12/20 15:03:48     98s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[12/20 15:03:48     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1865.46 (MB), peak = 1923.48 (MB)
[12/20 15:03:48     98s] #Regenerating Ggrids automatically.
[12/20 15:03:48     98s] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.5600.
[12/20 15:03:48     98s] #Using automatically generated G-grids.
[12/20 15:03:48     98s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[12/20 15:03:48     98s] #Done routing data preparation.
[12/20 15:03:48     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.27 (MB), peak = 1923.48 (MB)
[12/20 15:03:48     98s] #Found 0 nets for post-route si or timing fixing.
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Finished routing data preparation on Fri Dec 20 15:03:48 2024
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Cpu time = 00:00:00
[12/20 15:03:48     98s] #Elapsed time = 00:00:00
[12/20 15:03:48     98s] #Increased memory = 6.02 (MB)
[12/20 15:03:48     98s] #Total memory = 1867.27 (MB)
[12/20 15:03:48     98s] #Peak memory = 1923.48 (MB)
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:03:48     98s] ### Time Record (Global Routing) is installed.
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Start global routing on Fri Dec 20 15:03:48 2024
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Start global routing initialization on Fri Dec 20 15:03:48 2024
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #WARNING (NRGR-22) Design is already detail routed.
[12/20 15:03:48     98s] ### Time Record (Global Routing) is uninstalled.
[12/20 15:03:48     98s] ### Time Record (Data Preparation) is installed.
[12/20 15:03:48     98s] ### Time Record (Data Preparation) is uninstalled.
[12/20 15:03:48     98s] ### track-assign external-init starts on Fri Dec 20 15:03:48 2024 with memory = 1867.27 (MB), peak = 1923.48 (MB)
[12/20 15:03:48     98s] ### Time Record (Track Assignment) is installed.
[12/20 15:03:48     98s] ### Time Record (Track Assignment) is uninstalled.
[12/20 15:03:48     98s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[12/20 15:03:48     98s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/20 15:03:48     98s] #Cpu time = 00:00:00
[12/20 15:03:48     98s] #Elapsed time = 00:00:00
[12/20 15:03:48     98s] #Increased memory = 6.02 (MB)
[12/20 15:03:48     98s] #Total memory = 1867.27 (MB)
[12/20 15:03:48     98s] #Peak memory = 1923.48 (MB)
[12/20 15:03:48     98s] ### Time Record (Detail Routing) is installed.
[12/20 15:03:48     98s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Start Detail Routing..
[12/20 15:03:48     98s] #start initial detail routing ...
[12/20 15:03:48     98s] ### Design has 0 dirty nets, has valid drcs
[12/20 15:03:48     98s] ### Routing stats:
[12/20 15:03:48     98s] #   number of violations = 0
[12/20 15:03:48     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1867.27 (MB), peak = 1923.48 (MB)
[12/20 15:03:48     98s] #Complete Detail Routing.
[12/20 15:03:48     98s] #Total wire length = 15806 um.
[12/20 15:03:48     98s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M1 = 1646 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M2 = 8644 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M3 = 5434 um.
[12/20 15:03:48     98s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:48     98s] #Total number of vias = 580
[12/20 15:03:48     98s] #Up-Via Summary (total 580):
[12/20 15:03:48     98s] #           
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] # M1                384
[12/20 15:03:48     98s] # M2                186
[12/20 15:03:48     98s] # M3                 10
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] #                   580 
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Total number of DRC violations = 0
[12/20 15:03:48     98s] ### Time Record (Detail Routing) is uninstalled.
[12/20 15:03:48     98s] #Cpu time = 00:00:00
[12/20 15:03:48     98s] #Elapsed time = 00:00:00
[12/20 15:03:48     98s] #Increased memory = 0.19 (MB)
[12/20 15:03:48     98s] #Total memory = 1867.46 (MB)
[12/20 15:03:48     98s] #Peak memory = 1923.48 (MB)
[12/20 15:03:48     98s] ### Time Record (Antenna Fixing) is installed.
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #start routing for process antenna violation fix ...
[12/20 15:03:48     98s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:03:48     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1869.45 (MB), peak = 1923.48 (MB)
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Total wire length = 15806 um.
[12/20 15:03:48     98s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M1 = 1646 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M2 = 8644 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M3 = 5434 um.
[12/20 15:03:48     98s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:48     98s] #Total number of vias = 580
[12/20 15:03:48     98s] #Up-Via Summary (total 580):
[12/20 15:03:48     98s] #           
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] # M1                384
[12/20 15:03:48     98s] # M2                186
[12/20 15:03:48     98s] # M3                 10
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] #                   580 
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Total number of DRC violations = 0
[12/20 15:03:48     98s] #Total number of process antenna violations = 0
[12/20 15:03:48     98s] #Total number of net violated process antenna rule = 0
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Total wire length = 15806 um.
[12/20 15:03:48     98s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M1 = 1646 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M2 = 8644 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M3 = 5434 um.
[12/20 15:03:48     98s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:48     98s] #Total number of vias = 580
[12/20 15:03:48     98s] #Up-Via Summary (total 580):
[12/20 15:03:48     98s] #           
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] # M1                384
[12/20 15:03:48     98s] # M2                186
[12/20 15:03:48     98s] # M3                 10
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] #                   580 
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Total number of DRC violations = 0
[12/20 15:03:48     98s] #Total number of process antenna violations = 0
[12/20 15:03:48     98s] #Total number of net violated process antenna rule = 0
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] ### Time Record (Antenna Fixing) is uninstalled.
[12/20 15:03:48     98s] ### Time Record (Post Route Wire Spreading) is installed.
[12/20 15:03:48     98s] ### drc_pitch = 2580 (  2.5800 um) drc_range = 1660 (  1.6600 um) route_pitch = 2580 (  2.5800 um) patch_pitch = 9420 (  9.4200 um) top_route_layer = 4 top_pin_layer = 4
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Start Post Route wire spreading..
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Start data preparation for wire spreading...
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Data preparation is done on Fri Dec 20 15:03:48 2024
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] ### track-assign engine-init starts on Fri Dec 20 15:03:48 2024 with memory = 1869.70 (MB), peak = 1923.48 (MB)
[12/20 15:03:48     98s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Start Post Route Wire Spread.
[12/20 15:03:48     98s] #Done with 6 horizontal wires in 9 hboxes and 13 vertical wires in 9 hboxes.
[12/20 15:03:48     98s] #Complete Post Route Wire Spread.
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #Total wire length = 15821 um.
[12/20 15:03:48     98s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M1 = 1646 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M2 = 8655 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M3 = 5438 um.
[12/20 15:03:48     98s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:48     98s] #Total number of vias = 580
[12/20 15:03:48     98s] #Up-Via Summary (total 580):
[12/20 15:03:48     98s] #           
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] # M1                384
[12/20 15:03:48     98s] # M2                186
[12/20 15:03:48     98s] # M3                 10
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] #                   580 
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #   number of violations = 0
[12/20 15:03:48     98s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1870.10 (MB), peak = 1923.48 (MB)
[12/20 15:03:48     98s] #CELL_VIEW elevator,init has no DRC violation.
[12/20 15:03:48     98s] #Total number of DRC violations = 0
[12/20 15:03:48     98s] #Total number of process antenna violations = 0
[12/20 15:03:48     98s] #Total number of net violated process antenna rule = 0
[12/20 15:03:48     98s] #Post Route wire spread is done.
[12/20 15:03:48     98s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/20 15:03:48     98s] #Total wire length = 15821 um.
[12/20 15:03:48     98s] #Total half perimeter of net bounding box = 20002 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M1 = 1646 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M2 = 8655 um.
[12/20 15:03:48     98s] #Total wire length on LAYER M3 = 5438 um.
[12/20 15:03:48     98s] #Total wire length on LAYER TOP_M = 81 um.
[12/20 15:03:48     98s] #Total number of vias = 580
[12/20 15:03:48     98s] #Up-Via Summary (total 580):
[12/20 15:03:48     98s] #           
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] # M1                384
[12/20 15:03:48     98s] # M2                186
[12/20 15:03:48     98s] # M3                 10
[12/20 15:03:48     98s] #-----------------------
[12/20 15:03:48     98s] #                   580 
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #detailRoute Statistics:
[12/20 15:03:48     98s] #Cpu time = 00:00:00
[12/20 15:03:48     98s] #Elapsed time = 00:00:00
[12/20 15:03:48     98s] #Increased memory = 2.84 (MB)
[12/20 15:03:48     98s] #Total memory = 1870.10 (MB)
[12/20 15:03:48     98s] #Peak memory = 1923.48 (MB)
[12/20 15:03:48     98s] #Skip updating routing design signature in db-snapshot flow
[12/20 15:03:48     98s] ### global_detail_route design signature (78): route=204733640 flt_obj=0 vio=1905142130 shield_wire=1
[12/20 15:03:48     98s] ### Time Record (DB Export) is installed.
[12/20 15:03:48     98s] ### export design design signature (79): route=204733640 fixed_route=1922808596 flt_obj=0 vio=1905142130 swire=742602141 shield_wire=1 net_attr=1763921387 dirty_area=0 del_dirty_area=0 cell=706786173 placement=1924108827 pin_access=1078910677 inst_pattern=1
[12/20 15:03:48     98s] #	no debugging net set
[12/20 15:03:48     98s] ### Time Record (DB Export) is uninstalled.
[12/20 15:03:48     98s] ### Time Record (Post Callback) is installed.
[12/20 15:03:48     98s] ### Time Record (Post Callback) is uninstalled.
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] #globalDetailRoute statistics:
[12/20 15:03:48     98s] #Cpu time = 00:00:00
[12/20 15:03:48     98s] #Elapsed time = 00:00:00
[12/20 15:03:48     98s] #Increased memory = 5.29 (MB)
[12/20 15:03:48     98s] #Total memory = 1867.96 (MB)
[12/20 15:03:48     98s] #Peak memory = 1923.48 (MB)
[12/20 15:03:48     98s] #Number of warnings = 1
[12/20 15:03:48     98s] #Total number of warnings = 7
[12/20 15:03:48     98s] #Number of fails = 0
[12/20 15:03:48     98s] #Total number of fails = 0
[12/20 15:03:48     98s] #Complete globalDetailRoute on Fri Dec 20 15:03:48 2024
[12/20 15:03:48     98s] #
[12/20 15:03:48     98s] ### import design signature (80): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1078910677 inst_pattern=1
[12/20 15:03:48     98s] ### Time Record (globalDetailRoute) is uninstalled.
[12/20 15:03:48     98s] ### 
[12/20 15:03:48     98s] ###   Scalability Statistics
[12/20 15:03:48     98s] ### 
[12/20 15:03:48     98s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:03:48     98s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/20 15:03:48     98s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:03:48     98s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[12/20 15:03:48     98s] ###   Entire Command                |        00:00:00|        00:00:00|             1.1|
[12/20 15:03:48     98s] ### --------------------------------+----------------+----------------+----------------+
[12/20 15:03:48     98s] ### 
[12/20 15:03:48     98s] *** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:38.9/0:39:00.1 (0.0), mem = 2079.0M
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s] =============================================================================================
[12/20 15:03:48     98s]  Step TAT Report : EcoRoute #1 / optDesign #1                                   21.15-s110_1
[12/20 15:03:48     98s] =============================================================================================
[12/20 15:03:48     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:03:48     98s] ---------------------------------------------------------------------------------------------
[12/20 15:03:48     98s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:48     98s] [ DetailRoute            ]      1   0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:48     98s] [ MISC                   ]          0:00:00.1  (  94.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:03:48     98s] ---------------------------------------------------------------------------------------------
[12/20 15:03:48     98s]  EcoRoute #1 TOTAL                  0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:03:48     98s] ---------------------------------------------------------------------------------------------
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1867.9M, totSessionCpu=0:01:39 **
[12/20 15:03:48     98s] New Signature Flow (restoreNanoRouteOptions) ....
[12/20 15:03:48     98s] **INFO: flowCheckPoint #5 PostEcoSummary
[12/20 15:03:48     98s] Extraction called for design 'elevator' of instances=195 and nets=118 using extraction engine 'postRoute' at effort level 'low' .
[12/20 15:03:48     98s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:03:48     98s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:03:48     98s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[12/20 15:03:48     98s] RC Extraction called in multi-corner(1) mode.
[12/20 15:03:48     98s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:03:48     98s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:03:48     98s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 15:03:48     98s] * Layer Id             : 1 - M1
[12/20 15:03:48     98s]       Thickness        : 0.54
[12/20 15:03:48     98s]       Min Width        : 0.23
[12/20 15:03:48     98s]       Layer Dielectric : 4.1
[12/20 15:03:48     98s] * Layer Id             : 2 - M2
[12/20 15:03:48     98s]       Thickness        : 0.54
[12/20 15:03:48     98s]       Min Width        : 0.28
[12/20 15:03:48     98s]       Layer Dielectric : 4.1
[12/20 15:03:48     98s] * Layer Id             : 3 - M3
[12/20 15:03:48     98s]       Thickness        : 0.54
[12/20 15:03:48     98s]       Min Width        : 0.28
[12/20 15:03:48     98s]       Layer Dielectric : 4.1
[12/20 15:03:48     98s] * Layer Id             : 4 - M4
[12/20 15:03:48     98s]       Thickness        : 0.84
[12/20 15:03:48     98s]       Min Width        : 0.44
[12/20 15:03:48     98s]       Layer Dielectric : 4.1
[12/20 15:03:48     98s] extractDetailRC Option : -outfile /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d -maxResLength 200  -basic
[12/20 15:03:48     98s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 15:03:48     98s]       RC Corner Indexes            0   
[12/20 15:03:48     98s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:03:48     98s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 15:03:48     98s] Resistance Scaling Factor    : 1.00000 
[12/20 15:03:48     98s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:03:48     98s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:03:48     98s] Shrink Factor                : 1.00000
[12/20 15:03:48     98s] 
[12/20 15:03:48     98s] Trim Metal Layers:
[12/20 15:03:48     98s] LayerId::1 widthSet size::1
[12/20 15:03:48     98s] LayerId::2 widthSet size::1
[12/20 15:03:48     98s] LayerId::3 widthSet size::1
[12/20 15:03:48     98s] LayerId::4 widthSet size::1
[12/20 15:03:48     98s] eee: pegSigSF::1.070000
[12/20 15:03:48     98s] Initializing multi-corner resistance tables ...
[12/20 15:03:48     98s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:03:48     98s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:03:48     98s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:03:48     98s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:03:48     98s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:03:48     98s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2079.0M)
[12/20 15:03:48     98s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d' for storing RC.
[12/20 15:03:48     98s] Extracted 10.1437% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 20.1183% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 30.093% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 40.1522% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 50.1268% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 60.1014% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 70.1606% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 80.1352% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 90.1099% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2131.0M)
[12/20 15:03:48     98s] Number of Extracted Resistors     : 1848
[12/20 15:03:48     98s] Number of Extracted Ground Cap.   : 1893
[12/20 15:03:48     98s] Number of Extracted Coupling Cap. : 2708
[12/20 15:03:48     98s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d' for reading (mem: 2099.758M)
[12/20 15:03:48     98s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 15:03:48     98s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2099.8M)
[12/20 15:03:48     98s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb_Filter.rcdb.d' for storing RC.
[12/20 15:03:48     98s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d': 110 access done (mem: 2107.758M)
[12/20 15:03:48     98s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2107.758M)
[12/20 15:03:48     98s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d' for reading (mem: 2107.758M)
[12/20 15:03:48     98s] processing rcdb (/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d) for hinst (top) of cell (elevator);
[12/20 15:03:48     99s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d': 0 access done (mem: 2107.758M)
[12/20 15:03:48     99s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2107.758M)
[12/20 15:03:48     99s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2107.758M)
[12/20 15:03:48     99s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1822.7M, totSessionCpu=0:01:39 **
[12/20 15:03:48     99s] Starting delay calculation for Setup views
[12/20 15:03:48     99s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:03:48     99s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:03:48     99s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:03:48     99s] #################################################################################
[12/20 15:03:48     99s] # Design Stage: PostRoute
[12/20 15:03:48     99s] # Design Name: elevator
[12/20 15:03:48     99s] # Design Mode: 90nm
[12/20 15:03:48     99s] # Analysis Mode: MMMC OCV 
[12/20 15:03:48     99s] # Parasitics Mode: SPEF/RCDB 
[12/20 15:03:48     99s] # Signoff Settings: SI On 
[12/20 15:03:48     99s] #################################################################################
[12/20 15:03:48     99s] AAE_INFO: 1 threads acquired from CTE.
[12/20 15:03:48     99s] Setting infinite Tws ...
[12/20 15:03:48     99s] First Iteration Infinite Tw... 
[12/20 15:03:48     99s] Calculate early delays in OCV mode...
[12/20 15:03:48     99s] Calculate late delays in OCV mode...
[12/20 15:03:48     99s] Topological Sorting (REAL = 0:00:00.0, MEM = 2042.1M, InitMEM = 2042.1M)
[12/20 15:03:48     99s] Start delay calculation (fullDC) (1 T). (MEM=2042.05)
[12/20 15:03:48     99s] 
[12/20 15:03:48     99s] Trim Metal Layers:
[12/20 15:03:48     99s] LayerId::1 widthSet size::1
[12/20 15:03:48     99s] LayerId::2 widthSet size::1
[12/20 15:03:48     99s] LayerId::3 widthSet size::1
[12/20 15:03:48     99s] LayerId::4 widthSet size::1
[12/20 15:03:48     99s] eee: pegSigSF::1.070000
[12/20 15:03:48     99s] Initializing multi-corner resistance tables ...
[12/20 15:03:48     99s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:03:48     99s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:03:48     99s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:03:48     99s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:03:48     99s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:03:48     99s] End AAE Lib Interpolated Model. (MEM=2053.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:48     99s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d' for reading (mem: 2053.664M)
[12/20 15:03:48     99s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2053.7M)
[12/20 15:03:48     99s] Total number of fetched objects 201
[12/20 15:03:48     99s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:03:48     99s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:48     99s] End delay calculation. (MEM=2069.36 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:03:48     99s] End delay calculation (fullDC). (MEM=2069.36 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:03:48     99s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2069.4M) ***
[12/20 15:03:49     99s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2077.4M)
[12/20 15:03:49     99s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:03:49     99s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2077.4M)
[12/20 15:03:49     99s] Starting SI iteration 2
[12/20 15:03:49     99s] Calculate early delays in OCV mode...
[12/20 15:03:49     99s] Calculate late delays in OCV mode...
[12/20 15:03:49     99s] Start delay calculation (fullDC) (1 T). (MEM=2035.48)
[12/20 15:03:49     99s] End AAE Lib Interpolated Model. (MEM=2035.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:49     99s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:03:49     99s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:03:49     99s] Total number of fetched objects 201
[12/20 15:03:49     99s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:03:49     99s] End delay calculation. (MEM=2079.16 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:03:49     99s] End delay calculation (fullDC). (MEM=2079.16 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:03:49     99s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2079.2M) ***
[12/20 15:03:49     99s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:40 mem=2087.2M)
[12/20 15:03:49     99s] End AAE Lib Interpolated Model. (MEM=2087.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:03:49     99s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2087.2M, EPOCH TIME: 1734687229.170286
[12/20 15:03:49     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:49     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2087.2M, EPOCH TIME: 1734687229.178023
[12/20 15:03:49     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.202 | 972.202 | 994.441 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2121.5M, EPOCH TIME: 1734687229.192572
[12/20 15:03:49     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:49     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2121.5M, EPOCH TIME: 1734687229.200451
[12/20 15:03:49     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] Density: 0.763%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1868.7M, totSessionCpu=0:01:40 **
[12/20 15:03:49     99s] Executing marking Critical Nets1
[12/20 15:03:49     99s] **INFO: flowCheckPoint #6 OptimizationRecovery
[12/20 15:03:49     99s] *** Timing Is met
[12/20 15:03:49     99s] *** Check timing (0:00:00.0)
[12/20 15:03:49     99s] Running postRoute recovery in postEcoRoute mode
[12/20 15:03:49     99s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1868.7M, totSessionCpu=0:01:40 **
[12/20 15:03:49     99s]   Timing/DRV Snapshot: (TGT)
[12/20 15:03:49     99s]      Weighted WNS: 0.000
[12/20 15:03:49     99s]       All  PG WNS: 0.000
[12/20 15:03:49     99s]       High PG WNS: 0.000
[12/20 15:03:49     99s]       All  PG TNS: 0.000
[12/20 15:03:49     99s]       High PG TNS: 0.000
[12/20 15:03:49     99s]       Low  PG TNS: 0.000
[12/20 15:03:49     99s]          Tran DRV: 0 (12)
[12/20 15:03:49     99s]           Cap DRV: 0 (29)
[12/20 15:03:49     99s]        Fanout DRV: 0 (0)
[12/20 15:03:49     99s]            Glitch: 0 (0)
[12/20 15:03:49     99s]    Category Slack: { [L, 972.202] [H, 972.202] }
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s] Checking setup slack degradation ...
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s] Recovery Manager:
[12/20 15:03:49     99s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/20 15:03:49     99s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[12/20 15:03:49     99s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/20 15:03:49     99s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s] Checking DRV degradation...
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s] Recovery Manager:
[12/20 15:03:49     99s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/20 15:03:49     99s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/20 15:03:49     99s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/20 15:03:49     99s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/20 15:03:49     99s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2060.73M, totSessionCpu=0:01:40).
[12/20 15:03:49     99s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1868.7M, totSessionCpu=0:01:40 **
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s] Latch borrow mode reset to max_borrow
[12/20 15:03:49     99s] **INFO: flowCheckPoint #7 FinalSummary
[12/20 15:03:49     99s] Reported timing to dir ./timingReports
[12/20 15:03:49     99s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1866.7M, totSessionCpu=0:01:40 **
[12/20 15:03:49     99s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2052.7M, EPOCH TIME: 1734687229.263784
[12/20 15:03:49     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] 
[12/20 15:03:49     99s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:49     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2052.7M, EPOCH TIME: 1734687229.271478
[12/20 15:03:49     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:49     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.202 | 972.202 | 994.441 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.1M, EPOCH TIME: 1734687230.265698
[12/20 15:03:50     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] 
[12/20 15:03:50     99s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:50     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2061.1M, EPOCH TIME: 1734687230.273652
[12/20 15:03:50     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] Density: 0.763%
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.1M, EPOCH TIME: 1734687230.277795
[12/20 15:03:50     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] 
[12/20 15:03:50     99s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:03:50     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2061.1M, EPOCH TIME: 1734687230.285357
[12/20 15:03:50     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1868.3M, totSessionCpu=0:01:40 **
[12/20 15:03:50     99s]  ReSet Options after AAE Based Opt flow 
[12/20 15:03:50     99s] 
[12/20 15:03:50     99s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:03:50     99s] Deleting Lib Analyzer.
[12/20 15:03:50     99s] 
[12/20 15:03:50     99s] TimeStamp Deleting Cell Server End ...
[12/20 15:03:50     99s] Opt: RC extraction mode changed to 'detail'
[12/20 15:03:50     99s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[12/20 15:03:50     99s] Type 'man IMPOPT-3195' for more detail.
[12/20 15:03:50     99s] *** Finished optDesign ***
[12/20 15:03:50     99s] 
[12/20 15:03:50     99s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:03.7 real=0:00:05.1)
[12/20 15:03:50     99s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 15:03:50     99s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:00.6 real=0:00:01.1)
[12/20 15:03:50     99s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[12/20 15:03:50     99s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 15:03:50     99s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 15:03:50     99s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[12/20 15:03:50     99s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 15:03:50     99s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/20 15:03:50     99s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[12/20 15:03:50     99s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[12/20 15:03:50     99s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 15:03:50     99s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 15:03:50     99s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/20 15:03:50     99s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:03:50     99s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2061.1M)
[12/20 15:03:50     99s] Info: Destroy the CCOpt slew target map.
[12/20 15:03:50     99s] clean pInstBBox. size 0
[12/20 15:03:50     99s] All LLGs are deleted
[12/20 15:03:50     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:03:50     99s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2053.1M, EPOCH TIME: 1734687230.327910
[12/20 15:03:50     99s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2053.1M, EPOCH TIME: 1734687230.327993
[12/20 15:03:50     99s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:03:50     99s] *** optDesign #1 [finish] : cpu/real = 0:00:03.6/0:00:05.1 (0.7), totSession cpu/real = 0:01:39.8/0:39:02.2 (0.0), mem = 2053.1M
[12/20 15:03:50     99s] 
[12/20 15:03:50     99s] =============================================================================================
[12/20 15:03:50     99s]  Final TAT Report : optDesign #1                                                21.15-s110_1
[12/20 15:03:50     99s] =============================================================================================
[12/20 15:03:50     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:03:50     99s] ---------------------------------------------------------------------------------------------
[12/20 15:03:50     99s] [ InitOpt                ]      1   0:00:00.7  (  14.4 % )     0:00:00.7 /  0:00:00.8    1.0
[12/20 15:03:50     99s] [ DrvOpt                 ]      1   0:00:00.8  (  15.8 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:03:50     99s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:50     99s] [ LayerAssignment        ]      2   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:03:50     99s] [ BuildHoldData          ]      1   0:00:00.1  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/20 15:03:50     99s] [ OptSummaryReport       ]      5   0:00:00.1  (   2.7 % )     0:00:01.2 /  0:00:00.2    0.2
[12/20 15:03:50     99s] [ DrvReport              ]      9   0:00:01.0  (  18.9 % )     0:00:01.0 /  0:00:00.0    0.0
[12/20 15:03:50     99s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:03:50     99s] [ CheckPlace             ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:03:50     99s] [ EcoRoute               ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:03:50     99s] [ ExtractRC              ]      2   0:00:01.0  (  20.4 % )     0:00:01.0 /  0:00:00.5    0.5
[12/20 15:03:50     99s] [ TimingUpdate           ]     15   0:00:00.6  (  11.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:03:50     99s] [ FullDelayCalc          ]      5   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:03:50     99s] [ TimingReport           ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:03:50     99s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:03:50     99s] [ MISC                   ]          0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    0.9
[12/20 15:03:50     99s] ---------------------------------------------------------------------------------------------
[12/20 15:03:50     99s]  optDesign #1 TOTAL                 0:00:05.1  ( 100.0 % )     0:00:05.1 /  0:00:03.6    0.7
[12/20 15:03:50     99s] ---------------------------------------------------------------------------------------------
[12/20 15:03:50     99s] 
[12/20 15:04:30    101s] <CMD> addFiller -cell feedth9 -prefix FILLER -doDRC
[12/20 15:04:30    101s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/20 15:04:30    101s] Type 'man IMPSP-5217' for more detail.
[12/20 15:04:30    101s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2053.1M, EPOCH TIME: 1734687270.456440
[12/20 15:04:30    101s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2053.1M, EPOCH TIME: 1734687270.456534
[12/20 15:04:30    101s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2053.1M, EPOCH TIME: 1734687270.456556
[12/20 15:04:30    101s] Processing tracks to init pin-track alignment.
[12/20 15:04:30    101s] z: 2, totalTracks: 1
[12/20 15:04:30    101s] z: 4, totalTracks: 1
[12/20 15:04:30    101s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:04:30    101s] All LLGs are deleted
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2053.1M, EPOCH TIME: 1734687270.458995
[12/20 15:04:30    101s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2053.1M, EPOCH TIME: 1734687270.459277
[12/20 15:04:30    101s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2053.1M, EPOCH TIME: 1734687270.459312
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2053.1M, EPOCH TIME: 1734687270.459383
[12/20 15:04:30    101s] Max number of tech site patterns supported in site array is 256.
[12/20 15:04:30    101s] Core basic site is CoreSite
[12/20 15:04:30    101s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2053.1M, EPOCH TIME: 1734687270.465968
[12/20 15:04:30    101s] After signature check, allow fast init is false, keep pre-filter is true.
[12/20 15:04:30    101s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/20 15:04:30    101s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2053.1M, EPOCH TIME: 1734687270.466695
[12/20 15:04:30    101s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:04:30    101s] SiteArray: use 659,456 bytes
[12/20 15:04:30    101s] SiteArray: current memory after site array memory allocation 2053.1M
[12/20 15:04:30    101s] SiteArray: FP blocked sites are writable
[12/20 15:04:30    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:04:30    101s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2053.1M, EPOCH TIME: 1734687270.467900
[12/20 15:04:30    101s] Process 6697 wires and vias for routing blockage and capacity analysis
[12/20 15:04:30    101s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.004, REAL:0.004, MEM:2053.1M, EPOCH TIME: 1734687270.471622
[12/20 15:04:30    101s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:04:30    101s] Atter site array init, number of instance map data is 0.
[12/20 15:04:30    101s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.014, REAL:0.014, MEM:2053.1M, EPOCH TIME: 1734687270.473122
[12/20 15:04:30    101s] 
[12/20 15:04:30    101s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:04:30    101s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.014, REAL:0.014, MEM:2053.1M, EPOCH TIME: 1734687270.473518
[12/20 15:04:30    101s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2053.1M, EPOCH TIME: 1734687270.473539
[12/20 15:04:30    101s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2053.1M, EPOCH TIME: 1734687270.473558
[12/20 15:04:30    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2053.1MB).
[12/20 15:04:30    101s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.017, REAL:0.017, MEM:2053.1M, EPOCH TIME: 1734687270.473592
[12/20 15:04:30    101s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.017, REAL:0.017, MEM:2053.1M, EPOCH TIME: 1734687270.473602
[12/20 15:04:30    101s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2053.1M, EPOCH TIME: 1734687270.473613
[12/20 15:04:30    101s]   Signal wire search tree: 1806 elements. (cpu=0:00:00.0, mem=0.0M)
[12/20 15:04:30    101s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2053.1M, EPOCH TIME: 1734687270.473942
[12/20 15:04:30    101s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2053.1M, EPOCH TIME: 1734687270.474298
[12/20 15:04:30    101s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2053.1M, EPOCH TIME: 1734687270.474317
[12/20 15:04:30    101s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2053.1M, EPOCH TIME: 1734687270.474333
[12/20 15:04:30    101s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2053.1M, EPOCH TIME: 1734687270.474351
[12/20 15:04:30    101s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/20 15:04:30    101s] AddFiller main function time CPU:0.086, REAL:0.088
[12/20 15:04:30    101s] Filler instance commit time CPU:0.029, REAL:0.029
[12/20 15:04:30    101s] *INFO: Adding fillers to top-module.
[12/20 15:04:30    101s] *INFO:   Added 11604 filler insts (cell feedth9 / prefix FILLER).
[12/20 15:04:30    101s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.087, REAL:0.088, MEM:2069.1M, EPOCH TIME: 1734687270.562246
[12/20 15:04:30    101s] *INFO: Total 11604 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[12/20 15:04:30    101s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.087, REAL:0.088, MEM:2069.1M, EPOCH TIME: 1734687270.562313
[12/20 15:04:30    101s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2069.1M, EPOCH TIME: 1734687270.562326
[12/20 15:04:30    101s] For 11604 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.006, REAL:0.006, MEM:2069.1M, EPOCH TIME: 1734687270.568611
[12/20 15:04:30    101s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.094, REAL:0.094, MEM:2069.1M, EPOCH TIME: 1734687270.568654
[12/20 15:04:30    101s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.094, REAL:0.094, MEM:2069.1M, EPOCH TIME: 1734687270.568667
[12/20 15:04:30    101s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/20 15:04:30    101s] *INFO: Second pass addFiller without DRC checking.
[12/20 15:04:30    101s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2069.1M, EPOCH TIME: 1734687270.568688
[12/20 15:04:30    101s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2069.1M, EPOCH TIME: 1734687270.568699
[12/20 15:04:30    101s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2069.1M, EPOCH TIME: 1734687270.568827
[12/20 15:04:30    101s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2069.1M, EPOCH TIME: 1734687270.568847
[12/20 15:04:30    101s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/20 15:04:30    101s] AddFiller main function time CPU:0.000, REAL:0.001
[12/20 15:04:30    101s] Filler instance commit time CPU:0.000, REAL:0.000
[12/20 15:04:30    101s] *INFO: Adding fillers to top-module.
[12/20 15:04:30    101s] *INFO:   Added 0 filler inst of any cell-type.
[12/20 15:04:30    101s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.001, REAL:0.001, MEM:2069.1M, EPOCH TIME: 1734687270.570233
[12/20 15:04:30    101s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.001, REAL:0.001, MEM:2069.1M, EPOCH TIME: 1734687270.570268
[12/20 15:04:30    101s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.002, REAL:0.002, MEM:2069.1M, EPOCH TIME: 1734687270.570299
[12/20 15:04:30    101s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.002, REAL:0.002, MEM:2069.1M, EPOCH TIME: 1734687270.570310
[12/20 15:04:30    101s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2069.1M, EPOCH TIME: 1734687270.570329
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11695).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] All LLGs are deleted
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2069.1M, EPOCH TIME: 1734687270.572448
[12/20 15:04:30    101s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2068.4M, EPOCH TIME: 1734687270.572759
[12/20 15:04:30    101s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.004, REAL:0.004, MEM:2063.4M, EPOCH TIME: 1734687270.574111
[12/20 15:04:30    101s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.117, REAL:0.118, MEM:2063.4M, EPOCH TIME: 1734687270.574142
[12/20 15:04:30    101s] <CMD> addFiller -cell feedth3 -prefix FILLER -doDRC
[12/20 15:04:30    101s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/20 15:04:30    101s] Type 'man IMPSP-5217' for more detail.
[12/20 15:04:30    101s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2063.4M, EPOCH TIME: 1734687270.578411
[12/20 15:04:30    101s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2063.4M, EPOCH TIME: 1734687270.578547
[12/20 15:04:30    101s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2063.4M, EPOCH TIME: 1734687270.578573
[12/20 15:04:30    101s] Processing tracks to init pin-track alignment.
[12/20 15:04:30    101s] z: 2, totalTracks: 1
[12/20 15:04:30    101s] z: 4, totalTracks: 1
[12/20 15:04:30    101s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:04:30    101s] All LLGs are deleted
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2063.4M, EPOCH TIME: 1734687270.581985
[12/20 15:04:30    101s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2063.4M, EPOCH TIME: 1734687270.582218
[12/20 15:04:30    101s] # Building elevator llgBox search-tree.
[12/20 15:04:30    101s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2063.4M, EPOCH TIME: 1734687270.582433
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2063.4M, EPOCH TIME: 1734687270.582495
[12/20 15:04:30    101s] Max number of tech site patterns supported in site array is 256.
[12/20 15:04:30    101s] Core basic site is CoreSite
[12/20 15:04:30    101s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2063.4M, EPOCH TIME: 1734687270.589750
[12/20 15:04:30    101s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:04:30    101s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/20 15:04:30    101s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2063.4M, EPOCH TIME: 1734687270.590874
[12/20 15:04:30    101s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:04:30    101s] SiteArray: use 659,456 bytes
[12/20 15:04:30    101s] SiteArray: current memory after site array memory allocation 2064.1M
[12/20 15:04:30    101s] SiteArray: FP blocked sites are writable
[12/20 15:04:30    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:04:30    101s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2064.1M, EPOCH TIME: 1734687270.592055
[12/20 15:04:30    101s] Process 6697 wires and vias for routing blockage and capacity analysis
[12/20 15:04:30    101s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.004, REAL:0.004, MEM:2064.1M, EPOCH TIME: 1734687270.595818
[12/20 15:04:30    101s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:04:30    101s] Atter site array init, number of instance map data is 0.
[12/20 15:04:30    101s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.015, REAL:0.015, MEM:2064.1M, EPOCH TIME: 1734687270.597419
[12/20 15:04:30    101s] 
[12/20 15:04:30    101s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:04:30    101s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.016, REAL:0.016, MEM:2064.1M, EPOCH TIME: 1734687270.598533
[12/20 15:04:30    101s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2064.1M, EPOCH TIME: 1734687270.598556
[12/20 15:04:30    101s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2064.1M, EPOCH TIME: 1734687270.598570
[12/20 15:04:30    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2064.1MB).
[12/20 15:04:30    101s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.021, MEM:2064.1M, EPOCH TIME: 1734687270.599079
[12/20 15:04:30    101s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.020, REAL:0.021, MEM:2064.1M, EPOCH TIME: 1734687270.599091
[12/20 15:04:30    101s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2064.1M, EPOCH TIME: 1734687270.599102
[12/20 15:04:30    101s]   Signal wire search tree: 1806 elements. (cpu=0:00:00.0, mem=0.0M)
[12/20 15:04:30    101s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2064.1M, EPOCH TIME: 1734687270.599433
[12/20 15:04:30    101s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2064.1M, EPOCH TIME: 1734687270.606490
[12/20 15:04:30    101s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2064.1M, EPOCH TIME: 1734687270.606568
[12/20 15:04:30    101s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2064.1M, EPOCH TIME: 1734687270.606700
[12/20 15:04:30    101s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2064.1M, EPOCH TIME: 1734687270.606726
[12/20 15:04:30    101s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/20 15:04:30    101s] AddFiller main function time CPU:0.002, REAL:0.003
[12/20 15:04:30    101s] Filler instance commit time CPU:0.000, REAL:0.000
[12/20 15:04:30    101s] *INFO: Adding fillers to top-module.
[12/20 15:04:30    101s] *INFO:   Added 114 filler insts (cell feedth3 / prefix FILLER).
[12/20 15:04:30    101s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.004, REAL:0.004, MEM:2064.1M, EPOCH TIME: 1734687270.610330
[12/20 15:04:30    101s] *INFO: Total 114 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/20 15:04:30    101s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.004, REAL:0.004, MEM:2064.1M, EPOCH TIME: 1734687270.610358
[12/20 15:04:30    101s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2064.1M, EPOCH TIME: 1734687270.610368
[12/20 15:04:30    101s] For 114 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2064.1M, EPOCH TIME: 1734687270.610528
[12/20 15:04:30    101s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.004, REAL:0.004, MEM:2064.1M, EPOCH TIME: 1734687270.610542
[12/20 15:04:30    101s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.004, REAL:0.004, MEM:2064.1M, EPOCH TIME: 1734687270.610553
[12/20 15:04:30    101s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[12/20 15:04:30    101s] *INFO: Second pass addFiller without DRC checking.
[12/20 15:04:30    101s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2064.1M, EPOCH TIME: 1734687270.610580
[12/20 15:04:30    101s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2064.1M, EPOCH TIME: 1734687270.610591
[12/20 15:04:30    101s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2064.1M, EPOCH TIME: 1734687270.610667
[12/20 15:04:30    101s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2064.1M, EPOCH TIME: 1734687270.610682
[12/20 15:04:30    101s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/20 15:04:30    101s] AddFiller main function time CPU:0.001, REAL:0.001
[12/20 15:04:30    101s] Filler instance commit time CPU:0.000, REAL:0.000
[12/20 15:04:30    101s] *INFO: Adding fillers to top-module.
[12/20 15:04:30    101s] *INFO:   Added 0 filler inst of any cell-type.
[12/20 15:04:30    101s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.001, REAL:0.001, MEM:2064.1M, EPOCH TIME: 1734687270.611857
[12/20 15:04:30    101s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.001, REAL:0.001, MEM:2064.1M, EPOCH TIME: 1734687270.611872
[12/20 15:04:30    101s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.001, REAL:0.001, MEM:2064.1M, EPOCH TIME: 1734687270.611896
[12/20 15:04:30    101s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.001, REAL:0.001, MEM:2064.1M, EPOCH TIME: 1734687270.611906
[12/20 15:04:30    101s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2064.1M, EPOCH TIME: 1734687270.611927
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11809).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] All LLGs are deleted
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2064.1M, EPOCH TIME: 1734687270.613500
[12/20 15:04:30    101s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2063.4M, EPOCH TIME: 1734687270.613798
[12/20 15:04:30    101s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.003, REAL:0.003, MEM:2063.4M, EPOCH TIME: 1734687270.614779
[12/20 15:04:30    101s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.036, REAL:0.036, MEM:2063.4M, EPOCH TIME: 1734687270.614806
[12/20 15:04:30    101s] <CMD> addFiller -cell feedth -prefix FILLER -doDRC
[12/20 15:04:30    101s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/20 15:04:30    101s] Type 'man IMPSP-5217' for more detail.
[12/20 15:04:30    101s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2063.4M, EPOCH TIME: 1734687270.619452
[12/20 15:04:30    101s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2063.4M, EPOCH TIME: 1734687270.619643
[12/20 15:04:30    101s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2063.4M, EPOCH TIME: 1734687270.619673
[12/20 15:04:30    101s] Processing tracks to init pin-track alignment.
[12/20 15:04:30    101s] z: 2, totalTracks: 1
[12/20 15:04:30    101s] z: 4, totalTracks: 1
[12/20 15:04:30    101s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:04:30    101s] All LLGs are deleted
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2063.4M, EPOCH TIME: 1734687270.623479
[12/20 15:04:30    101s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2063.4M, EPOCH TIME: 1734687270.623750
[12/20 15:04:30    101s] # Building elevator llgBox search-tree.
[12/20 15:04:30    101s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2063.4M, EPOCH TIME: 1734687270.623990
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2063.4M, EPOCH TIME: 1734687270.624064
[12/20 15:04:30    101s] Max number of tech site patterns supported in site array is 256.
[12/20 15:04:30    101s] Core basic site is CoreSite
[12/20 15:04:30    101s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2063.4M, EPOCH TIME: 1734687270.630894
[12/20 15:04:30    101s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:04:30    101s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/20 15:04:30    101s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.001, REAL:0.001, MEM:2063.4M, EPOCH TIME: 1734687270.631864
[12/20 15:04:30    101s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:04:30    101s] SiteArray: use 659,456 bytes
[12/20 15:04:30    101s] SiteArray: current memory after site array memory allocation 2064.1M
[12/20 15:04:30    101s] SiteArray: FP blocked sites are writable
[12/20 15:04:30    101s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:04:30    101s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2064.1M, EPOCH TIME: 1734687270.632969
[12/20 15:04:30    101s] Process 6697 wires and vias for routing blockage and capacity analysis
[12/20 15:04:30    101s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.004, REAL:0.004, MEM:2064.1M, EPOCH TIME: 1734687270.637110
[12/20 15:04:30    101s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:04:30    101s] Atter site array init, number of instance map data is 0.
[12/20 15:04:30    101s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.015, REAL:0.015, MEM:2064.1M, EPOCH TIME: 1734687270.638957
[12/20 15:04:30    101s] 
[12/20 15:04:30    101s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:04:30    101s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.016, REAL:0.016, MEM:2064.1M, EPOCH TIME: 1734687270.640191
[12/20 15:04:30    101s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2064.1M, EPOCH TIME: 1734687270.640215
[12/20 15:04:30    101s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2064.1M, EPOCH TIME: 1734687270.640230
[12/20 15:04:30    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2064.1MB).
[12/20 15:04:30    101s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.021, REAL:0.021, MEM:2064.1M, EPOCH TIME: 1734687270.640755
[12/20 15:04:30    101s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.021, REAL:0.021, MEM:2064.1M, EPOCH TIME: 1734687270.640766
[12/20 15:04:30    101s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2064.1M, EPOCH TIME: 1734687270.640777
[12/20 15:04:30    101s]   Signal wire search tree: 1806 elements. (cpu=0:00:00.0, mem=0.0M)
[12/20 15:04:30    101s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:2064.1M, EPOCH TIME: 1734687270.641111
[12/20 15:04:30    101s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2064.1M, EPOCH TIME: 1734687270.647724
[12/20 15:04:30    101s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2064.1M, EPOCH TIME: 1734687270.647754
[12/20 15:04:30    101s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2064.1M, EPOCH TIME: 1734687270.647833
[12/20 15:04:30    101s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2064.1M, EPOCH TIME: 1734687270.647856
[12/20 15:04:30    101s] AddFiller init all instances time CPU:0.000, REAL:0.000
[12/20 15:04:30    101s] AddFiller main function time CPU:0.006, REAL:0.006
[12/20 15:04:30    101s] Filler instance commit time CPU:0.002, REAL:0.002
[12/20 15:04:30    101s] *INFO: Adding fillers to top-module.
[12/20 15:04:30    101s] *INFO:   Added 503 filler insts (cell feedth / prefix FILLER).
[12/20 15:04:30    101s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.007, REAL:0.007, MEM:2064.1M, EPOCH TIME: 1734687270.654862
[12/20 15:04:30    101s] *INFO: Total 503 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[12/20 15:04:30    101s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.007, REAL:0.007, MEM:2064.1M, EPOCH TIME: 1734687270.654922
[12/20 15:04:30    101s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2064.1M, EPOCH TIME: 1734687270.654933
[12/20 15:04:30    101s] For 503 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:2064.1M, EPOCH TIME: 1734687270.655357
[12/20 15:04:30    101s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.008, REAL:0.008, MEM:2064.1M, EPOCH TIME: 1734687270.655376
[12/20 15:04:30    101s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.008, REAL:0.008, MEM:2064.1M, EPOCH TIME: 1734687270.655386
[12/20 15:04:30    101s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2064.1M, EPOCH TIME: 1734687270.655403
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] All LLGs are deleted
[12/20 15:04:30    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:04:30    101s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2064.1M, EPOCH TIME: 1734687270.657281
[12/20 15:04:30    101s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2063.4M, EPOCH TIME: 1734687270.657586
[12/20 15:04:30    101s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.003, REAL:0.003, MEM:2063.4M, EPOCH TIME: 1734687270.658566
[12/20 15:04:30    101s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.039, REAL:0.039, MEM:2063.4M, EPOCH TIME: 1734687270.658591
[12/20 15:04:32    101s] <CMD> saveDesign top_post_route_and_filler
[12/20 15:04:32    101s] The in-memory database contained RC information but was not saved. To save 
[12/20 15:04:32    101s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/20 15:04:32    101s] so it should only be saved when it is really desired.
[12/20 15:04:32    101s] #% Begin save design ... (date=12/20 15:04:32, mem=1865.9M)
[12/20 15:04:32    101s] % Begin Save ccopt configuration ... (date=12/20 15:04:32, mem=1865.9M)
[12/20 15:04:32    101s] % End Save ccopt configuration ... (date=12/20 15:04:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1865.9M, current mem=1865.9M)
[12/20 15:04:32    101s] % Begin Save netlist data ... (date=12/20 15:04:32, mem=1865.9M)
[12/20 15:04:32    101s] Writing Binary DB to top_post_route_and_filler.dat/elevator.v.bin in single-threaded mode...
[12/20 15:04:32    101s] % End Save netlist data ... (date=12/20 15:04:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.0M, current mem=1866.0M)
[12/20 15:04:32    101s] Saving symbol-table file ...
[12/20 15:04:32    101s] Saving congestion map file top_post_route_and_filler.dat/elevator.route.congmap.gz ...
[12/20 15:04:32    101s] % Begin Save AAE data ... (date=12/20 15:04:32, mem=1866.0M)
[12/20 15:04:32    101s] Saving AAE Data ...
[12/20 15:04:32    101s] % End Save AAE data ... (date=12/20 15:04:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.0M, current mem=1866.0M)
[12/20 15:04:32    101s] Saving preference file top_post_route_and_filler.dat/gui.pref.tcl ...
[12/20 15:04:32    101s] Saving mode setting ...
[12/20 15:04:32    101s] Saving global file ...
[12/20 15:04:32    101s] % Begin Save floorplan data ... (date=12/20 15:04:32, mem=1866.4M)
[12/20 15:04:32    101s] Saving floorplan file ...
[12/20 15:04:32    101s] % End Save floorplan data ... (date=12/20 15:04:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.4M, current mem=1866.4M)
[12/20 15:04:32    101s] Saving PG file top_post_route_and_filler.dat/elevator.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Fri Dec 20 15:04:32 2024)
[12/20 15:04:32    101s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2065.0M) ***
[12/20 15:04:32    101s] Saving Drc markers ...
[12/20 15:04:32    101s] ... No Drc file written since there is no markers found.
[12/20 15:04:32    101s] % Begin Save placement data ... (date=12/20 15:04:32, mem=1866.4M)
[12/20 15:04:32    101s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/20 15:04:32    101s] Save Adaptive View Pruning View Names to Binary file
[12/20 15:04:32    101s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2068.0M) ***
[12/20 15:04:32    101s] % End Save placement data ... (date=12/20 15:04:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.6M, current mem=1866.6M)
[12/20 15:04:33    101s] % Begin Save routing data ... (date=12/20 15:04:32, mem=1866.6M)
[12/20 15:04:33    101s] Saving route file ...
[12/20 15:04:33    101s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2065.0M) ***
[12/20 15:04:33    102s] % End Save routing data ... (date=12/20 15:04:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=1866.7M, current mem=1866.7M)
[12/20 15:04:33    102s] Saving property file top_post_route_and_filler.dat/elevator.prop
[12/20 15:04:33    102s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2068.0M) ***
[12/20 15:04:33    102s] #Saving pin access data to file top_post_route_and_filler.dat/elevator.apa ...
[12/20 15:04:33    102s] #
[12/20 15:04:33    102s] % Begin Save power constraints data ... (date=12/20 15:04:33, mem=1866.8M)
[12/20 15:04:33    102s] % End Save power constraints data ... (date=12/20 15:04:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1866.8M, current mem=1866.8M)
[12/20 15:04:33    102s] Generated self-contained design top_post_route_and_filler.dat
[12/20 15:04:33    102s] #% End save design ... (date=12/20 15:04:33, total cpu=0:00:00.2, real=0:00:01.0, peak res=1867.3M, current mem=1867.3M)
[12/20 15:04:33    102s] *** Message Summary: 0 warning(s), 0 error(s)
[12/20 15:04:33    102s] 
[12/20 15:05:33    104s] <CMD> streamOut Top_FINAL_BARREL2final.gds -mapFile /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/tech_data/lef/gds2_fe_4l.map -libName DesignLib -merge {/home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds} -uniquifyCellNames -units 1000 -mode ALL
[12/20 15:05:33    104s] Merge file: /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5
[12/20 15:05:33    104s] Merge file: /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds has version number: 5
[12/20 15:05:33    104s] Parse flat map file...
[12/20 15:05:33    104s] Writing GDSII file ...
[12/20 15:05:33    104s] 	****** db unit per micron = 1000 ******
[12/20 15:05:33    104s] 	****** output gds2 file unit per micron = 1000 ******
[12/20 15:05:33    104s] 	****** unit scaling factor = 1 ******
[12/20 15:05:33    104s] Output for instance
[12/20 15:05:33    104s] Output for bump
[12/20 15:05:33    104s] Output for physical terminals
[12/20 15:05:33    104s] Output for logical terminals
[12/20 15:05:33    104s] Output for regular nets
[12/20 15:05:33    104s] Output for special nets and metal fills
[12/20 15:05:33    104s] Output for via structure generation total number 27
[12/20 15:05:33    104s] Statistics for GDS generated (version 5)
[12/20 15:05:33    104s] ----------------------------------------
[12/20 15:05:33    104s] Stream Out Layer Mapping Information:
[12/20 15:05:33    104s] GDS Layer Number          GDS Layer Name
[12/20 15:05:33    104s] ----------------------------------------
[12/20 15:05:33    104s]     50                             TOP_M
[12/20 15:05:33    104s]     44                                M3
[12/20 15:05:33    104s]     42                                M2
[12/20 15:05:33    104s]     40                                M1
[12/20 15:05:33    104s]     49                             TOP_V
[12/20 15:05:33    104s]     41                                V2
[12/20 15:05:33    104s]     43                                V3
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Stream Out Information Processed for GDS version 5:
[12/20 15:05:33    104s] Units: 1000 DBU
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Object                             Count
[12/20 15:05:33    104s] ----------------------------------------
[12/20 15:05:33    104s] Instances                          12416
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Ports/Pins                             0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Nets                                1226
[12/20 15:05:33    104s]     metal layer M1                   158
[12/20 15:05:33    104s]     metal layer M2                   769
[12/20 15:05:33    104s]     metal layer M3                   294
[12/20 15:05:33    104s]     metal layer TOP_M                  5
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s]     Via Instances                    580
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Special Nets                         602
[12/20 15:05:33    104s]     metal layer M1                   314
[12/20 15:05:33    104s]     metal layer M2                    56
[12/20 15:05:33    104s]     metal layer M3                   143
[12/20 15:05:33    104s]     metal layer TOP_M                 89
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s]     Via Instances                   5364
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Metal Fills                            0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s]     Via Instances                      0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Metal FillOPCs                         0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s]     Via Instances                      0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Metal FillDRCs                         0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s]     Via Instances                      0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Text                                 131
[12/20 15:05:33    104s]     metal layer M1                    19
[12/20 15:05:33    104s]     metal layer M2                    88
[12/20 15:05:33    104s]     metal layer M3                    23
[12/20 15:05:33    104s]     metal layer TOP_M                  1
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Blockages                              0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Custom Text                            0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Custom Box                             0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Trim Metal                             0
[12/20 15:05:33    104s] 
[12/20 15:05:33    104s] Scanning GDS file /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds to register cell name ......
[12/20 15:05:33    104s] Scanning GDS file /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds to register cell name ......
[12/20 15:05:33    104s] Merging GDS file /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds ......
[12/20 15:05:33    104s] 	****** Merge file: /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5.
[12/20 15:05:33    104s] 	****** Merge file: /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has units: 1000 per micron.
[12/20 15:05:33    104s] 	****** unit scaling factor = 1 ******
[12/20 15:05:33    104s] Merging GDS file /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds ......
[12/20 15:05:33    104s] 	****** Merge file: /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds has version number: 5.
[12/20 15:05:33    104s] 	****** Merge file: /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds has units: 1000 per micron.
[12/20 15:05:33    104s] 	****** unit scaling factor = 1 ******
[12/20 15:05:33    105s] ######Streamout is finished!
[12/20 15:07:16    109s] <CMD> streamOut Top_FINAL_elevator2final.gds -mapFile /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/tech_data/lef/gds2_fe_4l.map -libName DesignLib -merge {/home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds} -uniquifyCellNames -units 1000 -mode ALL
[12/20 15:07:16    109s] Merge file: /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5
[12/20 15:07:16    109s] Merge file: /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds has version number: 5
[12/20 15:07:16    109s] Parse flat map file...
[12/20 15:07:16    109s] Writing GDSII file ...
[12/20 15:07:16    109s] 	****** db unit per micron = 1000 ******
[12/20 15:07:16    109s] 	****** output gds2 file unit per micron = 1000 ******
[12/20 15:07:16    109s] 	****** unit scaling factor = 1 ******
[12/20 15:07:16    109s] Output for instance
[12/20 15:07:16    109s] Output for bump
[12/20 15:07:16    109s] Output for physical terminals
[12/20 15:07:16    109s] Output for logical terminals
[12/20 15:07:16    109s] Output for regular nets
[12/20 15:07:16    109s] Output for special nets and metal fills
[12/20 15:07:16    109s] Output for via structure generation total number 27
[12/20 15:07:16    109s] Statistics for GDS generated (version 5)
[12/20 15:07:16    109s] ----------------------------------------
[12/20 15:07:16    109s] Stream Out Layer Mapping Information:
[12/20 15:07:16    109s] GDS Layer Number          GDS Layer Name
[12/20 15:07:16    109s] ----------------------------------------
[12/20 15:07:16    109s]     50                             TOP_M
[12/20 15:07:16    109s]     44                                M3
[12/20 15:07:16    109s]     42                                M2
[12/20 15:07:16    109s]     40                                M1
[12/20 15:07:16    109s]     49                             TOP_V
[12/20 15:07:16    109s]     41                                V2
[12/20 15:07:16    109s]     43                                V3
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Stream Out Information Processed for GDS version 5:
[12/20 15:07:16    109s] Units: 1000 DBU
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Object                             Count
[12/20 15:07:16    109s] ----------------------------------------
[12/20 15:07:16    109s] Instances                          12416
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Ports/Pins                             0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Nets                                1226
[12/20 15:07:16    109s]     metal layer M1                   158
[12/20 15:07:16    109s]     metal layer M2                   769
[12/20 15:07:16    109s]     metal layer M3                   294
[12/20 15:07:16    109s]     metal layer TOP_M                  5
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s]     Via Instances                    580
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Special Nets                         602
[12/20 15:07:16    109s]     metal layer M1                   314
[12/20 15:07:16    109s]     metal layer M2                    56
[12/20 15:07:16    109s]     metal layer M3                   143
[12/20 15:07:16    109s]     metal layer TOP_M                 89
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s]     Via Instances                   5364
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Metal Fills                            0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s]     Via Instances                      0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Metal FillOPCs                         0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s]     Via Instances                      0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Metal FillDRCs                         0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s]     Via Instances                      0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Text                                 131
[12/20 15:07:16    109s]     metal layer M1                    19
[12/20 15:07:16    109s]     metal layer M2                    88
[12/20 15:07:16    109s]     metal layer M3                    23
[12/20 15:07:16    109s]     metal layer TOP_M                  1
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Blockages                              0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Custom Text                            0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Custom Box                             0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Trim Metal                             0
[12/20 15:07:16    109s] 
[12/20 15:07:16    109s] Scanning GDS file /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds to register cell name ......
[12/20 15:07:16    109s] Scanning GDS file /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds to register cell name ......
[12/20 15:07:16    109s] Merging GDS file /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds ......
[12/20 15:07:16    109s] 	****** Merge file: /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has version number: 5.
[12/20 15:07:16    109s] 	****** Merge file: /home/vlsi25/Downloads/scl_pdk/stdlib/fs120/gds/tsl18fs120.gds has units: 1000 per micron.
[12/20 15:07:16    109s] 	****** unit scaling factor = 1 ******
[12/20 15:07:16    109s] Merging GDS file /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds ......
[12/20 15:07:16    109s] 	****** Merge file: /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds has version number: 5.
[12/20 15:07:16    109s] 	****** Merge file: /home/vlsi25//Downloads/scl_pdk//iolib/cio150/gds/tsl18cio150_4lm.gds has units: 1000 per micron.
[12/20 15:07:16    109s] 	****** unit scaling factor = 1 ******
[12/20 15:07:16    109s] ######Streamout is finished!
[12/20 15:07:49    111s] <CMD> zoomBox 37.61000 22.07600 1009.72600 892.32700
[12/20 15:07:49    111s] <CMD> zoomBox 210.36700 136.60000 807.36800 671.04300
[12/20 15:07:50    111s] <CMD> zoomBox 341.78800 223.72100 653.42800 502.70500
[12/20 15:07:51    111s] <CMD> zoomBox 378.37200 251.69000 603.53200 453.25600
[12/20 15:07:53    111s] <CMD> zoomBox 415.12500 279.78900 553.40200 403.57600
[12/20 15:07:53    111s] <CMD> zoomBox 437.62700 297.11300 522.54700 373.13500
[12/20 15:07:54    111s] <CMD> zoomBox 404.83100 271.86300 567.51300 417.49800
[12/20 15:07:55    111s] <CMD> zoomBox 392.87200 263.46900 584.26300 434.80500
[12/20 15:07:57    111s] <CMD> zoomBox 413.75900 267.66000 552.03900 391.45000
[12/20 15:07:57    111s] <CMD> zoomBox 428.84900 270.68700 528.75700 360.12600
[12/20 15:07:58    111s] <CMD> zoomBox 447.62800 274.45400 499.78200 321.14300
[12/20 15:07:58    111s] <CMD> zoomBox 455.54200 276.04100 487.57200 304.71500
[12/20 15:07:59    111s] <CMD> zoomBox 460.40200 277.09600 480.07300 294.70600
[12/20 15:08:02    112s] <CMD> zoomBox 454.22600 272.55100 491.91100 306.28700
[12/20 15:08:03    112s] <CMD> zoomBox 432.89100 256.36800 532.81100 345.81800
[12/20 15:08:03    112s] <CMD> zoomBox 388.48400 218.88700 613.68100 420.48600
[12/20 15:08:04    112s] <CMD> zoomBox 284.38700 131.59000 791.92500 585.94500
[12/20 15:08:04    112s] <CMD> zoomBox 160.62100 22.67600 987.06200 762.51700
[12/20 15:08:05    112s] <CMD> zoomBox 27.57500 -92.30200 1171.43700 931.69900
[12/20 15:08:07    112s] <CMD> zoomBox -167.37100 -294.63600 1415.82900 1122.66600
[12/20 15:08:09    112s] <CMD> setLayerPreference M2 -isVisible 0
[12/20 15:08:12    112s] <CMD> zoomBox 184.71500 126.33500 781.81900 660.87100
[12/20 15:08:12    112s] <CMD> zoomBox 286.62000 248.17700 598.31400 527.21000
[12/20 15:08:13    112s] <CMD> zoomBox 102.82500 28.42300 929.27500 768.27200
[12/20 15:08:13    112s] <CMD> zoomBox -83.25800 -193.93600 1262.47800 1010.78500
[12/20 15:08:14    112s] <CMD> zoomBox 260.39800 83.40300 1086.84900 823.25300
[12/20 15:08:15    112s] <CMD> zoomBox -90.82800 -181.44000 1254.91100 1023.28400
[12/20 15:08:15    112s] <CMD> zoomBox -251.81300 -301.56400 1331.40900 1115.75800
[12/20 15:08:17    113s] <CMD> zoomBox 34.11000 151.64700 1006.40800 1022.06100
[12/20 15:08:18    113s] <CMD> zoomBox -251.20000 -302.79500 1332.02500 1114.52900
[12/20 15:08:35    113s] <CMD> setLayerPreference allM2 -color pink
[12/20 15:08:39    114s] <CMD> setLayerPreference allM2 -color cyan
[12/20 15:08:40    114s] <CMD> setLayerPreference allM2 -color cyan
[12/20 15:08:42    114s] <CMD> setLayerPreference allM2 -color cyan
[12/20 15:08:44    114s] <CMD> setLayerPreference M2 -isVisible 1
[12/20 15:09:00    115s] <CMD> reset_parasitics
[12/20 15:09:00    115s] Reset Parastics called with the command reset_parasiticsClosing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_x3WWAI.rcdb.d': 110 access done (mem: 2069.141M)
[12/20 15:09:00    115s] Performing RC Extraction ...
[12/20 15:09:00    115s] <CMD> extractRC
[12/20 15:09:00    115s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'low' .
[12/20 15:09:00    115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:09:00    115s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:09:00    115s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[12/20 15:09:00    115s] RC Extraction called in multi-corner(1) mode.
[12/20 15:09:00    115s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:09:00    115s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:09:00    115s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 15:09:00    115s] * Layer Id             : 1 - M1
[12/20 15:09:00    115s]       Thickness        : 0.54
[12/20 15:09:00    115s]       Min Width        : 0.23
[12/20 15:09:00    115s]       Layer Dielectric : 4.1
[12/20 15:09:00    115s] * Layer Id             : 2 - M2
[12/20 15:09:00    115s]       Thickness        : 0.54
[12/20 15:09:00    115s]       Min Width        : 0.28
[12/20 15:09:00    115s]       Layer Dielectric : 4.1
[12/20 15:09:00    115s] * Layer Id             : 3 - M3
[12/20 15:09:00    115s]       Thickness        : 0.54
[12/20 15:09:00    115s]       Min Width        : 0.28
[12/20 15:09:00    115s]       Layer Dielectric : 4.1
[12/20 15:09:00    115s] * Layer Id             : 4 - M4
[12/20 15:09:00    115s]       Thickness        : 0.84
[12/20 15:09:00    115s]       Min Width        : 0.44
[12/20 15:09:00    115s]       Layer Dielectric : 4.1
[12/20 15:09:00    115s] extractDetailRC Option : -outfile /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_QsxtkM.rcdb.d -maxResLength 200  -basic
[12/20 15:09:00    115s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 15:09:00    115s]       RC Corner Indexes            0   
[12/20 15:09:00    115s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:09:00    115s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 15:09:00    115s] Resistance Scaling Factor    : 1.00000 
[12/20 15:09:00    115s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:09:00    115s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:09:00    115s] Shrink Factor                : 1.00000
[12/20 15:09:00    115s] 
[12/20 15:09:00    115s] Trim Metal Layers:
[12/20 15:09:00    115s] LayerId::1 widthSet size::1
[12/20 15:09:00    115s] LayerId::2 widthSet size::1
[12/20 15:09:00    115s] LayerId::3 widthSet size::1
[12/20 15:09:00    115s] LayerId::4 widthSet size::1
[12/20 15:09:00    115s] eee: pegSigSF::1.070000
[12/20 15:09:00    115s] Initializing multi-corner resistance tables ...
[12/20 15:09:00    115s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:09:00    115s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:09:00    115s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:09:00    115s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:09:00    115s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:09:00    115s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2069.1M)
[12/20 15:09:00    115s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_QsxtkM.rcdb.d' for storing RC.
[12/20 15:09:00    115s] Extracted 10.1437% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 20.1183% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 30.093% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 40.1522% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 50.1268% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 60.1014% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 70.1606% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 80.1352% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 90.1099% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2121.1M)
[12/20 15:09:00    115s] Number of Extracted Resistors     : 1848
[12/20 15:09:00    115s] Number of Extracted Ground Cap.   : 1893
[12/20 15:09:00    115s] Number of Extracted Coupling Cap. : 2708
[12/20 15:09:00    115s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_QsxtkM.rcdb.d' for reading (mem: 2089.879M)
[12/20 15:09:00    115s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 15:09:00    115s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2089.9M)
[12/20 15:09:00    115s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_QsxtkM.rcdb_Filter.rcdb.d' for storing RC.
[12/20 15:09:00    115s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_QsxtkM.rcdb.d': 110 access done (mem: 2093.879M)
[12/20 15:09:00    115s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2093.879M)
[12/20 15:09:00    115s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_QsxtkM.rcdb.d' for reading (mem: 2093.879M)
[12/20 15:09:00    115s] processing rcdb (/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_QsxtkM.rcdb.d) for hinst (top) of cell (elevator);
[12/20 15:09:01    115s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_QsxtkM.rcdb.d': 0 access done (mem: 2093.879M)
[12/20 15:09:01    115s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2093.879M)
[12/20 15:09:01    115s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2093.879M)
[12/20 15:09:06    115s] <CMD> reset_parasitics
[12/20 15:09:06    115s] Reset Parastics called with the command reset_parasiticsPerforming RC Extraction ...
[12/20 15:09:06    115s] <CMD> extractRC
[12/20 15:09:06    115s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'low' .
[12/20 15:09:06    115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:09:06    115s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:09:06    115s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[12/20 15:09:06    115s] RC Extraction called in multi-corner(1) mode.
[12/20 15:09:06    115s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:09:06    115s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:09:06    115s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 15:09:06    115s] * Layer Id             : 1 - M1
[12/20 15:09:06    115s]       Thickness        : 0.54
[12/20 15:09:06    115s]       Min Width        : 0.23
[12/20 15:09:06    115s]       Layer Dielectric : 4.1
[12/20 15:09:06    115s] * Layer Id             : 2 - M2
[12/20 15:09:06    115s]       Thickness        : 0.54
[12/20 15:09:06    115s]       Min Width        : 0.28
[12/20 15:09:06    115s]       Layer Dielectric : 4.1
[12/20 15:09:06    115s] * Layer Id             : 3 - M3
[12/20 15:09:06    115s]       Thickness        : 0.54
[12/20 15:09:06    115s]       Min Width        : 0.28
[12/20 15:09:06    115s]       Layer Dielectric : 4.1
[12/20 15:09:06    115s] * Layer Id             : 4 - M4
[12/20 15:09:06    115s]       Thickness        : 0.84
[12/20 15:09:06    115s]       Min Width        : 0.44
[12/20 15:09:06    115s]       Layer Dielectric : 4.1
[12/20 15:09:06    115s] extractDetailRC Option : -outfile /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d -maxResLength 200  -basic
[12/20 15:09:06    115s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 15:09:06    115s]       RC Corner Indexes            0   
[12/20 15:09:06    115s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:09:06    115s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 15:09:06    115s] Resistance Scaling Factor    : 1.00000 
[12/20 15:09:06    115s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:09:06    115s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:09:06    115s] Shrink Factor                : 1.00000
[12/20 15:09:06    115s] 
[12/20 15:09:06    115s] Trim Metal Layers:
[12/20 15:09:06    115s] LayerId::1 widthSet size::1
[12/20 15:09:06    115s] LayerId::2 widthSet size::1
[12/20 15:09:06    115s] LayerId::3 widthSet size::1
[12/20 15:09:06    115s] LayerId::4 widthSet size::1
[12/20 15:09:06    115s] eee: pegSigSF::1.070000
[12/20 15:09:06    115s] Initializing multi-corner resistance tables ...
[12/20 15:09:06    115s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:09:06    115s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:09:06    115s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:09:06    115s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:09:06    115s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:09:06    115s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2076.2M)
[12/20 15:09:06    115s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for storing RC.
[12/20 15:09:06    115s] Extracted 10.1437% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 20.1183% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 30.093% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 40.1522% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 50.1268% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 60.1014% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 70.1606% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 80.1352% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 90.1099% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2100.2M)
[12/20 15:09:06    115s] Number of Extracted Resistors     : 1848
[12/20 15:09:06    115s] Number of Extracted Ground Cap.   : 1893
[12/20 15:09:06    115s] Number of Extracted Coupling Cap. : 2708
[12/20 15:09:06    115s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2076.152M)
[12/20 15:09:06    115s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 15:09:06    115s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2076.2M)
[12/20 15:09:06    115s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb_Filter.rcdb.d' for storing RC.
[12/20 15:09:06    115s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2076.152M)
[12/20 15:09:06    115s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2076.152M)
[12/20 15:09:06    115s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2076.152M)
[12/20 15:09:06    115s] processing rcdb (/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d) for hinst (top) of cell (elevator);
[12/20 15:09:07    116s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 0 access done (mem: 2076.152M)
[12/20 15:09:07    116s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:01.0, current mem=2076.152M)
[12/20 15:09:07    116s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2076.152M)
[12/20 15:11:38    122s] <CMD> zoomBox -193.44200 -278.52400 1152.29900 926.20100
[12/20 15:11:39    122s] <CMD> zoomBox -319.15100 -331.35000 1543.46700 1336.09100
[12/20 15:11:51    123s] <CMD> setLayerPreference allM2 -color pink
[12/20 15:11:54    123s] <CMD> zoomBox -147.46700 -310.38600 1435.75800 1106.93800
[12/20 15:11:54    123s] <CMD> zoomBox -319.15100 -331.35000 1543.46700 1336.09100
[12/20 15:12:36    125s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:12:36    125s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix elevator_preCTS -outDir timingReports
[12/20 15:12:36    125s] #optDebug: fT-S <1 1 0 0 0>
[12/20 15:12:36    125s] *** timeDesign #1 [begin] : totSession cpu/real = 0:02:05.6/0:47:48.0 (0.0), mem = 2076.2M
[12/20 15:12:36    125s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[12/20 15:12:36    125s] AAE_INFO: switching -siAware from true to false ...
[12/20 15:12:36    125s] AAE DB initialization (MEM=2047.54 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:12:36    125s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/20 15:12:36    125s]  Reset EOS DB
[12/20 15:12:36    125s] Ignoring AAE DB Resetting ...
[12/20 15:12:36    125s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'low' .
[12/20 15:12:36    125s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:12:36    125s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:12:36    125s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[12/20 15:12:36    125s] RC Extraction called in multi-corner(1) mode.
[12/20 15:12:36    125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:12:36    125s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:12:36    125s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 15:12:36    125s] * Layer Id             : 1 - M1
[12/20 15:12:36    125s]       Thickness        : 0.54
[12/20 15:12:36    125s]       Min Width        : 0.23
[12/20 15:12:36    125s]       Layer Dielectric : 4.1
[12/20 15:12:36    125s] * Layer Id             : 2 - M2
[12/20 15:12:36    125s]       Thickness        : 0.54
[12/20 15:12:36    125s]       Min Width        : 0.28
[12/20 15:12:36    125s]       Layer Dielectric : 4.1
[12/20 15:12:36    125s] * Layer Id             : 3 - M3
[12/20 15:12:36    125s]       Thickness        : 0.54
[12/20 15:12:36    125s]       Min Width        : 0.28
[12/20 15:12:36    125s]       Layer Dielectric : 4.1
[12/20 15:12:36    125s] * Layer Id             : 4 - M4
[12/20 15:12:36    125s]       Thickness        : 0.84
[12/20 15:12:36    125s]       Min Width        : 0.44
[12/20 15:12:36    125s]       Layer Dielectric : 4.1
[12/20 15:12:36    125s] extractDetailRC Option : -outfile /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d -maxResLength 200  -basic
[12/20 15:12:36    125s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 15:12:36    125s]       RC Corner Indexes            0   
[12/20 15:12:36    125s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:12:36    125s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 15:12:36    125s] Resistance Scaling Factor    : 1.00000 
[12/20 15:12:36    125s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:12:36    125s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:12:36    125s] Shrink Factor                : 1.00000
[12/20 15:12:36    125s] 
[12/20 15:12:36    125s] Trim Metal Layers:
[12/20 15:12:36    125s] LayerId::1 widthSet size::1
[12/20 15:12:36    125s] LayerId::2 widthSet size::1
[12/20 15:12:36    125s] LayerId::3 widthSet size::1
[12/20 15:12:36    125s] LayerId::4 widthSet size::1
[12/20 15:12:36    125s] eee: pegSigSF::1.070000
[12/20 15:12:36    125s] Initializing multi-corner resistance tables ...
[12/20 15:12:36    125s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:12:36    125s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:12:36    125s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:12:36    125s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:12:36    125s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:12:36    125s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2047.5M)
[12/20 15:12:36    125s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for storing RC.
[12/20 15:12:36    125s] Extracted 10.1437% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 20.1183% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 30.093% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 40.1522% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 50.1268% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 60.1014% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 70.1606% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 80.1352% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 90.1099% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2071.5M)
[12/20 15:12:36    125s] Number of Extracted Resistors     : 1848
[12/20 15:12:36    125s] Number of Extracted Ground Cap.   : 1893
[12/20 15:12:36    125s] Number of Extracted Coupling Cap. : 2708
[12/20 15:12:36    125s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2047.535M)
[12/20 15:12:36    125s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 15:12:36    125s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2047.5M)
[12/20 15:12:36    125s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb_Filter.rcdb.d' for storing RC.
[12/20 15:12:36    125s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2047.535M)
[12/20 15:12:36    125s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2047.535M)
[12/20 15:12:36    125s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2047.535M)
[12/20 15:12:36    125s] processing rcdb (/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d) for hinst (top) of cell (elevator);
[12/20 15:12:36    125s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 0 access done (mem: 2047.535M)
[12/20 15:12:36    125s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2047.535M)
[12/20 15:12:36    125s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2047.535M)
[12/20 15:12:36    125s] Starting delay calculation for Setup views
[12/20 15:12:36    125s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:12:36    125s] #################################################################################
[12/20 15:12:36    125s] # Design Stage: PostRoute
[12/20 15:12:36    125s] # Design Name: elevator
[12/20 15:12:36    125s] # Design Mode: 90nm
[12/20 15:12:36    125s] # Analysis Mode: MMMC OCV 
[12/20 15:12:36    125s] # Parasitics Mode: SPEF/RCDB 
[12/20 15:12:36    125s] # Signoff Settings: SI Off 
[12/20 15:12:36    125s] #################################################################################
[12/20 15:12:36    125s] Calculate early delays in OCV mode...
[12/20 15:12:36    125s] Calculate late delays in OCV mode...
[12/20 15:12:36    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 2045.5M, InitMEM = 2045.5M)
[12/20 15:12:36    125s] Start delay calculation (fullDC) (1 T). (MEM=2045.54)
[12/20 15:12:36    125s] 
[12/20 15:12:36    125s] Trim Metal Layers:
[12/20 15:12:36    125s] LayerId::1 widthSet size::1
[12/20 15:12:36    125s] LayerId::2 widthSet size::1
[12/20 15:12:36    125s] LayerId::3 widthSet size::1
[12/20 15:12:36    125s] LayerId::4 widthSet size::1
[12/20 15:12:36    125s] eee: pegSigSF::1.070000
[12/20 15:12:36    125s] Initializing multi-corner resistance tables ...
[12/20 15:12:36    125s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:12:36    125s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:12:36    125s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:12:36    125s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:12:36    125s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:12:36    125s] Start AAE Lib Loading. (MEM=2065.26)
[12/20 15:12:36    125s] End AAE Lib Loading. (MEM=2084.34 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:12:36    125s] End AAE Lib Interpolated Model. (MEM=2084.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:12:36    125s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2084.340M)
[12/20 15:12:36    125s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2084.3M)
[12/20 15:12:36    126s] Total number of fetched objects 201
[12/20 15:12:36    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:12:36    126s] End delay calculation. (MEM=2117.57 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:12:36    126s] End delay calculation (fullDC). (MEM=2117.57 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:12:36    126s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2117.6M) ***
[12/20 15:12:36    126s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:06 mem=2117.6M)
[12/20 15:12:36    126s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2012.848M)
[12/20 15:12:36    126s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/20 15:12:36    126s] Type 'man IMPEXT-3493' for more detail.
[12/20 15:12:36    126s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2010.8M, EPOCH TIME: 1734687756.882079
[12/20 15:12:36    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] All LLGs are deleted
[12/20 15:12:36    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2010.8M, EPOCH TIME: 1734687756.882122
[12/20 15:12:36    126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2010.8M, EPOCH TIME: 1734687756.882137
[12/20 15:12:36    126s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2010.8M, EPOCH TIME: 1734687756.882173
[12/20 15:12:36    126s] Start to check current routing status for nets...
[12/20 15:12:36    126s] All nets are already routed correctly.
[12/20 15:12:36    126s] End to check current routing status for nets (mem=2010.8M)
[12/20 15:12:36    126s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:12:36    126s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:12:36    126s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:12:36    126s] PreRoute RC Extraction called for design elevator.
[12/20 15:12:36    126s] RC Extraction called in multi-corner(1) mode.
[12/20 15:12:36    126s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:12:36    126s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:12:36    126s] RCMode: PreRoute
[12/20 15:12:36    126s]       RC Corner Indexes            0   
[12/20 15:12:36    126s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:12:36    126s] Resistance Scaling Factor    : 1.00000 
[12/20 15:12:36    126s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:12:36    126s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:12:36    126s] Shrink Factor                : 1.00000
[12/20 15:12:36    126s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:12:36    126s] 
[12/20 15:12:36    126s] Trim Metal Layers:
[12/20 15:12:36    126s] LayerId::1 widthSet size::1
[12/20 15:12:36    126s] LayerId::2 widthSet size::1
[12/20 15:12:36    126s] LayerId::3 widthSet size::1
[12/20 15:12:36    126s] LayerId::4 widthSet size::1
[12/20 15:12:36    126s] Updating RC grid for preRoute extraction ...
[12/20 15:12:36    126s] eee: pegSigSF::1.070000
[12/20 15:12:36    126s] Initializing multi-corner resistance tables ...
[12/20 15:12:36    126s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:12:36    126s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:12:36    126s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:12:36    126s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:12:36    126s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:12:36    126s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2018.848M)
[12/20 15:12:36    126s] Effort level <high> specified for reg2reg path_group
[12/20 15:12:36    126s] All LLGs are deleted
[12/20 15:12:36    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2026.9M, EPOCH TIME: 1734687756.921917
[12/20 15:12:36    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2026.9M, EPOCH TIME: 1734687756.922188
[12/20 15:12:36    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2026.9M, EPOCH TIME: 1734687756.923246
[12/20 15:12:36    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2026.9M, EPOCH TIME: 1734687756.923337
[12/20 15:12:36    126s] Max number of tech site patterns supported in site array is 256.
[12/20 15:12:36    126s] Core basic site is CoreSite
[12/20 15:12:36    126s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2026.9M, EPOCH TIME: 1734687756.930054
[12/20 15:12:36    126s] After signature check, allow fast init is false, keep pre-filter is true.
[12/20 15:12:36    126s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/20 15:12:36    126s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2026.9M, EPOCH TIME: 1734687756.930794
[12/20 15:12:36    126s] SiteArray: non-trimmed site array dimensions = 103 x 1030
[12/20 15:12:36    126s] SiteArray: use 659,456 bytes
[12/20 15:12:36    126s] SiteArray: current memory after site array memory allocation 2027.5M
[12/20 15:12:36    126s] SiteArray: FP blocked sites are writable
[12/20 15:12:36    126s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2027.5M, EPOCH TIME: 1734687756.931855
[12/20 15:12:36    126s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.003, MEM:2027.5M, EPOCH TIME: 1734687756.934938
[12/20 15:12:36    126s] SiteArray: number of non floorplan blocked sites for llg default is 106090
[12/20 15:12:36    126s] Atter site array init, number of instance map data is 0.
[12/20 15:12:36    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.013, REAL:0.013, MEM:2027.5M, EPOCH TIME: 1734687756.936515
[12/20 15:12:36    126s] 
[12/20 15:12:36    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:12:36    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.014, REAL:0.014, MEM:2027.5M, EPOCH TIME: 1734687756.937626
[12/20 15:12:36    126s] All LLGs are deleted
[12/20 15:12:36    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:36    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2027.5M, EPOCH TIME: 1734687756.939239
[12/20 15:12:36    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2027.5M, EPOCH TIME: 1734687756.939433
[12/20 15:12:36    126s] Starting delay calculation for Setup views
[12/20 15:12:36    126s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:12:36    126s] #################################################################################
[12/20 15:12:36    126s] # Design Stage: PostRoute
[12/20 15:12:36    126s] # Design Name: elevator
[12/20 15:12:36    126s] # Design Mode: 90nm
[12/20 15:12:36    126s] # Analysis Mode: MMMC OCV 
[12/20 15:12:36    126s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:12:36    126s] # Signoff Settings: SI Off 
[12/20 15:12:36    126s] #################################################################################
[12/20 15:12:36    126s] Calculate early delays in OCV mode...
[12/20 15:12:37    126s] Calculate late delays in OCV mode...
[12/20 15:12:37    126s] Topological Sorting (REAL = 0:00:01.0, MEM = 2025.5M, InitMEM = 2025.5M)
[12/20 15:12:37    126s] Start delay calculation (fullDC) (1 T). (MEM=2025.5)
[12/20 15:12:37    126s] End AAE Lib Interpolated Model. (MEM=2045.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:12:37    126s] Total number of fetched objects 201
[12/20 15:12:37    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:12:37    126s] End delay calculation. (MEM=2084.92 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:12:37    126s] End delay calculation (fullDC). (MEM=2084.92 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:12:37    126s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2084.9M) ***
[12/20 15:12:37    126s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:02:06 mem=2092.9M)
[12/20 15:12:38    126s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.011 | 972.011 | 994.709 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:12:38    126s] All LLGs are deleted
[12/20 15:12:38    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.3M, EPOCH TIME: 1734687758.105921
[12/20 15:12:38    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.3M, EPOCH TIME: 1734687758.106211
[12/20 15:12:38    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.3M, EPOCH TIME: 1734687758.107293
[12/20 15:12:38    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2061.3M, EPOCH TIME: 1734687758.107395
[12/20 15:12:38    126s] Max number of tech site patterns supported in site array is 256.
[12/20 15:12:38    126s] Core basic site is CoreSite
[12/20 15:12:38    126s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2061.3M, EPOCH TIME: 1734687758.114256
[12/20 15:12:38    126s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:12:38    126s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:12:38    126s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2061.3M, EPOCH TIME: 1734687758.115045
[12/20 15:12:38    126s] Fast DP-INIT is on for default
[12/20 15:12:38    126s] Atter site array init, number of instance map data is 0.
[12/20 15:12:38    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2061.3M, EPOCH TIME: 1734687758.116931
[12/20 15:12:38    126s] 
[12/20 15:12:38    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:12:38    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2061.3M, EPOCH TIME: 1734687758.118103
[12/20 15:12:38    126s] All LLGs are deleted
[12/20 15:12:38    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.3M, EPOCH TIME: 1734687758.119812
[12/20 15:12:38    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.3M, EPOCH TIME: 1734687758.120025
[12/20 15:12:38    126s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:12:38    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.3M, EPOCH TIME: 1734687758.124582
[12/20 15:12:38    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.3M, EPOCH TIME: 1734687758.124808
[12/20 15:12:38    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.3M, EPOCH TIME: 1734687758.125865
[12/20 15:12:38    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2061.3M, EPOCH TIME: 1734687758.125948
[12/20 15:12:38    126s] Max number of tech site patterns supported in site array is 256.
[12/20 15:12:38    126s] Core basic site is CoreSite
[12/20 15:12:38    126s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2061.3M, EPOCH TIME: 1734687758.132661
[12/20 15:12:38    126s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:12:38    126s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:12:38    126s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2061.3M, EPOCH TIME: 1734687758.133432
[12/20 15:12:38    126s] Fast DP-INIT is on for default
[12/20 15:12:38    126s] Atter site array init, number of instance map data is 0.
[12/20 15:12:38    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2061.3M, EPOCH TIME: 1734687758.135301
[12/20 15:12:38    126s] 
[12/20 15:12:38    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:12:38    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2061.3M, EPOCH TIME: 1734687758.136453
[12/20 15:12:38    126s] All LLGs are deleted
[12/20 15:12:38    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:38    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.3M, EPOCH TIME: 1734687758.138050
[12/20 15:12:38    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.3M, EPOCH TIME: 1734687758.138254
[12/20 15:12:38    126s] Reported timing to dir timingReports
[12/20 15:12:38    126s] Total CPU time: 0.77 sec
[12/20 15:12:38    126s] Total Real time: 2.0 sec
[12/20 15:12:38    126s] Total Memory Usage: 2053.339844 Mbytes
[12/20 15:12:38    126s] Reset AAE Options
[12/20 15:12:38    126s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:12:38    126s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:02.0 (0.4), totSession cpu/real = 0:02:06.4/0:47:50.0 (0.0), mem = 2053.3M
[12/20 15:12:38    126s] 
[12/20 15:12:38    126s] =============================================================================================
[12/20 15:12:38    126s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[12/20 15:12:38    126s] =============================================================================================
[12/20 15:12:38    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:12:38    126s] ---------------------------------------------------------------------------------------------
[12/20 15:12:38    126s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:12:38    126s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.0 % )     0:00:01.2 /  0:00:00.2    0.2
[12/20 15:12:38    126s] [ DrvReport              ]      1   0:00:00.9  (  47.0 % )     0:00:00.9 /  0:00:00.0    0.0
[12/20 15:12:38    126s] [ ExtractRC              ]      2   0:00:00.5  (  25.0 % )     0:00:00.5 /  0:00:00.3    0.5
[12/20 15:12:38    126s] [ TimingUpdate           ]      2   0:00:00.2  (   8.2 % )     0:00:00.4 /  0:00:00.3    0.9
[12/20 15:12:38    126s] [ FullDelayCalc          ]      2   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.2    0.8
[12/20 15:12:38    126s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:12:38    126s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:12:38    126s] [ MISC                   ]          0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:12:38    126s] ---------------------------------------------------------------------------------------------
[12/20 15:12:38    126s]  timeDesign #1 TOTAL                0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:00.8    0.4
[12/20 15:12:38    126s] ---------------------------------------------------------------------------------------------
[12/20 15:12:38    126s] 
[12/20 15:12:45    126s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:12:45    126s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix elevator_preCTS -outDir timingReports
[12/20 15:12:45    126s] #optDebug: fT-S <1 1 0 0 0>
[12/20 15:12:45    126s] *** timeDesign #2 [begin] : totSession cpu/real = 0:02:06.7/0:47:57.7 (0.0), mem = 2053.3M
[12/20 15:12:45    126s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2053.3M, EPOCH TIME: 1734687765.901632
[12/20 15:12:45    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] All LLGs are deleted
[12/20 15:12:45    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2053.3M, EPOCH TIME: 1734687765.901670
[12/20 15:12:45    126s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2053.3M, EPOCH TIME: 1734687765.901685
[12/20 15:12:45    126s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2053.3M, EPOCH TIME: 1734687765.901716
[12/20 15:12:45    126s] Start to check current routing status for nets...
[12/20 15:12:45    126s] All nets are already routed correctly.
[12/20 15:12:45    126s] End to check current routing status for nets (mem=2053.3M)
[12/20 15:12:45    126s] Effort level <high> specified for reg2reg path_group
[12/20 15:12:45    126s] All LLGs are deleted
[12/20 15:12:45    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2055.3M, EPOCH TIME: 1734687765.918763
[12/20 15:12:45    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2055.3M, EPOCH TIME: 1734687765.919025
[12/20 15:12:45    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2055.3M, EPOCH TIME: 1734687765.920053
[12/20 15:12:45    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2055.3M, EPOCH TIME: 1734687765.920153
[12/20 15:12:45    126s] Max number of tech site patterns supported in site array is 256.
[12/20 15:12:45    126s] Core basic site is CoreSite
[12/20 15:12:45    126s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2055.3M, EPOCH TIME: 1734687765.926612
[12/20 15:12:45    126s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:12:45    126s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:12:45    126s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2055.3M, EPOCH TIME: 1734687765.927399
[12/20 15:12:45    126s] Fast DP-INIT is on for default
[12/20 15:12:45    126s] Atter site array init, number of instance map data is 0.
[12/20 15:12:45    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2055.3M, EPOCH TIME: 1734687765.929289
[12/20 15:12:45    126s] 
[12/20 15:12:45    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:12:45    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2055.3M, EPOCH TIME: 1734687765.930620
[12/20 15:12:45    126s] All LLGs are deleted
[12/20 15:12:45    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:45    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2055.3M, EPOCH TIME: 1734687765.932264
[12/20 15:12:45    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2055.3M, EPOCH TIME: 1734687765.932472
[12/20 15:12:46    126s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.011 | 972.011 | 994.709 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:12:46    126s] All LLGs are deleted
[12/20 15:12:46    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.5M, EPOCH TIME: 1734687766.924788
[12/20 15:12:46    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.5M, EPOCH TIME: 1734687766.925060
[12/20 15:12:46    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.5M, EPOCH TIME: 1734687766.926147
[12/20 15:12:46    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2061.5M, EPOCH TIME: 1734687766.926249
[12/20 15:12:46    126s] Max number of tech site patterns supported in site array is 256.
[12/20 15:12:46    126s] Core basic site is CoreSite
[12/20 15:12:46    126s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2061.5M, EPOCH TIME: 1734687766.933093
[12/20 15:12:46    126s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:12:46    126s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:12:46    126s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2061.5M, EPOCH TIME: 1734687766.933856
[12/20 15:12:46    126s] Fast DP-INIT is on for default
[12/20 15:12:46    126s] Atter site array init, number of instance map data is 0.
[12/20 15:12:46    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.010, MEM:2061.5M, EPOCH TIME: 1734687766.935751
[12/20 15:12:46    126s] 
[12/20 15:12:46    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:12:46    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2061.5M, EPOCH TIME: 1734687766.936995
[12/20 15:12:46    126s] All LLGs are deleted
[12/20 15:12:46    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.5M, EPOCH TIME: 1734687766.938674
[12/20 15:12:46    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.5M, EPOCH TIME: 1734687766.938882
[12/20 15:12:46    126s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:12:46    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.5M, EPOCH TIME: 1734687766.943245
[12/20 15:12:46    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.5M, EPOCH TIME: 1734687766.943474
[12/20 15:12:46    126s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2061.5M, EPOCH TIME: 1734687766.944532
[12/20 15:12:46    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2061.5M, EPOCH TIME: 1734687766.944613
[12/20 15:12:46    126s] Max number of tech site patterns supported in site array is 256.
[12/20 15:12:46    126s] Core basic site is CoreSite
[12/20 15:12:46    126s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2061.5M, EPOCH TIME: 1734687766.951343
[12/20 15:12:46    126s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:12:46    126s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:12:46    126s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2061.5M, EPOCH TIME: 1734687766.952117
[12/20 15:12:46    126s] Fast DP-INIT is on for default
[12/20 15:12:46    126s] Atter site array init, number of instance map data is 0.
[12/20 15:12:46    126s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2061.5M, EPOCH TIME: 1734687766.953989
[12/20 15:12:46    126s] 
[12/20 15:12:46    126s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:12:46    126s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2061.5M, EPOCH TIME: 1734687766.955171
[12/20 15:12:46    126s] All LLGs are deleted
[12/20 15:12:46    126s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:12:46    126s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2061.5M, EPOCH TIME: 1734687766.956777
[12/20 15:12:46    126s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2061.5M, EPOCH TIME: 1734687766.956974
[12/20 15:12:46    126s] Reported timing to dir timingReports
[12/20 15:12:46    126s] Total CPU time: 0.13 sec
[12/20 15:12:46    126s] Total Real time: 1.0 sec
[12/20 15:12:46    126s] Total Memory Usage: 2053.503906 Mbytes
[12/20 15:12:46    126s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:12:46    126s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:01.1 (0.1), totSession cpu/real = 0:02:06.9/0:47:58.8 (0.0), mem = 2053.5M
[12/20 15:12:46    126s] 
[12/20 15:12:46    126s] =============================================================================================
[12/20 15:12:46    126s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[12/20 15:12:46    126s] =============================================================================================
[12/20 15:12:46    126s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:12:46    126s] ---------------------------------------------------------------------------------------------
[12/20 15:12:46    126s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:12:46    126s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.3 % )     0:00:01.0 /  0:00:00.1    0.1
[12/20 15:12:46    126s] [ DrvReport              ]      1   0:00:00.9  (  88.0 % )     0:00:00.9 /  0:00:00.0    0.0
[12/20 15:12:46    126s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:12:46    126s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:12:46    126s] [ GenerateReports        ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:12:46    126s] [ MISC                   ]          0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:12:46    126s] ---------------------------------------------------------------------------------------------
[12/20 15:12:46    126s]  timeDesign #2 TOTAL                0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:00.1    0.1
[12/20 15:12:46    126s] ---------------------------------------------------------------------------------------------
[12/20 15:12:46    126s] 
[12/20 15:13:02    127s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:13:02    127s] <CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix elevator_signOff -outDir timingReports
[12/20 15:13:02    127s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[12/20 15:13:02    127s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[12/20 15:13:02    127s] Switching SI Aware to true by default in postroute mode   
[12/20 15:13:02    127s] AAE_INFO: switching -siAware from false to true ...
[12/20 15:13:02    127s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/20 15:13:02    127s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[12/20 15:13:02    127s] *** timeDesign #3 [begin] : totSession cpu/real = 0:02:07.6/0:48:14.0 (0.0), mem = 2039.9M
[12/20 15:13:02    127s] Turning off fast DC mode.
[12/20 15:13:02    127s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[12/20 15:13:02    127s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[12/20 15:13:02    127s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/20 15:13:02    127s] Type 'man IMPEXT-3493' for more detail.
[12/20 15:13:02    127s]  Reset EOS DB
[12/20 15:13:02    127s] Ignoring AAE DB Resetting ...
[12/20 15:13:02    127s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:02    127s] Deleting AAE DB and timing data for delay calculations...
[12/20 15:13:02    127s] AAE DB initialization (MEM=2011.25 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:13:05    127s] [15:13:05.512603] Periodic Lic check successful
[15:13:05.512611] Feature usage summary:
[15:13:05.512611] Innovus_Impl_System
[15:13:05.512611] Tempus_Timing_Signoff_XL

[12/20 15:13:05    127s] This command "timeDesign -signoff -pathReports -drvReports -slackReports ..." required an extra checkout of license tpsxl.
[12/20 15:13:05    127s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[12/20 15:13:05    127s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:05    127s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:05    127s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:05    127s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:05    127s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:05    127s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:05    127s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:05    127s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:05    127s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Starting delay calculation for Setup views
[12/20 15:13:05    127s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:13:05    127s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:13:05    127s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:13:05    127s] #################################################################################
[12/20 15:13:05    127s] # Design Stage: PostRoute
[12/20 15:13:05    127s] # Design Name: elevator
[12/20 15:13:05    127s] # Design Mode: 90nm
[12/20 15:13:05    127s] # Analysis Mode: MMMC OCV 
[12/20 15:13:05    127s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:13:05    127s] # Signoff Settings: SI On 
[12/20 15:13:05    127s] #################################################################################
[12/20 15:13:05    127s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:05    127s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:05    127s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:05    127s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:13:05    127s] Setting infinite Tws ...
[12/20 15:13:05    127s] First Iteration Infinite Tw... 
[12/20 15:13:05    127s] Calculate early delays in OCV mode...
[12/20 15:13:05    127s] Calculate late delays in OCV mode...
[12/20 15:13:05    127s] Topological Sorting (REAL = 0:00:00.0, MEM = 2009.3M, InitMEM = 2009.3M)
[12/20 15:13:05    127s] Start delay calculation (fullDC) (1 T). (MEM=2009.25)
[12/20 15:13:05    127s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:05    127s] Start AAE Lib Loading. (MEM=2020.86)
[12/20 15:13:05    127s] End AAE Lib Loading. (MEM=2039.94 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:13:05    127s] End AAE Lib Interpolated Model. (MEM=2039.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:05    127s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:05    127s] Total number of fetched objects 201
[12/20 15:13:05    127s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:05    127s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:05    127s] End delay calculation. (MEM=2076.9 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:05    127s] End delay calculation (fullDC). (MEM=2076.9 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:13:05    127s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:13:05    127s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2084.9M) ***
[12/20 15:13:05    127s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_4GSwa9/.AAE_14558/waveform.data in separate thread...
[12/20 15:13:05    127s] Finish pthread dumping compressed waveforms.
[12/20 15:13:05    127s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2084.9M)
[12/20 15:13:05    127s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:13:05    127s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2084.9M)
[12/20 15:13:05    127s] Starting SI iteration 2
[12/20 15:13:05    127s] Calculate early delays in OCV mode...
[12/20 15:13:05    127s] Calculate late delays in OCV mode...
[12/20 15:13:05    127s] Start delay calculation (fullDC) (1 T). (MEM=2043.02)
[12/20 15:13:05    127s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:05    127s] End AAE Lib Interpolated Model. (MEM=2043.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:05    127s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:05    127s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:05    127s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:05    127s] Total number of fetched objects 201
[12/20 15:13:05    127s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:05    127s] End delay calculation. (MEM=2089.8 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:05    127s] End delay calculation (fullDC). (MEM=2089.8 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:05    127s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2089.8M) ***
[12/20 15:13:05    127s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:08 mem=2097.8M)
[12/20 15:13:05    128s] Effort level <high> specified for reg2reg path_group
[12/20 15:13:05    128s] All LLGs are deleted
[12/20 15:13:05    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:05    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:05    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.8M, EPOCH TIME: 1734687785.871580
[12/20 15:13:05    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2047.8M, EPOCH TIME: 1734687785.871840
[12/20 15:13:05    128s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2047.8M, EPOCH TIME: 1734687785.872911
[12/20 15:13:05    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:05    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:05    128s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2047.8M, EPOCH TIME: 1734687785.873032
[12/20 15:13:05    128s] Max number of tech site patterns supported in site array is 256.
[12/20 15:13:05    128s] Core basic site is CoreSite
[12/20 15:13:05    128s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2047.8M, EPOCH TIME: 1734687785.879525
[12/20 15:13:05    128s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:13:05    128s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:13:05    128s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2047.8M, EPOCH TIME: 1734687785.880336
[12/20 15:13:05    128s] Fast DP-INIT is on for default
[12/20 15:13:05    128s] Atter site array init, number of instance map data is 0.
[12/20 15:13:05    128s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2047.8M, EPOCH TIME: 1734687785.882135
[12/20 15:13:05    128s] 
[12/20 15:13:05    128s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:13:05    128s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2047.8M, EPOCH TIME: 1734687785.883296
[12/20 15:13:05    128s] All LLGs are deleted
[12/20 15:13:05    128s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:05    128s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:05    128s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2047.8M, EPOCH TIME: 1734687785.884917
[12/20 15:13:05    128s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2047.8M, EPOCH TIME: 1734687785.885127
[12/20 15:13:05    128s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:13:05    128s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:13:05    128s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:13:05    128s] #################################################################################
[12/20 15:13:05    128s] # Design Stage: PostRoute
[12/20 15:13:05    128s] # Design Name: elevator
[12/20 15:13:05    128s] # Design Mode: 90nm
[12/20 15:13:05    128s] # Analysis Mode: MMMC OCV 
[12/20 15:13:05    128s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:13:05    128s] # Signoff Settings: SI On 
[12/20 15:13:05    128s] #################################################################################
[12/20 15:13:05    128s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:05    128s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:05    128s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:05    128s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:13:05    128s] Setting infinite Tws ...
[12/20 15:13:05    128s] First Iteration Infinite Tw... 
[12/20 15:13:05    128s] Calculate early delays in OCV mode...
[12/20 15:13:05    128s] Calculate late delays in OCV mode...
[12/20 15:13:05    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 2047.8M, InitMEM = 2047.8M)
[12/20 15:13:05    128s] Start delay calculation (fullDC) (1 T). (MEM=2047.8)
[12/20 15:13:05    128s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:05    128s] End AAE Lib Interpolated Model. (MEM=2047.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:05    128s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] Total number of fetched objects 201
[12/20 15:13:06    128s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:06    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    128s] End delay calculation. (MEM=2095.49 CPU=0:00:00.0 REAL=0:00:01.0)
[12/20 15:13:06    128s] End delay calculation (fullDC). (MEM=2095.49 CPU=0:00:00.0 REAL=0:00:01.0)
[12/20 15:13:06    128s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:13:06    128s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 2103.5M) ***
[12/20 15:13:06    128s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_4GSwa9/.AAE_14558/waveform.data in separate thread...
[12/20 15:13:06    128s] Finish pthread dumping compressed waveforms.
[12/20 15:13:06    128s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2103.5M)
[12/20 15:13:06    128s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:13:06    128s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2103.5M)
[12/20 15:13:06    128s] Starting SI iteration 2
[12/20 15:13:06    128s] Calculate early delays in OCV mode...
[12/20 15:13:06    128s] Calculate late delays in OCV mode...
[12/20 15:13:06    128s] Start delay calculation (fullDC) (1 T). (MEM=2059.49)
[12/20 15:13:06    128s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:06    128s] End AAE Lib Interpolated Model. (MEM=2059.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    128s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:06    128s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:06    128s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:06    128s] Total number of fetched objects 201
[12/20 15:13:06    128s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:06    128s] End delay calculation. (MEM=2104.18 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:06    128s] End delay calculation (fullDC). (MEM=2104.18 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:06    128s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2104.2M) ***
[12/20 15:13:06    128s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:13:06    128s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:13:06    128s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:13:06    128s] #################################################################################
[12/20 15:13:06    128s] # Design Stage: PostRoute
[12/20 15:13:06    128s] # Design Name: elevator
[12/20 15:13:06    128s] # Design Mode: 90nm
[12/20 15:13:06    128s] # Analysis Mode: MMMC OCV 
[12/20 15:13:06    128s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:13:06    128s] # Signoff Settings: SI On 
[12/20 15:13:06    128s] #################################################################################
[12/20 15:13:06    128s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:06    128s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:06    128s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:06    128s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:13:06    128s] Setting infinite Tws ...
[12/20 15:13:06    128s] First Iteration Infinite Tw... 
[12/20 15:13:06    128s] Calculate early delays in OCV mode...
[12/20 15:13:06    128s] Calculate late delays in OCV mode...
[12/20 15:13:06    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 2104.2M, InitMEM = 2104.2M)
[12/20 15:13:06    128s] Start delay calculation (fullDC) (1 T). (MEM=2104.18)
[12/20 15:13:06    128s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:06    128s] End AAE Lib Interpolated Model. (MEM=2104.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    128s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] Total number of fetched objects 201
[12/20 15:13:06    128s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:06    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    128s] End delay calculation. (MEM=2108.7 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:06    128s] End delay calculation (fullDC). (MEM=2108.7 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:13:06    128s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:13:06    128s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2116.7M) ***
[12/20 15:13:06    128s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_4GSwa9/.AAE_14558/waveform.data in separate thread...
[12/20 15:13:06    128s] Finish pthread dumping compressed waveforms.
[12/20 15:13:06    128s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2116.7M)
[12/20 15:13:06    128s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:13:06    128s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2116.7M)
[12/20 15:13:06    128s] Starting SI iteration 2
[12/20 15:13:06    128s] Calculate early delays in OCV mode...
[12/20 15:13:06    128s] Calculate late delays in OCV mode...
[12/20 15:13:06    128s] Start delay calculation (fullDC) (1 T). (MEM=2073.7)
[12/20 15:13:06    128s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:06    128s] End AAE Lib Interpolated Model. (MEM=2073.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    128s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:06    128s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:06    128s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:06    128s] Total number of fetched objects 201
[12/20 15:13:06    128s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:06    128s] End delay calculation. (MEM=2119.4 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:06    128s] End delay calculation (fullDC). (MEM=2119.4 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:06    128s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2119.4M) ***
[12/20 15:13:06    128s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:06    128s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:06    128s] End AAE Lib Interpolated Model. (MEM=2077.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    128s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    128s] Total number of fetched objects 201
[12/20 15:13:06    128s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:06    128s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    128s] End delay calculation. (MEM=2125.09 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:06    128s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:06    128s] End AAE Lib Interpolated Model. (MEM=2091.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    128s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:06    128s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:06    128s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:06    128s] Total number of fetched objects 201
[12/20 15:13:06    128s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:06    128s] End delay calculation. (MEM=2134.77 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:06    128s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:06    128s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:06    129s] End AAE Lib Interpolated Model. (MEM=2094.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    129s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:06    129s] Total number of fetched objects 201
[12/20 15:13:06    129s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:06    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:06    129s] End delay calculation. (MEM=2142.47 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:07    129s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:07    129s] End AAE Lib Interpolated Model. (MEM=2106.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    129s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:07    129s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:07    129s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:07    129s] Total number of fetched objects 201
[12/20 15:13:07    129s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:07    129s] End delay calculation. (MEM=2151.16 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:07    129s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:07    129s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:07    129s] End AAE Lib Interpolated Model. (MEM=2109.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    129s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] Total number of fetched objects 201
[12/20 15:13:07    129s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:07    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    129s] End delay calculation. (MEM=2156.85 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:07    129s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:07    129s] End AAE Lib Interpolated Model. (MEM=2120.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    129s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:07    129s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:07    129s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:07    129s] Total number of fetched objects 201
[12/20 15:13:07    129s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:07    129s] End delay calculation. (MEM=2165.54 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:07    129s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:07    129s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:07    129s] End AAE Lib Interpolated Model. (MEM=2123.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    129s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    129s] Total number of fetched objects 201
[12/20 15:13:07    129s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:07    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    129s] End delay calculation. (MEM=2171.23 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:07    129s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:07    129s] End AAE Lib Interpolated Model. (MEM=2136.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    129s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:07    129s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:07    129s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:07    129s] Total number of fetched objects 201
[12/20 15:13:07    129s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:07    129s] End delay calculation. (MEM=2180.92 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:07    129s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:07    129s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:07    130s] End AAE Lib Interpolated Model. (MEM=2243.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    130s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:07    130s] Total number of fetched objects 201
[12/20 15:13:07    130s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:07    130s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    130s] End delay calculation. (MEM=2291.57 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:07    130s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:07    130s] End AAE Lib Interpolated Model. (MEM=2252.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:07    130s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:07    130s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:07    130s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:07    130s] Total number of fetched objects 201
[12/20 15:13:07    130s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:07    130s] End delay calculation. (MEM=2297.26 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:09    130s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.008 | 972.008 | 994.706 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:13:09    130s] All LLGs are deleted
[12/20 15:13:09    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2177.7M, EPOCH TIME: 1734687789.163691
[12/20 15:13:09    130s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2177.7M, EPOCH TIME: 1734687789.163979
[12/20 15:13:09    130s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2177.7M, EPOCH TIME: 1734687789.165094
[12/20 15:13:09    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2177.7M, EPOCH TIME: 1734687789.165196
[12/20 15:13:09    130s] Max number of tech site patterns supported in site array is 256.
[12/20 15:13:09    130s] Core basic site is CoreSite
[12/20 15:13:09    130s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2177.7M, EPOCH TIME: 1734687789.172105
[12/20 15:13:09    130s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:13:09    130s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:13:09    130s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2177.7M, EPOCH TIME: 1734687789.172887
[12/20 15:13:09    130s] Fast DP-INIT is on for default
[12/20 15:13:09    130s] Atter site array init, number of instance map data is 0.
[12/20 15:13:09    130s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2177.7M, EPOCH TIME: 1734687789.174769
[12/20 15:13:09    130s] 
[12/20 15:13:09    130s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:13:09    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2177.7M, EPOCH TIME: 1734687789.175965
[12/20 15:13:09    130s] All LLGs are deleted
[12/20 15:13:09    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2177.7M, EPOCH TIME: 1734687789.177674
[12/20 15:13:09    130s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2177.7M, EPOCH TIME: 1734687789.177876
[12/20 15:13:09    130s] Density: 0.763%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:13:09    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2177.7M, EPOCH TIME: 1734687789.182287
[12/20 15:13:09    130s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2177.7M, EPOCH TIME: 1734687789.182509
[12/20 15:13:09    130s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2177.7M, EPOCH TIME: 1734687789.183584
[12/20 15:13:09    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2177.7M, EPOCH TIME: 1734687789.183669
[12/20 15:13:09    130s] Max number of tech site patterns supported in site array is 256.
[12/20 15:13:09    130s] Core basic site is CoreSite
[12/20 15:13:09    130s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2177.7M, EPOCH TIME: 1734687789.190462
[12/20 15:13:09    130s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:13:09    130s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:13:09    130s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2177.7M, EPOCH TIME: 1734687789.191260
[12/20 15:13:09    130s] Fast DP-INIT is on for default
[12/20 15:13:09    130s] Atter site array init, number of instance map data is 0.
[12/20 15:13:09    130s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2177.7M, EPOCH TIME: 1734687789.193154
[12/20 15:13:09    130s] 
[12/20 15:13:09    130s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:13:09    130s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2177.7M, EPOCH TIME: 1734687789.194332
[12/20 15:13:09    130s] All LLGs are deleted
[12/20 15:13:09    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:09    130s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2177.7M, EPOCH TIME: 1734687789.196057
[12/20 15:13:09    130s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2177.7M, EPOCH TIME: 1734687789.196286
[12/20 15:13:09    130s] Total CPU time: 2.66 sec
[12/20 15:13:09    130s] Total Real time: 7.0 sec
[12/20 15:13:09    130s] Total Memory Usage: 2169.722656 Mbytes
[12/20 15:13:09    130s] Reset AAE Options
[12/20 15:13:09    130s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:09    130s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:09    130s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:13:09    130s] *** timeDesign #3 [finish] : cpu/real = 0:00:02.7/0:00:07.1 (0.4), totSession cpu/real = 0:02:10.3/0:48:21.1 (0.0), mem = 2152.0M
[12/20 15:13:09    130s] 
[12/20 15:13:09    130s] =============================================================================================
[12/20 15:13:09    130s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[12/20 15:13:09    130s] =============================================================================================
[12/20 15:13:09    130s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:13:09    130s] ---------------------------------------------------------------------------------------------
[12/20 15:13:09    130s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:03.3 /  0:00:02.2    0.7
[12/20 15:13:09    130s] [ DrvReport              ]      1   0:00:01.4  (  19.7 % )     0:00:01.4 /  0:00:00.3    0.2
[12/20 15:13:09    130s] [ ExtractRC              ]      9   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:13:09    130s] [ TimingUpdate           ]      2   0:00:00.2  (   2.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:13:09    130s] [ FullDelayCalc          ]     14   0:00:00.5  (   7.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:13:09    130s] [ TimingReport           ]      1   0:00:00.5  (   6.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/20 15:13:09    130s] [ GenerateReports        ]      1   0:00:01.0  (  14.3 % )     0:00:01.3 /  0:00:01.3    1.0
[12/20 15:13:09    130s] [ MISC                   ]          0:00:03.4  (  48.2 % )     0:00:03.4 /  0:00:00.1    0.0
[12/20 15:13:09    130s] ---------------------------------------------------------------------------------------------
[12/20 15:13:09    130s]  timeDesign #3 TOTAL                0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:02.7    0.4
[12/20 15:13:09    130s] ---------------------------------------------------------------------------------------------
[12/20 15:13:09    130s] 
[12/20 15:13:30    131s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:13:30    131s] <CMD> timeDesign -signoff -pathReports -drvReports -slackReports -numPaths 50 -prefix elevator_signOff -outDir timingReports
[12/20 15:13:30    131s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[12/20 15:13:30    131s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[12/20 15:13:30    131s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[12/20 15:13:30    131s] *** timeDesign #4 [begin] : totSession cpu/real = 0:02:11.3/0:48:41.9 (0.0), mem = 2152.0M
[12/20 15:13:30    131s]  Reset EOS DB
[12/20 15:13:30    131s] Ignoring AAE DB Resetting ...
[12/20 15:13:30    131s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:30    131s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:30    131s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:30    131s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:30    131s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:30    131s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:30    131s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:30    131s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:30    131s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:30    131s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Starting delay calculation for Setup views
[12/20 15:13:30    131s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:13:30    131s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:13:30    131s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:13:30    131s] #################################################################################
[12/20 15:13:30    131s] # Design Stage: PostRoute
[12/20 15:13:30    131s] # Design Name: elevator
[12/20 15:13:30    131s] # Design Mode: 90nm
[12/20 15:13:30    131s] # Analysis Mode: MMMC OCV 
[12/20 15:13:30    131s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:13:30    131s] # Signoff Settings: SI On 
[12/20 15:13:30    131s] #################################################################################
[12/20 15:13:30    131s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:30    131s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:30    131s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:30    131s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:13:30    131s] Setting infinite Tws ...
[12/20 15:13:30    131s] First Iteration Infinite Tw... 
[12/20 15:13:30    131s] Calculate early delays in OCV mode...
[12/20 15:13:30    131s] Calculate late delays in OCV mode...
[12/20 15:13:30    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 2150.0M, InitMEM = 2150.0M)
[12/20 15:13:30    131s] Start delay calculation (fullDC) (1 T). (MEM=2150)
[12/20 15:13:30    131s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:30    131s] End AAE Lib Interpolated Model. (MEM=2161.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    131s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] Total number of fetched objects 201
[12/20 15:13:30    131s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:30    131s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    131s] End delay calculation. (MEM=2194.04 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    131s] End delay calculation (fullDC). (MEM=2194.04 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:13:30    131s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:13:30    131s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2202.0M) ***
[12/20 15:13:30    131s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_4GSwa9/.AAE_14558/waveform.data in separate thread...
[12/20 15:13:30    131s] Finish pthread dumping compressed waveforms.
[12/20 15:13:30    131s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2210.0M)
[12/20 15:13:30    131s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:13:30    131s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2210.0M)
[12/20 15:13:30    131s] Starting SI iteration 2
[12/20 15:13:30    131s] Calculate early delays in OCV mode...
[12/20 15:13:30    131s] Calculate late delays in OCV mode...
[12/20 15:13:30    131s] Start delay calculation (fullDC) (1 T). (MEM=2168.16)
[12/20 15:13:30    131s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:30    131s] End AAE Lib Interpolated Model. (MEM=2168.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    131s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:30    131s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:30    131s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:30    131s] Total number of fetched objects 201
[12/20 15:13:30    131s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:30    131s] End delay calculation. (MEM=2212.85 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    131s] End delay calculation (fullDC). (MEM=2212.85 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    131s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2212.9M) ***
[12/20 15:13:30    131s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:12 mem=2220.9M)
[12/20 15:13:30    131s] Effort level <high> specified for reg2reg path_group
[12/20 15:13:30    131s] All LLGs are deleted
[12/20 15:13:30    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:30    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:30    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2171.9M, EPOCH TIME: 1734687810.389780
[12/20 15:13:30    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2171.9M, EPOCH TIME: 1734687810.390040
[12/20 15:13:30    131s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2171.9M, EPOCH TIME: 1734687810.391045
[12/20 15:13:30    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:30    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:30    131s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2171.9M, EPOCH TIME: 1734687810.391144
[12/20 15:13:30    131s] Max number of tech site patterns supported in site array is 256.
[12/20 15:13:30    131s] Core basic site is CoreSite
[12/20 15:13:30    131s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2171.9M, EPOCH TIME: 1734687810.397517
[12/20 15:13:30    131s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:13:30    131s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:13:30    131s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2171.9M, EPOCH TIME: 1734687810.398227
[12/20 15:13:30    131s] Fast DP-INIT is on for default
[12/20 15:13:30    131s] Atter site array init, number of instance map data is 0.
[12/20 15:13:30    131s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2171.9M, EPOCH TIME: 1734687810.399954
[12/20 15:13:30    131s] 
[12/20 15:13:30    131s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:13:30    131s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2171.9M, EPOCH TIME: 1734687810.401048
[12/20 15:13:30    131s] All LLGs are deleted
[12/20 15:13:30    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:30    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:30    131s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2171.9M, EPOCH TIME: 1734687810.402584
[12/20 15:13:30    131s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2171.9M, EPOCH TIME: 1734687810.402769
[12/20 15:13:30    131s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:13:30    131s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:13:30    131s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:13:30    131s] #################################################################################
[12/20 15:13:30    131s] # Design Stage: PostRoute
[12/20 15:13:30    131s] # Design Name: elevator
[12/20 15:13:30    131s] # Design Mode: 90nm
[12/20 15:13:30    131s] # Analysis Mode: MMMC OCV 
[12/20 15:13:30    131s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:13:30    131s] # Signoff Settings: SI On 
[12/20 15:13:30    131s] #################################################################################
[12/20 15:13:30    131s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:30    131s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:30    131s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:30    131s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:13:30    131s] Setting infinite Tws ...
[12/20 15:13:30    131s] First Iteration Infinite Tw... 
[12/20 15:13:30    131s] Calculate early delays in OCV mode...
[12/20 15:13:30    131s] Calculate late delays in OCV mode...
[12/20 15:13:30    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 2171.9M, InitMEM = 2171.9M)
[12/20 15:13:30    131s] Start delay calculation (fullDC) (1 T). (MEM=2171.85)
[12/20 15:13:30    131s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:30    131s] End AAE Lib Interpolated Model. (MEM=2171.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    131s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] Total number of fetched objects 201
[12/20 15:13:30    131s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:30    131s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    131s] End delay calculation. (MEM=2219.55 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    131s] End delay calculation (fullDC). (MEM=2219.55 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    131s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:13:30    131s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2227.5M) ***
[12/20 15:13:30    131s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_4GSwa9/.AAE_14558/waveform.data in separate thread...
[12/20 15:13:30    131s] Finish pthread dumping compressed waveforms.
[12/20 15:13:30    131s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2227.5M)
[12/20 15:13:30    131s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:13:30    131s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2227.5M)
[12/20 15:13:30    131s] Starting SI iteration 2
[12/20 15:13:30    131s] Calculate early delays in OCV mode...
[12/20 15:13:30    131s] Calculate late delays in OCV mode...
[12/20 15:13:30    131s] Start delay calculation (fullDC) (1 T). (MEM=2181.55)
[12/20 15:13:30    131s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:30    131s] End AAE Lib Interpolated Model. (MEM=2181.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    131s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:30    131s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:30    131s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:30    131s] Total number of fetched objects 201
[12/20 15:13:30    131s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:30    131s] End delay calculation. (MEM=2227.24 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    131s] End delay calculation (fullDC). (MEM=2227.24 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    131s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2227.2M) ***
[12/20 15:13:30    131s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:13:30    131s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:13:30    131s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:13:30    131s] #################################################################################
[12/20 15:13:30    131s] # Design Stage: PostRoute
[12/20 15:13:30    131s] # Design Name: elevator
[12/20 15:13:30    131s] # Design Mode: 90nm
[12/20 15:13:30    131s] # Analysis Mode: MMMC OCV 
[12/20 15:13:30    131s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:13:30    131s] # Signoff Settings: SI On 
[12/20 15:13:30    131s] #################################################################################
[12/20 15:13:30    131s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:13:30    131s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:30    131s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:13:30    131s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:13:30    131s] Setting infinite Tws ...
[12/20 15:13:30    131s] First Iteration Infinite Tw... 
[12/20 15:13:30    131s] Calculate early delays in OCV mode...
[12/20 15:13:30    131s] Calculate late delays in OCV mode...
[12/20 15:13:30    131s] Topological Sorting (REAL = 0:00:00.0, MEM = 2227.2M, InitMEM = 2227.2M)
[12/20 15:13:30    131s] Start delay calculation (fullDC) (1 T). (MEM=2227.24)
[12/20 15:13:30    131s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:30    131s] End AAE Lib Interpolated Model. (MEM=2227.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    131s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    131s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:30    132s] Total number of fetched objects 201
[12/20 15:13:30    132s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:30    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    132s] End delay calculation. (MEM=2231.77 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    132s] End delay calculation (fullDC). (MEM=2231.77 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    132s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:13:30    132s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_4GSwa9/.AAE_14558/waveform.data in separate thread...
[12/20 15:13:30    132s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2239.8M) ***
[12/20 15:13:30    132s] Finish pthread dumping compressed waveforms.
[12/20 15:13:30    132s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2239.8M)
[12/20 15:13:30    132s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:13:30    132s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2239.8M)
[12/20 15:13:30    132s] Starting SI iteration 2
[12/20 15:13:30    132s] Calculate early delays in OCV mode...
[12/20 15:13:30    132s] Calculate late delays in OCV mode...
[12/20 15:13:30    132s] Start delay calculation (fullDC) (1 T). (MEM=2196.77)
[12/20 15:13:30    132s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:30    132s] End AAE Lib Interpolated Model. (MEM=2196.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:30    132s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:30    132s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:30    132s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:30    132s] Total number of fetched objects 201
[12/20 15:13:30    132s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:30    132s] End delay calculation. (MEM=2242.46 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    132s] End delay calculation (fullDC). (MEM=2242.46 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:30    132s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2242.5M) ***
[12/20 15:13:31    132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:31    132s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:31    132s] End AAE Lib Interpolated Model. (MEM=2200.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] Total number of fetched objects 201
[12/20 15:13:31    132s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:31    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s] End delay calculation. (MEM=2248.16 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:31    132s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:31    132s] End AAE Lib Interpolated Model. (MEM=2214.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:31    132s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:31    132s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:31    132s] Total number of fetched objects 201
[12/20 15:13:31    132s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:31    132s] End delay calculation. (MEM=2257.84 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:31    132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:31    132s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:31    132s] End AAE Lib Interpolated Model. (MEM=2217.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] Total number of fetched objects 201
[12/20 15:13:31    132s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:31    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s] End delay calculation. (MEM=2265.53 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:31    132s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:31    132s] End AAE Lib Interpolated Model. (MEM=2228.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:31    132s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:31    132s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:31    132s] Total number of fetched objects 201
[12/20 15:13:31    132s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:31    132s] End delay calculation. (MEM=2273.22 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:31    132s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:31    132s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:31    132s] End AAE Lib Interpolated Model. (MEM=2231.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    132s] Total number of fetched objects 201
[12/20 15:13:31    132s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:31    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s] End delay calculation. (MEM=2278.91 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:31    132s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:31    132s] End AAE Lib Interpolated Model. (MEM=2243.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    132s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:31    132s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:31    132s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:31    132s] Total number of fetched objects 201
[12/20 15:13:31    132s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:31    132s] End delay calculation. (MEM=2288.6 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:31    133s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:31    133s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:31    133s] End AAE Lib Interpolated Model. (MEM=2246.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    133s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:31    133s] Total number of fetched objects 201
[12/20 15:13:31    133s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:31    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:31    133s] End delay calculation. (MEM=2294.3 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:32    133s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:32    133s] End AAE Lib Interpolated Model. (MEM=2260.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:32    133s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:32    133s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:32    133s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:32    133s] Total number of fetched objects 201
[12/20 15:13:32    133s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:32    133s] End delay calculation. (MEM=2304.98 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:32    133s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:13:32    133s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:32    133s] End AAE Lib Interpolated Model. (MEM=2367.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:32    133s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:13:32    133s] Total number of fetched objects 201
[12/20 15:13:32    133s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:13:32    133s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:32    133s] End delay calculation. (MEM=2415.64 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:32    133s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:13:32    133s] End AAE Lib Interpolated Model. (MEM=2376.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:13:32    133s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:13:32    133s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:13:32    133s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:13:32    133s] Total number of fetched objects 201
[12/20 15:13:32    133s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:13:32    133s] End delay calculation. (MEM=2421.32 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:13:33    133s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.008 | 972.008 | 994.706 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:13:33    133s] All LLGs are deleted
[12/20 15:13:33    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2301.8M, EPOCH TIME: 1734687813.478844
[12/20 15:13:33    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2301.8M, EPOCH TIME: 1734687813.479132
[12/20 15:13:33    133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2301.8M, EPOCH TIME: 1734687813.480251
[12/20 15:13:33    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2301.8M, EPOCH TIME: 1734687813.480364
[12/20 15:13:33    133s] Max number of tech site patterns supported in site array is 256.
[12/20 15:13:33    133s] Core basic site is CoreSite
[12/20 15:13:33    133s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2301.8M, EPOCH TIME: 1734687813.487187
[12/20 15:13:33    133s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:13:33    133s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:13:33    133s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2301.8M, EPOCH TIME: 1734687813.487936
[12/20 15:13:33    133s] Fast DP-INIT is on for default
[12/20 15:13:33    133s] Atter site array init, number of instance map data is 0.
[12/20 15:13:33    133s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2301.8M, EPOCH TIME: 1734687813.489803
[12/20 15:13:33    133s] 
[12/20 15:13:33    133s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:13:33    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2301.8M, EPOCH TIME: 1734687813.491002
[12/20 15:13:33    133s] All LLGs are deleted
[12/20 15:13:33    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2301.8M, EPOCH TIME: 1734687813.492673
[12/20 15:13:33    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2301.8M, EPOCH TIME: 1734687813.492877
[12/20 15:13:33    133s] Density: 0.763%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:13:33    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2301.8M, EPOCH TIME: 1734687813.497490
[12/20 15:13:33    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2301.8M, EPOCH TIME: 1734687813.497738
[12/20 15:13:33    133s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2301.8M, EPOCH TIME: 1734687813.498803
[12/20 15:13:33    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2301.8M, EPOCH TIME: 1734687813.498890
[12/20 15:13:33    133s] Max number of tech site patterns supported in site array is 256.
[12/20 15:13:33    133s] Core basic site is CoreSite
[12/20 15:13:33    133s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2301.8M, EPOCH TIME: 1734687813.505614
[12/20 15:13:33    133s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:13:33    133s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:13:33    133s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2301.8M, EPOCH TIME: 1734687813.506353
[12/20 15:13:33    133s] Fast DP-INIT is on for default
[12/20 15:13:33    133s] Atter site array init, number of instance map data is 0.
[12/20 15:13:33    133s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2301.8M, EPOCH TIME: 1734687813.508201
[12/20 15:13:33    133s] 
[12/20 15:13:33    133s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:13:33    133s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2301.8M, EPOCH TIME: 1734687813.509374
[12/20 15:13:33    133s] All LLGs are deleted
[12/20 15:13:33    133s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:13:33    133s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2301.8M, EPOCH TIME: 1734687813.511012
[12/20 15:13:33    133s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2301.8M, EPOCH TIME: 1734687813.511203
[12/20 15:13:33    133s] Total CPU time: 2.38 sec
[12/20 15:13:33    133s] Total Real time: 3.0 sec
[12/20 15:13:33    133s] Total Memory Usage: 2293.777344 Mbytes
[12/20 15:13:33    133s] Reset AAE Options
[12/20 15:13:33    133s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:33    133s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:13:33    133s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:13:33    133s] *** timeDesign #4 [finish] : cpu/real = 0:00:02.4/0:00:03.5 (0.7), totSession cpu/real = 0:02:13.7/0:48:45.4 (0.0), mem = 2276.1M
[12/20 15:13:33    133s] 
[12/20 15:13:33    133s] =============================================================================================
[12/20 15:13:33    133s]  Final TAT Report : timeDesign #4                                               21.15-s110_1
[12/20 15:13:33    133s] =============================================================================================
[12/20 15:13:33    133s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:13:33    133s] ---------------------------------------------------------------------------------------------
[12/20 15:13:33    133s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.6 % )     0:00:03.1 /  0:00:02.1    0.7
[12/20 15:13:33    133s] [ DrvReport              ]      1   0:00:01.4  (  38.9 % )     0:00:01.4 /  0:00:00.3    0.2
[12/20 15:13:33    133s] [ ExtractRC              ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:13:33    133s] [ TimingUpdate           ]      2   0:00:00.2  (   5.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:13:33    133s] [ FullDelayCalc          ]     14   0:00:00.5  (  13.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:13:33    133s] [ TimingReport           ]      1   0:00:00.4  (  12.6 % )     0:00:00.6 /  0:00:00.6    1.0
[12/20 15:13:33    133s] [ GenerateReports        ]      1   0:00:00.9  (  25.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/20 15:13:33    133s] [ MISC                   ]          0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:13:33    133s] ---------------------------------------------------------------------------------------------
[12/20 15:13:33    133s]  timeDesign #4 TOTAL                0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:02.4    0.7
[12/20 15:13:33    133s] ---------------------------------------------------------------------------------------------
[12/20 15:13:33    133s] 
[12/20 15:16:03    134s] <CMD> zoomBox 586.30200 166.03800 811.50700 367.64500
[12/20 15:19:41    144s] <CMD> zoomBox 567.79200 154.62300 832.74100 391.80900
[12/20 15:19:42    144s] <CMD> zoomBox 520.39800 125.39700 887.11100 453.68300
[12/20 15:19:42    144s] <CMD> zoomBox 364.01200 28.95900 1066.51900 657.85300
[12/20 15:19:43    144s] <CMD> zoomBox 64.42500 -155.78700 1410.21000 1048.97800
[12/20 15:19:44    144s] <CMD> zoomBox -46.18000 -223.99300 1537.09700 1193.37800
[12/20 15:19:45    144s] <CMD> zoomBox 102.16800 -56.88800 1246.08500 967.16200
[12/20 15:19:45    144s] <CMD> zoomBox 286.78800 151.07400 883.92000 685.63500
[12/20 15:19:46    144s] <CMD> zoomBox 383.15900 259.63100 694.86700 538.67600
[12/20 15:19:46    144s] <CMD> zoomBox 397.03500 310.51500 559.75000 456.18000
[12/20 15:19:47    144s] <CMD> zoomBox 404.27700 337.07700 489.21700 413.11600
[12/20 15:19:48    144s] <CMD> zoomBox 421.66000 347.54900 473.82500 394.24800
[12/20 15:19:49    144s] <CMD> zoomBox 386.92400 326.65000 504.49200 431.89800
[12/20 15:19:49    144s] <CMD> zoomBox 308.36200 279.55000 573.32900 516.75200
[12/20 15:19:50    144s] <CMD> zoomBox 131.30100 173.39800 728.47200 707.99400
[12/20 15:19:50    144s] <CMD> zoomBox -267.75100 -65.83900 1078.12500 1139.00700
[12/20 15:19:52    145s] <CMD> zoomBox 17.78500 262.02400 844.32100 1001.95000
[12/20 15:19:52    145s] <CMD> zoomBox 234.99900 511.43800 666.45800 897.68600
[12/20 15:19:53    145s] <CMD> zoomBox 353.45600 652.30600 578.68200 853.93100
[12/20 15:19:53    145s] <CMD> zoomBox 415.29200 725.84000 532.86200 831.09000
[12/20 15:19:53    145s] <CMD> zoomBox 441.35000 756.82800 513.55300 821.46500
[12/20 15:19:55    145s] <CMD> zoomBox 397.19900 692.65100 559.92800 838.32800
[12/20 15:19:56    145s] <CMD> zoomBox 297.69500 548.01400 664.44700 876.33500
[12/20 15:19:57    145s] <CMD> zoomBox 77.17600 234.22100 903.74300 974.17500
[12/20 15:19:57    145s] <CMD> zoomBox -231.21500 10.14800 1114.71200 1215.04000
[12/20 15:20:03    145s] <CMD> zoomBox -347.05500 -60.52300 1236.38900 1356.99700
[12/20 15:20:03    145s] <CMD> zoomBox -483.33700 -143.66700 1379.53900 1524.00500
[12/20 15:37:40    186s] <CMD> zoomBox -6.28300 55.33800 1137.75700 1079.49800
[12/20 15:37:40    186s] <CMD> zoomBox 107.60300 102.84600 1080.03700 973.38200
[12/20 15:37:41    186s] <CMD> zoomBox 466.60900 252.60700 898.08400 638.86900
[12/20 15:37:42    186s] <CMD> zoomBox 107.60100 102.84400 1080.03800 973.38300
[12/20 15:37:42    186s] <CMD> zoomBox -297.89800 -66.31200 1285.55400 1351.21600
[12/20 15:38:07    187s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:38:07    187s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix elevator_preCTS -outDir timingReports
[12/20 15:38:07    187s] Deleting AAE DB and timing data for delay calculations...
[12/20 15:38:07    187s] AAE DB initialization (MEM=2278.1 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:38:07    187s] AAE DB initialization (MEM=2278.1 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:38:07    187s] #optDebug: fT-S <1 1 0 0 0>
[12/20 15:38:07    187s] *** timeDesign #5 [begin] : totSession cpu/real = 0:03:07.6/1:13:19.2 (0.0), mem = 2278.1M
[12/20 15:38:07    187s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[12/20 15:38:07    187s] AAE_INFO: switching -siAware from true to false ...
[12/20 15:38:07    187s] AAE DB initialization (MEM=2278.1 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:38:07    187s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/20 15:38:07    187s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/20 15:38:07    187s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/20 15:38:07    187s]  Reset EOS DB
[12/20 15:38:07    187s] Ignoring AAE DB Resetting ...
[12/20 15:38:07    187s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'low' .
[12/20 15:38:07    187s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:38:07    187s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:38:07    187s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[12/20 15:38:07    187s] RC Extraction called in multi-corner(1) mode.
[12/20 15:38:07    187s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:38:07    187s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:38:07    187s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 15:38:07    187s] * Layer Id             : 1 - M1
[12/20 15:38:07    187s]       Thickness        : 0.54
[12/20 15:38:07    187s]       Min Width        : 0.23
[12/20 15:38:07    187s]       Layer Dielectric : 4.1
[12/20 15:38:07    187s] * Layer Id             : 2 - M2
[12/20 15:38:07    187s]       Thickness        : 0.54
[12/20 15:38:07    187s]       Min Width        : 0.28
[12/20 15:38:07    187s]       Layer Dielectric : 4.1
[12/20 15:38:07    187s] * Layer Id             : 3 - M3
[12/20 15:38:07    187s]       Thickness        : 0.54
[12/20 15:38:07    187s]       Min Width        : 0.28
[12/20 15:38:07    187s]       Layer Dielectric : 4.1
[12/20 15:38:07    187s] * Layer Id             : 4 - M4
[12/20 15:38:07    187s]       Thickness        : 0.84
[12/20 15:38:07    187s]       Min Width        : 0.44
[12/20 15:38:07    187s]       Layer Dielectric : 4.1
[12/20 15:38:07    187s] extractDetailRC Option : -outfile /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d -maxResLength 200  -basic
[12/20 15:38:07    187s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 15:38:07    187s]       RC Corner Indexes            0   
[12/20 15:38:07    187s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:38:07    187s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 15:38:07    187s] Resistance Scaling Factor    : 1.00000 
[12/20 15:38:07    187s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:38:07    187s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:38:07    187s] Shrink Factor                : 1.00000
[12/20 15:38:07    187s] 
[12/20 15:38:07    187s] Trim Metal Layers:
[12/20 15:38:07    187s] LayerId::1 widthSet size::1
[12/20 15:38:07    187s] LayerId::2 widthSet size::1
[12/20 15:38:07    187s] LayerId::3 widthSet size::1
[12/20 15:38:07    187s] LayerId::4 widthSet size::1
[12/20 15:38:07    187s] eee: pegSigSF::1.070000
[12/20 15:38:07    187s] Initializing multi-corner resistance tables ...
[12/20 15:38:07    187s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:38:07    187s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:38:07    187s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:38:07    187s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:38:07    187s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:38:07    187s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2278.1M)
[12/20 15:38:07    187s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for storing RC.
[12/20 15:38:07    187s] Extracted 10.1437% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 20.1183% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 30.093% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 40.1522% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 50.1268% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 60.1014% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 70.1606% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 80.1352% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 90.1099% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:38:07    187s] Number of Extracted Resistors     : 1848
[12/20 15:38:07    187s] Number of Extracted Ground Cap.   : 1893
[12/20 15:38:07    187s] Number of Extracted Coupling Cap. : 2708
[12/20 15:38:07    187s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2294.836M)
[12/20 15:38:07    187s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 15:38:07    187s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2294.8M)
[12/20 15:38:07    187s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb_Filter.rcdb.d' for storing RC.
[12/20 15:38:07    187s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2294.836M)
[12/20 15:38:07    187s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2294.836M)
[12/20 15:38:07    187s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2294.836M)
[12/20 15:38:07    187s] processing rcdb (/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d) for hinst (top) of cell (elevator);
[12/20 15:38:07    187s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 0 access done (mem: 2294.836M)
[12/20 15:38:07    187s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2294.836M)
[12/20 15:38:07    187s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2294.836M)
[12/20 15:38:07    187s] Starting delay calculation for Setup views
[12/20 15:38:07    187s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:38:07    187s] #################################################################################
[12/20 15:38:07    187s] # Design Stage: PostRoute
[12/20 15:38:07    187s] # Design Name: elevator
[12/20 15:38:07    187s] # Design Mode: 90nm
[12/20 15:38:07    187s] # Analysis Mode: MMMC OCV 
[12/20 15:38:07    187s] # Parasitics Mode: SPEF/RCDB 
[12/20 15:38:07    187s] # Signoff Settings: SI Off 
[12/20 15:38:07    187s] #################################################################################
[12/20 15:38:07    187s] Calculate early delays in OCV mode...
[12/20 15:38:07    187s] Calculate late delays in OCV mode...
[12/20 15:38:07    187s] Topological Sorting (REAL = 0:00:00.0, MEM = 2292.8M, InitMEM = 2292.8M)
[12/20 15:38:07    187s] Start delay calculation (fullDC) (1 T). (MEM=2292.84)
[12/20 15:38:07    187s] 
[12/20 15:38:07    187s] Trim Metal Layers:
[12/20 15:38:07    187s] LayerId::1 widthSet size::1
[12/20 15:38:07    187s] LayerId::2 widthSet size::1
[12/20 15:38:07    187s] LayerId::3 widthSet size::1
[12/20 15:38:07    187s] LayerId::4 widthSet size::1
[12/20 15:38:07    187s] eee: pegSigSF::1.070000
[12/20 15:38:07    187s] Initializing multi-corner resistance tables ...
[12/20 15:38:07    187s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:38:07    187s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:38:07    187s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:38:07    187s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:38:07    187s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:38:07    187s] Start AAE Lib Loading. (MEM=2312.56)
[12/20 15:38:07    187s] End AAE Lib Loading. (MEM=2331.64 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:38:07    187s] End AAE Lib Interpolated Model. (MEM=2331.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:38:07    187s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2331.641M)
[12/20 15:38:08    187s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2331.6M)
[12/20 15:38:08    187s] Total number of fetched objects 201
[12/20 15:38:08    188s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:38:08    188s] End delay calculation. (MEM=2336.26 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:38:08    188s] End delay calculation (fullDC). (MEM=2336.26 CPU=0:00:00.1 REAL=0:00:01.0)
[12/20 15:38:08    188s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 2336.3M) ***
[12/20 15:38:08    188s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:08 mem=2336.3M)
[12/20 15:38:08    188s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2258.531M)
[12/20 15:38:08    188s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/20 15:38:08    188s] Type 'man IMPEXT-3493' for more detail.
[12/20 15:38:08    188s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2256.5M, EPOCH TIME: 1734689288.100332
[12/20 15:38:08    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] All LLGs are deleted
[12/20 15:38:08    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2256.5M, EPOCH TIME: 1734689288.100366
[12/20 15:38:08    188s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2256.5M, EPOCH TIME: 1734689288.100380
[12/20 15:38:08    188s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2256.5M, EPOCH TIME: 1734689288.100412
[12/20 15:38:08    188s] Start to check current routing status for nets...
[12/20 15:38:08    188s] All nets are already routed correctly.
[12/20 15:38:08    188s] End to check current routing status for nets (mem=2256.5M)
[12/20 15:38:08    188s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:38:08    188s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:38:08    188s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:38:08    188s] PreRoute RC Extraction called for design elevator.
[12/20 15:38:08    188s] RC Extraction called in multi-corner(1) mode.
[12/20 15:38:08    188s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:38:08    188s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:38:08    188s] RCMode: PreRoute
[12/20 15:38:08    188s]       RC Corner Indexes            0   
[12/20 15:38:08    188s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:38:08    188s] Resistance Scaling Factor    : 1.00000 
[12/20 15:38:08    188s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:38:08    188s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:38:08    188s] Shrink Factor                : 1.00000
[12/20 15:38:08    188s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:38:08    188s] 
[12/20 15:38:08    188s] Trim Metal Layers:
[12/20 15:38:08    188s] LayerId::1 widthSet size::1
[12/20 15:38:08    188s] LayerId::2 widthSet size::1
[12/20 15:38:08    188s] LayerId::3 widthSet size::1
[12/20 15:38:08    188s] LayerId::4 widthSet size::1
[12/20 15:38:08    188s] Updating RC grid for preRoute extraction ...
[12/20 15:38:08    188s] eee: pegSigSF::1.070000
[12/20 15:38:08    188s] Initializing multi-corner resistance tables ...
[12/20 15:38:08    188s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:38:08    188s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:38:08    188s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:38:08    188s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:38:08    188s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:38:08    188s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2264.531M)
[12/20 15:38:08    188s] Effort level <high> specified for reg2reg path_group
[12/20 15:38:08    188s] All LLGs are deleted
[12/20 15:38:08    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2272.6M, EPOCH TIME: 1734689288.133574
[12/20 15:38:08    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2272.6M, EPOCH TIME: 1734689288.133804
[12/20 15:38:08    188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2272.6M, EPOCH TIME: 1734689288.134865
[12/20 15:38:08    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2272.6M, EPOCH TIME: 1734689288.134975
[12/20 15:38:08    188s] Max number of tech site patterns supported in site array is 256.
[12/20 15:38:08    188s] Core basic site is CoreSite
[12/20 15:38:08    188s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2272.6M, EPOCH TIME: 1734689288.141366
[12/20 15:38:08    188s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:38:08    188s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:38:08    188s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2272.6M, EPOCH TIME: 1734689288.142009
[12/20 15:38:08    188s] Fast DP-INIT is on for default
[12/20 15:38:08    188s] Atter site array init, number of instance map data is 0.
[12/20 15:38:08    188s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2272.6M, EPOCH TIME: 1734689288.143789
[12/20 15:38:08    188s] 
[12/20 15:38:08    188s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:38:08    188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2272.6M, EPOCH TIME: 1734689288.144845
[12/20 15:38:08    188s] All LLGs are deleted
[12/20 15:38:08    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:08    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2272.6M, EPOCH TIME: 1734689288.146446
[12/20 15:38:08    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2272.6M, EPOCH TIME: 1734689288.146645
[12/20 15:38:08    188s] Starting delay calculation for Setup views
[12/20 15:38:08    188s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:38:08    188s] #################################################################################
[12/20 15:38:08    188s] # Design Stage: PostRoute
[12/20 15:38:08    188s] # Design Name: elevator
[12/20 15:38:08    188s] # Design Mode: 90nm
[12/20 15:38:08    188s] # Analysis Mode: MMMC OCV 
[12/20 15:38:08    188s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:38:08    188s] # Signoff Settings: SI Off 
[12/20 15:38:08    188s] #################################################################################
[12/20 15:38:08    188s] Calculate early delays in OCV mode...
[12/20 15:38:08    188s] Calculate late delays in OCV mode...
[12/20 15:38:08    188s] Topological Sorting (REAL = 0:00:00.0, MEM = 2270.6M, InitMEM = 2270.6M)
[12/20 15:38:08    188s] Start delay calculation (fullDC) (1 T). (MEM=2270.55)
[12/20 15:38:08    188s] End AAE Lib Interpolated Model. (MEM=2290.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:38:08    188s] Total number of fetched objects 201
[12/20 15:38:08    188s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:38:08    188s] End delay calculation. (MEM=2329.98 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:38:08    188s] End delay calculation (fullDC). (MEM=2329.98 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:38:08    188s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2330.0M) ***
[12/20 15:38:08    188s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:08 mem=2338.0M)
[12/20 15:38:09    188s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.011 | 972.011 | 994.709 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:38:09    188s] All LLGs are deleted
[12/20 15:38:09    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.4M, EPOCH TIME: 1734689289.183964
[12/20 15:38:09    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.4M, EPOCH TIME: 1734689289.184199
[12/20 15:38:09    188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2311.4M, EPOCH TIME: 1734689289.185252
[12/20 15:38:09    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2311.4M, EPOCH TIME: 1734689289.185339
[12/20 15:38:09    188s] Max number of tech site patterns supported in site array is 256.
[12/20 15:38:09    188s] Core basic site is CoreSite
[12/20 15:38:09    188s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2311.4M, EPOCH TIME: 1734689289.192031
[12/20 15:38:09    188s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:38:09    188s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:38:09    188s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2311.4M, EPOCH TIME: 1734689289.192949
[12/20 15:38:09    188s] Fast DP-INIT is on for default
[12/20 15:38:09    188s] Atter site array init, number of instance map data is 0.
[12/20 15:38:09    188s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2311.4M, EPOCH TIME: 1734689289.195084
[12/20 15:38:09    188s] 
[12/20 15:38:09    188s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:38:09    188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2311.4M, EPOCH TIME: 1734689289.196290
[12/20 15:38:09    188s] All LLGs are deleted
[12/20 15:38:09    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.4M, EPOCH TIME: 1734689289.197931
[12/20 15:38:09    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.4M, EPOCH TIME: 1734689289.198158
[12/20 15:38:09    188s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:38:09    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.4M, EPOCH TIME: 1734689289.202172
[12/20 15:38:09    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.4M, EPOCH TIME: 1734689289.202383
[12/20 15:38:09    188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2311.4M, EPOCH TIME: 1734689289.203394
[12/20 15:38:09    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2311.4M, EPOCH TIME: 1734689289.203463
[12/20 15:38:09    188s] Max number of tech site patterns supported in site array is 256.
[12/20 15:38:09    188s] Core basic site is CoreSite
[12/20 15:38:09    188s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2311.4M, EPOCH TIME: 1734689289.210806
[12/20 15:38:09    188s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:38:09    188s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:38:09    188s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2311.4M, EPOCH TIME: 1734689289.211652
[12/20 15:38:09    188s] Fast DP-INIT is on for default
[12/20 15:38:09    188s] Atter site array init, number of instance map data is 0.
[12/20 15:38:09    188s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2311.4M, EPOCH TIME: 1734689289.213602
[12/20 15:38:09    188s] 
[12/20 15:38:09    188s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:38:09    188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.011, REAL:0.011, MEM:2311.4M, EPOCH TIME: 1734689289.214698
[12/20 15:38:09    188s] All LLGs are deleted
[12/20 15:38:09    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:09    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.4M, EPOCH TIME: 1734689289.216271
[12/20 15:38:09    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.4M, EPOCH TIME: 1734689289.216470
[12/20 15:38:09    188s] Reported timing to dir timingReports
[12/20 15:38:09    188s] Total CPU time: 0.75 sec
[12/20 15:38:09    188s] Total Real time: 2.0 sec
[12/20 15:38:09    188s] Total Memory Usage: 2303.394531 Mbytes
[12/20 15:38:09    188s] Reset AAE Options
[12/20 15:38:09    188s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:38:09    188s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.7/0:00:01.8 (0.4), totSession cpu/real = 0:03:08.3/1:13:21.1 (0.0), mem = 2303.4M
[12/20 15:38:09    188s] 
[12/20 15:38:09    188s] =============================================================================================
[12/20 15:38:09    188s]  Final TAT Report : timeDesign #5                                               21.15-s110_1
[12/20 15:38:09    188s] =============================================================================================
[12/20 15:38:09    188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:38:09    188s] ---------------------------------------------------------------------------------------------
[12/20 15:38:09    188s] [ OptSummaryReport       ]      1   0:00:00.1  (   3.0 % )     0:00:01.1 /  0:00:00.2    0.2
[12/20 15:38:09    188s] [ DrvReport              ]      1   0:00:00.9  (  47.9 % )     0:00:00.9 /  0:00:00.0    0.0
[12/20 15:38:09    188s] [ ExtractRC              ]      2   0:00:00.5  (  26.5 % )     0:00:00.5 /  0:00:00.3    0.5
[12/20 15:38:09    188s] [ TimingUpdate           ]      2   0:00:00.2  (   8.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:38:09    188s] [ FullDelayCalc          ]      2   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:38:09    188s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:38:09    188s] [ GenerateReports        ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:38:09    188s] [ MISC                   ]          0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:38:09    188s] ---------------------------------------------------------------------------------------------
[12/20 15:38:09    188s]  timeDesign #5 TOTAL                0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:00.7    0.4
[12/20 15:38:09    188s] ---------------------------------------------------------------------------------------------
[12/20 15:38:09    188s] 
[12/20 15:38:14    188s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:38:14    188s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix elevator_preCTS -outDir timingReports
[12/20 15:38:14    188s] #optDebug: fT-S <1 1 0 0 0>
[12/20 15:38:14    188s] *** timeDesign #6 [begin] : totSession cpu/real = 0:03:08.6/1:13:26.6 (0.0), mem = 2303.4M
[12/20 15:38:14    188s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2303.4M, EPOCH TIME: 1734689294.801651
[12/20 15:38:14    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] All LLGs are deleted
[12/20 15:38:14    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2303.4M, EPOCH TIME: 1734689294.801691
[12/20 15:38:14    188s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2303.4M, EPOCH TIME: 1734689294.801706
[12/20 15:38:14    188s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2303.4M, EPOCH TIME: 1734689294.801737
[12/20 15:38:14    188s] Start to check current routing status for nets...
[12/20 15:38:14    188s] All nets are already routed correctly.
[12/20 15:38:14    188s] End to check current routing status for nets (mem=2303.4M)
[12/20 15:38:14    188s] Effort level <high> specified for reg2reg path_group
[12/20 15:38:14    188s] All LLGs are deleted
[12/20 15:38:14    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.4M, EPOCH TIME: 1734689294.816119
[12/20 15:38:14    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.4M, EPOCH TIME: 1734689294.816356
[12/20 15:38:14    188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2305.4M, EPOCH TIME: 1734689294.817458
[12/20 15:38:14    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2305.4M, EPOCH TIME: 1734689294.817543
[12/20 15:38:14    188s] Max number of tech site patterns supported in site array is 256.
[12/20 15:38:14    188s] Core basic site is CoreSite
[12/20 15:38:14    188s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2305.4M, EPOCH TIME: 1734689294.823964
[12/20 15:38:14    188s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:38:14    188s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:38:14    188s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2305.4M, EPOCH TIME: 1734689294.824609
[12/20 15:38:14    188s] Fast DP-INIT is on for default
[12/20 15:38:14    188s] Atter site array init, number of instance map data is 0.
[12/20 15:38:14    188s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2305.4M, EPOCH TIME: 1734689294.826445
[12/20 15:38:14    188s] 
[12/20 15:38:14    188s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:38:14    188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2305.4M, EPOCH TIME: 1734689294.827655
[12/20 15:38:14    188s] All LLGs are deleted
[12/20 15:38:14    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:14    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2305.4M, EPOCH TIME: 1734689294.829273
[12/20 15:38:14    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2305.4M, EPOCH TIME: 1734689294.829488
[12/20 15:38:15    188s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.011 | 972.011 | 994.709 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:38:15    188s] All LLGs are deleted
[12/20 15:38:15    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.6M, EPOCH TIME: 1734689295.780359
[12/20 15:38:15    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.6M, EPOCH TIME: 1734689295.780589
[12/20 15:38:15    188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2311.6M, EPOCH TIME: 1734689295.781616
[12/20 15:38:15    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2311.6M, EPOCH TIME: 1734689295.781702
[12/20 15:38:15    188s] Max number of tech site patterns supported in site array is 256.
[12/20 15:38:15    188s] Core basic site is CoreSite
[12/20 15:38:15    188s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2311.6M, EPOCH TIME: 1734689295.788171
[12/20 15:38:15    188s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:38:15    188s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:38:15    188s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2311.6M, EPOCH TIME: 1734689295.788848
[12/20 15:38:15    188s] Fast DP-INIT is on for default
[12/20 15:38:15    188s] Atter site array init, number of instance map data is 0.
[12/20 15:38:15    188s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2311.6M, EPOCH TIME: 1734689295.790712
[12/20 15:38:15    188s] 
[12/20 15:38:15    188s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:38:15    188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2311.6M, EPOCH TIME: 1734689295.791785
[12/20 15:38:15    188s] All LLGs are deleted
[12/20 15:38:15    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.6M, EPOCH TIME: 1734689295.793346
[12/20 15:38:15    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.6M, EPOCH TIME: 1734689295.793541
[12/20 15:38:15    188s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:38:15    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.6M, EPOCH TIME: 1734689295.797448
[12/20 15:38:15    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.6M, EPOCH TIME: 1734689295.797664
[12/20 15:38:15    188s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2311.6M, EPOCH TIME: 1734689295.798677
[12/20 15:38:15    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2311.6M, EPOCH TIME: 1734689295.798751
[12/20 15:38:15    188s] Max number of tech site patterns supported in site array is 256.
[12/20 15:38:15    188s] Core basic site is CoreSite
[12/20 15:38:15    188s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2311.6M, EPOCH TIME: 1734689295.805213
[12/20 15:38:15    188s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:38:15    188s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:38:15    188s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2311.6M, EPOCH TIME: 1734689295.805927
[12/20 15:38:15    188s] Fast DP-INIT is on for default
[12/20 15:38:15    188s] Atter site array init, number of instance map data is 0.
[12/20 15:38:15    188s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2311.6M, EPOCH TIME: 1734689295.807792
[12/20 15:38:15    188s] 
[12/20 15:38:15    188s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:38:15    188s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2311.6M, EPOCH TIME: 1734689295.808867
[12/20 15:38:15    188s] All LLGs are deleted
[12/20 15:38:15    188s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:38:15    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.6M, EPOCH TIME: 1734689295.810445
[12/20 15:38:15    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.6M, EPOCH TIME: 1734689295.810647
[12/20 15:38:15    188s] Reported timing to dir timingReports
[12/20 15:38:15    188s] Total CPU time: 0.12 sec
[12/20 15:38:15    188s] Total Real time: 1.0 sec
[12/20 15:38:15    188s] Total Memory Usage: 2303.558594 Mbytes
[12/20 15:38:15    188s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:38:15    188s] *** timeDesign #6 [finish] : cpu/real = 0:00:00.1/0:00:01.0 (0.1), totSession cpu/real = 0:03:08.7/1:13:27.7 (0.0), mem = 2303.6M
[12/20 15:38:15    188s] 
[12/20 15:38:15    188s] =============================================================================================
[12/20 15:38:15    188s]  Final TAT Report : timeDesign #6                                               21.15-s110_1
[12/20 15:38:15    188s] =============================================================================================
[12/20 15:38:15    188s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:38:15    188s] ---------------------------------------------------------------------------------------------
[12/20 15:38:15    188s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.2 % )     0:00:01.0 /  0:00:00.1    0.1
[12/20 15:38:15    188s] [ DrvReport              ]      1   0:00:00.9  (  88.4 % )     0:00:00.9 /  0:00:00.0    0.0
[12/20 15:38:15    188s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:38:15    188s] [ TimingReport           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:38:15    188s] [ GenerateReports        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:38:15    188s] [ MISC                   ]          0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:38:15    188s] ---------------------------------------------------------------------------------------------
[12/20 15:38:15    188s]  timeDesign #6 TOTAL                0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.1    0.1
[12/20 15:38:15    188s] ---------------------------------------------------------------------------------------------
[12/20 15:38:15    188s] 
[12/20 15:39:56    193s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:39:56    193s] <CMD> timeDesign -postCTS -pathReports -slackReports -numPaths 50 -prefix elevator_postCTS -outDir timingReports
[12/20 15:39:56    193s] *** timeDesign #7 [begin] : totSession cpu/real = 0:03:13.1/1:15:08.3 (0.0), mem = 2307.7M
[12/20 15:39:56    193s] Turning off fast DC mode.
[12/20 15:39:56    193s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2277.9M, EPOCH TIME: 1734689396.495998
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] All LLGs are deleted
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2277.9M, EPOCH TIME: 1734689396.496059
[12/20 15:39:56    193s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2277.9M, EPOCH TIME: 1734689396.496075
[12/20 15:39:56    193s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2277.9M, EPOCH TIME: 1734689396.496111
[12/20 15:39:56    193s] Start to check current routing status for nets...
[12/20 15:39:56    193s] All nets are already routed correctly.
[12/20 15:39:56    193s] End to check current routing status for nets (mem=2277.9M)
[12/20 15:39:56    193s] Effort level <high> specified for reg2reg path_group
[12/20 15:39:56    193s] All LLGs are deleted
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2285.9M, EPOCH TIME: 1734689396.514833
[12/20 15:39:56    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2285.9M, EPOCH TIME: 1734689396.515048
[12/20 15:39:56    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2285.9M, EPOCH TIME: 1734689396.516029
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2285.9M, EPOCH TIME: 1734689396.516110
[12/20 15:39:56    193s] Max number of tech site patterns supported in site array is 256.
[12/20 15:39:56    193s] Core basic site is CoreSite
[12/20 15:39:56    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2285.9M, EPOCH TIME: 1734689396.522378
[12/20 15:39:56    193s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:39:56    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:39:56    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2285.9M, EPOCH TIME: 1734689396.523029
[12/20 15:39:56    193s] Fast DP-INIT is on for default
[12/20 15:39:56    193s] Atter site array init, number of instance map data is 0.
[12/20 15:39:56    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2285.9M, EPOCH TIME: 1734689396.524739
[12/20 15:39:56    193s] 
[12/20 15:39:56    193s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:39:56    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2285.9M, EPOCH TIME: 1734689396.526199
[12/20 15:39:56    193s] All LLGs are deleted
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2285.9M, EPOCH TIME: 1734689396.527804
[12/20 15:39:56    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2285.9M, EPOCH TIME: 1734689396.528006
[12/20 15:39:56    193s] Starting delay calculation for Setup views
[12/20 15:39:56    193s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:39:56    193s] #################################################################################
[12/20 15:39:56    193s] # Design Stage: PostRoute
[12/20 15:39:56    193s] # Design Name: elevator
[12/20 15:39:56    193s] # Design Mode: 90nm
[12/20 15:39:56    193s] # Analysis Mode: MMMC OCV 
[12/20 15:39:56    193s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:39:56    193s] # Signoff Settings: SI Off 
[12/20 15:39:56    193s] #################################################################################
[12/20 15:39:56    193s] Calculate early delays in OCV mode...
[12/20 15:39:56    193s] Calculate late delays in OCV mode...
[12/20 15:39:56    193s] Topological Sorting (REAL = 0:00:00.0, MEM = 2283.9M, InitMEM = 2283.9M)
[12/20 15:39:56    193s] Start delay calculation (fullDC) (1 T). (MEM=2283.95)
[12/20 15:39:56    193s] End AAE Lib Interpolated Model. (MEM=2303.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:39:56    193s] Total number of fetched objects 201
[12/20 15:39:56    193s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:39:56    193s] End delay calculation. (MEM=2334.11 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:39:56    193s] End delay calculation (fullDC). (MEM=2334.11 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:39:56    193s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2334.1M) ***
[12/20 15:39:56    193s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:13 mem=2342.1M)
[12/20 15:39:56    193s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.011 | 972.011 | 994.709 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:39:56    193s] All LLGs are deleted
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.5M, EPOCH TIME: 1734689396.689644
[12/20 15:39:56    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.5M, EPOCH TIME: 1734689396.689865
[12/20 15:39:56    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2355.5M, EPOCH TIME: 1734689396.690905
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2355.5M, EPOCH TIME: 1734689396.690981
[12/20 15:39:56    193s] Max number of tech site patterns supported in site array is 256.
[12/20 15:39:56    193s] Core basic site is CoreSite
[12/20 15:39:56    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2355.5M, EPOCH TIME: 1734689396.697373
[12/20 15:39:56    193s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:39:56    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:39:56    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2355.5M, EPOCH TIME: 1734689396.698011
[12/20 15:39:56    193s] Fast DP-INIT is on for default
[12/20 15:39:56    193s] Atter site array init, number of instance map data is 0.
[12/20 15:39:56    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2355.5M, EPOCH TIME: 1734689396.699779
[12/20 15:39:56    193s] 
[12/20 15:39:56    193s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:39:56    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2355.5M, EPOCH TIME: 1734689396.700835
[12/20 15:39:56    193s] All LLGs are deleted
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.5M, EPOCH TIME: 1734689396.702463
[12/20 15:39:56    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.5M, EPOCH TIME: 1734689396.702657
[12/20 15:39:56    193s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.5M, EPOCH TIME: 1734689396.706621
[12/20 15:39:56    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.5M, EPOCH TIME: 1734689396.706841
[12/20 15:39:56    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2355.5M, EPOCH TIME: 1734689396.707862
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2355.5M, EPOCH TIME: 1734689396.707937
[12/20 15:39:56    193s] Max number of tech site patterns supported in site array is 256.
[12/20 15:39:56    193s] Core basic site is CoreSite
[12/20 15:39:56    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2355.5M, EPOCH TIME: 1734689396.714457
[12/20 15:39:56    193s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:39:56    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:39:56    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2355.5M, EPOCH TIME: 1734689396.715130
[12/20 15:39:56    193s] Fast DP-INIT is on for default
[12/20 15:39:56    193s] Atter site array init, number of instance map data is 0.
[12/20 15:39:56    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2355.5M, EPOCH TIME: 1734689396.716946
[12/20 15:39:56    193s] 
[12/20 15:39:56    193s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:39:56    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2355.5M, EPOCH TIME: 1734689396.717998
[12/20 15:39:56    193s] All LLGs are deleted
[12/20 15:39:56    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:39:56    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.5M, EPOCH TIME: 1734689396.719594
[12/20 15:39:56    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.5M, EPOCH TIME: 1734689396.719789
[12/20 15:39:56    193s] Reported timing to dir timingReports
[12/20 15:39:56    193s] Total CPU time: 0.29 sec
[12/20 15:39:56    193s] Total Real time: 0.0 sec
[12/20 15:39:56    193s] Total Memory Usage: 2307.527344 Mbytes
[12/20 15:39:56    193s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:39:56    193s] *** timeDesign #7 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:13.4/1:15:08.6 (0.0), mem = 2307.5M
[12/20 15:39:56    193s] 
[12/20 15:39:56    193s] =============================================================================================
[12/20 15:39:56    193s]  Final TAT Report : timeDesign #7                                               21.15-s110_1
[12/20 15:39:56    193s] =============================================================================================
[12/20 15:39:56    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:39:56    193s] ---------------------------------------------------------------------------------------------
[12/20 15:39:56    193s] [ OptSummaryReport       ]      1   0:00:00.1  (  18.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:39:56    193s] [ DrvReport              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:39:56    193s] [ TimingUpdate           ]      1   0:00:00.1  (  26.8 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:39:56    193s] [ FullDelayCalc          ]      1   0:00:00.1  (  18.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:39:56    193s] [ TimingReport           ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:39:56    193s] [ GenerateReports        ]      1   0:00:00.0  (   9.0 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:39:56    193s] [ MISC                   ]          0:00:00.1  (  24.1 % )     0:00:00.1 /  0:00:00.1    1.2
[12/20 15:39:56    193s] ---------------------------------------------------------------------------------------------
[12/20 15:39:56    193s]  timeDesign #7 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:39:56    193s] ---------------------------------------------------------------------------------------------
[12/20 15:39:56    193s] 
[12/20 15:40:08    193s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:40:08    193s] <CMD> timeDesign -postCTS -pathReports -slackReports -numPaths 50 -prefix elevator_postCTS -outDir timingReports
[12/20 15:40:08    193s] *** timeDesign #8 [begin] : totSession cpu/real = 0:03:13.9/1:15:20.3 (0.0), mem = 2307.5M
[12/20 15:40:08    193s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2307.5M, EPOCH TIME: 1734689408.415081
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] All LLGs are deleted
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2307.5M, EPOCH TIME: 1734689408.415115
[12/20 15:40:08    193s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2307.5M, EPOCH TIME: 1734689408.415130
[12/20 15:40:08    193s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2307.5M, EPOCH TIME: 1734689408.415158
[12/20 15:40:08    193s] Start to check current routing status for nets...
[12/20 15:40:08    193s] All nets are already routed correctly.
[12/20 15:40:08    193s] End to check current routing status for nets (mem=2307.5M)
[12/20 15:40:08    193s] Effort level <high> specified for reg2reg path_group
[12/20 15:40:08    193s] All LLGs are deleted
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2309.5M, EPOCH TIME: 1734689408.429216
[12/20 15:40:08    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2309.5M, EPOCH TIME: 1734689408.429438
[12/20 15:40:08    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2309.5M, EPOCH TIME: 1734689408.430416
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2309.5M, EPOCH TIME: 1734689408.430502
[12/20 15:40:08    193s] Max number of tech site patterns supported in site array is 256.
[12/20 15:40:08    193s] Core basic site is CoreSite
[12/20 15:40:08    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2309.5M, EPOCH TIME: 1734689408.436608
[12/20 15:40:08    193s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:40:08    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:40:08    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2309.5M, EPOCH TIME: 1734689408.437233
[12/20 15:40:08    193s] Fast DP-INIT is on for default
[12/20 15:40:08    193s] Atter site array init, number of instance map data is 0.
[12/20 15:40:08    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2309.5M, EPOCH TIME: 1734689408.438936
[12/20 15:40:08    193s] 
[12/20 15:40:08    193s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:40:08    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2309.5M, EPOCH TIME: 1734689408.439946
[12/20 15:40:08    193s] All LLGs are deleted
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2309.5M, EPOCH TIME: 1734689408.441473
[12/20 15:40:08    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2309.5M, EPOCH TIME: 1734689408.441650
[12/20 15:40:08    193s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.011 | 972.011 | 994.709 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:40:08    193s] All LLGs are deleted
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.7M, EPOCH TIME: 1734689408.485915
[12/20 15:40:08    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.7M, EPOCH TIME: 1734689408.486145
[12/20 15:40:08    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2355.7M, EPOCH TIME: 1734689408.487125
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2355.7M, EPOCH TIME: 1734689408.487197
[12/20 15:40:08    193s] Max number of tech site patterns supported in site array is 256.
[12/20 15:40:08    193s] Core basic site is CoreSite
[12/20 15:40:08    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2355.7M, EPOCH TIME: 1734689408.493336
[12/20 15:40:08    193s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:40:08    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:40:08    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2355.7M, EPOCH TIME: 1734689408.493998
[12/20 15:40:08    193s] Fast DP-INIT is on for default
[12/20 15:40:08    193s] Atter site array init, number of instance map data is 0.
[12/20 15:40:08    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2355.7M, EPOCH TIME: 1734689408.495724
[12/20 15:40:08    193s] 
[12/20 15:40:08    193s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:40:08    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2355.7M, EPOCH TIME: 1734689408.496722
[12/20 15:40:08    193s] All LLGs are deleted
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.7M, EPOCH TIME: 1734689408.498259
[12/20 15:40:08    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.7M, EPOCH TIME: 1734689408.498447
[12/20 15:40:08    193s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.7M, EPOCH TIME: 1734689408.502278
[12/20 15:40:08    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.7M, EPOCH TIME: 1734689408.502484
[12/20 15:40:08    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2355.7M, EPOCH TIME: 1734689408.503497
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2355.7M, EPOCH TIME: 1734689408.503560
[12/20 15:40:08    193s] Max number of tech site patterns supported in site array is 256.
[12/20 15:40:08    193s] Core basic site is CoreSite
[12/20 15:40:08    193s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2355.7M, EPOCH TIME: 1734689408.510002
[12/20 15:40:08    193s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:40:08    193s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:40:08    193s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2355.7M, EPOCH TIME: 1734689408.510707
[12/20 15:40:08    193s] Fast DP-INIT is on for default
[12/20 15:40:08    193s] Atter site array init, number of instance map data is 0.
[12/20 15:40:08    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2355.7M, EPOCH TIME: 1734689408.512517
[12/20 15:40:08    193s] 
[12/20 15:40:08    193s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:40:08    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2355.7M, EPOCH TIME: 1734689408.513552
[12/20 15:40:08    193s] All LLGs are deleted
[12/20 15:40:08    193s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:08    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2355.7M, EPOCH TIME: 1734689408.515088
[12/20 15:40:08    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2355.7M, EPOCH TIME: 1734689408.515279
[12/20 15:40:08    193s] Reported timing to dir timingReports
[12/20 15:40:08    193s] Total CPU time: 0.11 sec
[12/20 15:40:08    193s] Total Real time: 0.0 sec
[12/20 15:40:08    193s] Total Memory Usage: 2307.691406 Mbytes
[12/20 15:40:08    193s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:40:08    193s] *** timeDesign #8 [finish] : cpu/real = 0:00:00.1/0:00:00.2 (0.6), totSession cpu/real = 0:03:14.0/1:15:20.5 (0.0), mem = 2307.7M
[12/20 15:40:08    193s] 
[12/20 15:40:08    193s] =============================================================================================
[12/20 15:40:08    193s]  Final TAT Report : timeDesign #8                                               21.15-s110_1
[12/20 15:40:08    193s] =============================================================================================
[12/20 15:40:08    193s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:40:08    193s] ---------------------------------------------------------------------------------------------
[12/20 15:40:08    193s] [ OptSummaryReport       ]      1   0:00:00.1  (  24.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:40:08    193s] [ DrvReport              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:40:08    193s] [ TimingUpdate           ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:40:08    193s] [ TimingReport           ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:40:08    193s] [ GenerateReports        ]      1   0:00:00.0  (  11.7 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:40:08    193s] [ MISC                   ]          0:00:00.1  (  57.1 % )     0:00:00.1 /  0:00:00.0    0.3
[12/20 15:40:08    193s] ---------------------------------------------------------------------------------------------
[12/20 15:40:08    193s]  timeDesign #8 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.1    0.6
[12/20 15:40:08    193s] ---------------------------------------------------------------------------------------------
[12/20 15:40:08    193s] 
[12/20 15:40:14    194s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:40:14    194s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix elevator_postCTS -outDir timingReports
[12/20 15:40:14    194s] *** timeDesign #9 [begin] : totSession cpu/real = 0:03:14.3/1:15:26.8 (0.0), mem = 2307.7M
[12/20 15:40:14    194s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2282.0M, EPOCH TIME: 1734689414.952101
[12/20 15:40:14    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] All LLGs are deleted
[12/20 15:40:14    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2282.0M, EPOCH TIME: 1734689414.952153
[12/20 15:40:14    194s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2282.0M, EPOCH TIME: 1734689414.952169
[12/20 15:40:14    194s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2282.0M, EPOCH TIME: 1734689414.952220
[12/20 15:40:14    194s] Start to check current routing status for nets...
[12/20 15:40:14    194s] All nets are already routed correctly.
[12/20 15:40:14    194s] End to check current routing status for nets (mem=2282.0M)
[12/20 15:40:14    194s] Effort level <high> specified for reg2reg path_group
[12/20 15:40:14    194s] All LLGs are deleted
[12/20 15:40:14    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2290.0M, EPOCH TIME: 1734689414.971179
[12/20 15:40:14    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2290.0M, EPOCH TIME: 1734689414.971398
[12/20 15:40:14    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.0M, EPOCH TIME: 1734689414.972398
[12/20 15:40:14    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2290.0M, EPOCH TIME: 1734689414.972481
[12/20 15:40:14    194s] Max number of tech site patterns supported in site array is 256.
[12/20 15:40:14    194s] Core basic site is CoreSite
[12/20 15:40:14    194s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2290.0M, EPOCH TIME: 1734689414.978545
[12/20 15:40:14    194s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:40:14    194s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:40:14    194s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2290.0M, EPOCH TIME: 1734689414.979184
[12/20 15:40:14    194s] Fast DP-INIT is on for default
[12/20 15:40:14    194s] Atter site array init, number of instance map data is 0.
[12/20 15:40:14    194s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2290.0M, EPOCH TIME: 1734689414.980875
[12/20 15:40:14    194s] 
[12/20 15:40:14    194s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:40:14    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2290.0M, EPOCH TIME: 1734689414.981849
[12/20 15:40:14    194s] All LLGs are deleted
[12/20 15:40:14    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:14    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2290.0M, EPOCH TIME: 1734689414.983344
[12/20 15:40:14    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2290.0M, EPOCH TIME: 1734689414.983529
[12/20 15:40:14    194s] Starting delay calculation for Hold views
[12/20 15:40:15    194s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:40:15    194s] #################################################################################
[12/20 15:40:15    194s] # Design Stage: PostRoute
[12/20 15:40:15    194s] # Design Name: elevator
[12/20 15:40:15    194s] # Design Mode: 90nm
[12/20 15:40:15    194s] # Analysis Mode: MMMC OCV 
[12/20 15:40:15    194s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:40:15    194s] # Signoff Settings: SI Off 
[12/20 15:40:15    194s] #################################################################################
[12/20 15:40:15    194s] Calculate late delays in OCV mode...
[12/20 15:40:15    194s] Calculate early delays in OCV mode...
[12/20 15:40:15    194s] Topological Sorting (REAL = 0:00:00.0, MEM = 2288.0M, InitMEM = 2288.0M)
[12/20 15:40:15    194s] Start delay calculation (fullDC) (1 T). (MEM=2287.99)
[12/20 15:40:15    194s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:40:15    194s] End AAE Lib Interpolated Model. (MEM=2307.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:40:15    194s] Total number of fetched objects 201
[12/20 15:40:15    194s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:40:15    194s] End delay calculation. (MEM=2340.15 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:40:15    194s] End delay calculation (fullDC). (MEM=2340.15 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:40:15    194s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2340.1M) ***
[12/20 15:40:15    194s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:03:14 mem=2348.1M)
[12/20 15:40:15    194s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 my_analysis_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.000  |
|           TNS (ns):| -1.380  | -1.380  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:40:15    194s] All LLGs are deleted
[12/20 15:40:15    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2306.1M, EPOCH TIME: 1734689415.129295
[12/20 15:40:15    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2306.1M, EPOCH TIME: 1734689415.129511
[12/20 15:40:15    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2306.1M, EPOCH TIME: 1734689415.130483
[12/20 15:40:15    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2306.1M, EPOCH TIME: 1734689415.130561
[12/20 15:40:15    194s] Max number of tech site patterns supported in site array is 256.
[12/20 15:40:15    194s] Core basic site is CoreSite
[12/20 15:40:15    194s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2306.1M, EPOCH TIME: 1734689415.136610
[12/20 15:40:15    194s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:40:15    194s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:40:15    194s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2306.1M, EPOCH TIME: 1734689415.137253
[12/20 15:40:15    194s] Fast DP-INIT is on for default
[12/20 15:40:15    194s] Atter site array init, number of instance map data is 0.
[12/20 15:40:15    194s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2306.1M, EPOCH TIME: 1734689415.138964
[12/20 15:40:15    194s] 
[12/20 15:40:15    194s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:40:15    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2306.1M, EPOCH TIME: 1734689415.139968
[12/20 15:40:15    194s] All LLGs are deleted
[12/20 15:40:15    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2306.1M, EPOCH TIME: 1734689415.141467
[12/20 15:40:15    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2306.1M, EPOCH TIME: 1734689415.141646
[12/20 15:40:15    194s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:40:15    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2306.1M, EPOCH TIME: 1734689415.145508
[12/20 15:40:15    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2306.1M, EPOCH TIME: 1734689415.145715
[12/20 15:40:15    194s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2306.1M, EPOCH TIME: 1734689415.146694
[12/20 15:40:15    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2306.1M, EPOCH TIME: 1734689415.146766
[12/20 15:40:15    194s] Max number of tech site patterns supported in site array is 256.
[12/20 15:40:15    194s] Core basic site is CoreSite
[12/20 15:40:15    194s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2306.1M, EPOCH TIME: 1734689415.152850
[12/20 15:40:15    194s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:40:15    194s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:40:15    194s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2306.1M, EPOCH TIME: 1734689415.153478
[12/20 15:40:15    194s] Fast DP-INIT is on for default
[12/20 15:40:15    194s] Atter site array init, number of instance map data is 0.
[12/20 15:40:15    194s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2306.1M, EPOCH TIME: 1734689415.155184
[12/20 15:40:15    194s] 
[12/20 15:40:15    194s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:40:15    194s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2306.1M, EPOCH TIME: 1734689415.156174
[12/20 15:40:15    194s] All LLGs are deleted
[12/20 15:40:15    194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:40:15    194s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2306.1M, EPOCH TIME: 1734689415.157650
[12/20 15:40:15    194s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2306.1M, EPOCH TIME: 1734689415.157845
[12/20 15:40:15    194s] Reported timing to dir timingReports
[12/20 15:40:15    194s] Total CPU time: 0.28 sec
[12/20 15:40:15    194s] Total Real time: 1.0 sec
[12/20 15:40:15    194s] Total Memory Usage: 2270.421875 Mbytes
[12/20 15:40:15    194s] *** timeDesign #9 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:14.6/1:15:27.0 (0.0), mem = 2270.4M
[12/20 15:40:15    194s] 
[12/20 15:40:15    194s] =============================================================================================
[12/20 15:40:15    194s]  Final TAT Report : timeDesign #9                                               21.15-s110_1
[12/20 15:40:15    194s] =============================================================================================
[12/20 15:40:15    194s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:40:15    194s] ---------------------------------------------------------------------------------------------
[12/20 15:40:15    194s] [ OptSummaryReport       ]      1   0:00:00.0  (  18.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:40:15    194s] [ TimingUpdate           ]      1   0:00:00.1  (  27.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:40:15    194s] [ FullDelayCalc          ]      1   0:00:00.0  (  18.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/20 15:40:15    194s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:40:15    194s] [ GenerateReports        ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:40:15    194s] [ MISC                   ]          0:00:00.1  (  28.8 % )     0:00:00.1 /  0:00:00.1    1.2
[12/20 15:40:15    194s] ---------------------------------------------------------------------------------------------
[12/20 15:40:15    194s]  timeDesign #9 TOTAL                0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:40:15    194s] ---------------------------------------------------------------------------------------------
[12/20 15:40:15    194s] 
[12/20 15:41:11    197s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:41:11    197s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 110 -prefix elevator_postCTS -outDir timingReports
[12/20 15:41:11    197s] *** timeDesign #10 [begin] : totSession cpu/real = 0:03:17.1/1:16:22.9 (0.0), mem = 2270.4M
[12/20 15:41:11    197s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2270.4M, EPOCH TIME: 1734689471.050433
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] All LLGs are deleted
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2270.4M, EPOCH TIME: 1734689471.050476
[12/20 15:41:11    197s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2270.4M, EPOCH TIME: 1734689471.050491
[12/20 15:41:11    197s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2270.4M, EPOCH TIME: 1734689471.050531
[12/20 15:41:11    197s] Start to check current routing status for nets...
[12/20 15:41:11    197s] All nets are already routed correctly.
[12/20 15:41:11    197s] End to check current routing status for nets (mem=2270.4M)
[12/20 15:41:11    197s] Effort level <high> specified for reg2reg path_group
[12/20 15:41:11    197s] All LLGs are deleted
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2278.4M, EPOCH TIME: 1734689471.069905
[12/20 15:41:11    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2278.4M, EPOCH TIME: 1734689471.070139
[12/20 15:41:11    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2278.4M, EPOCH TIME: 1734689471.071181
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2278.4M, EPOCH TIME: 1734689471.071337
[12/20 15:41:11    197s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:11    197s] Core basic site is CoreSite
[12/20 15:41:11    197s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2278.4M, EPOCH TIME: 1734689471.077727
[12/20 15:41:11    197s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:11    197s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:11    197s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2278.4M, EPOCH TIME: 1734689471.078364
[12/20 15:41:11    197s] Fast DP-INIT is on for default
[12/20 15:41:11    197s] Atter site array init, number of instance map data is 0.
[12/20 15:41:11    197s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2278.4M, EPOCH TIME: 1734689471.080150
[12/20 15:41:11    197s] 
[12/20 15:41:11    197s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:11    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2278.4M, EPOCH TIME: 1734689471.081212
[12/20 15:41:11    197s] All LLGs are deleted
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2278.4M, EPOCH TIME: 1734689471.082815
[12/20 15:41:11    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2278.4M, EPOCH TIME: 1734689471.083017
[12/20 15:41:11    197s] Starting delay calculation for Hold views
[12/20 15:41:11    197s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:41:11    197s] #################################################################################
[12/20 15:41:11    197s] # Design Stage: PostRoute
[12/20 15:41:11    197s] # Design Name: elevator
[12/20 15:41:11    197s] # Design Mode: 90nm
[12/20 15:41:11    197s] # Analysis Mode: MMMC OCV 
[12/20 15:41:11    197s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:41:11    197s] # Signoff Settings: SI Off 
[12/20 15:41:11    197s] #################################################################################
[12/20 15:41:11    197s] Calculate late delays in OCV mode...
[12/20 15:41:11    197s] Calculate early delays in OCV mode...
[12/20 15:41:11    197s] Topological Sorting (REAL = 0:00:00.0, MEM = 2276.4M, InitMEM = 2276.4M)
[12/20 15:41:11    197s] Start delay calculation (fullDC) (1 T). (MEM=2276.45)
[12/20 15:41:11    197s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:41:11    197s] End AAE Lib Interpolated Model. (MEM=2296.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:11    197s] Total number of fetched objects 201
[12/20 15:41:11    197s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:11    197s] End delay calculation. (MEM=2343.87 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:11    197s] End delay calculation (fullDC). (MEM=2343.87 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:41:11    197s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2343.9M) ***
[12/20 15:41:11    197s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:17 mem=2351.9M)
[12/20 15:41:11    197s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 my_analysis_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.000  |
|           TNS (ns):| -1.380  | -1.380  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:41:11    197s] All LLGs are deleted
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.9M, EPOCH TIME: 1734689471.231281
[12/20 15:41:11    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.9M, EPOCH TIME: 1734689471.231512
[12/20 15:41:11    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2311.9M, EPOCH TIME: 1734689471.232565
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2311.9M, EPOCH TIME: 1734689471.232643
[12/20 15:41:11    197s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:11    197s] Core basic site is CoreSite
[12/20 15:41:11    197s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2311.9M, EPOCH TIME: 1734689471.239048
[12/20 15:41:11    197s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:11    197s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:11    197s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2311.9M, EPOCH TIME: 1734689471.239678
[12/20 15:41:11    197s] Fast DP-INIT is on for default
[12/20 15:41:11    197s] Atter site array init, number of instance map data is 0.
[12/20 15:41:11    197s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2311.9M, EPOCH TIME: 1734689471.241466
[12/20 15:41:11    197s] 
[12/20 15:41:11    197s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:11    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2311.9M, EPOCH TIME: 1734689471.242513
[12/20 15:41:11    197s] All LLGs are deleted
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.9M, EPOCH TIME: 1734689471.244105
[12/20 15:41:11    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.9M, EPOCH TIME: 1734689471.244306
[12/20 15:41:11    197s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.9M, EPOCH TIME: 1734689471.248125
[12/20 15:41:11    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.9M, EPOCH TIME: 1734689471.248333
[12/20 15:41:11    197s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2311.9M, EPOCH TIME: 1734689471.249351
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2311.9M, EPOCH TIME: 1734689471.249416
[12/20 15:41:11    197s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:11    197s] Core basic site is CoreSite
[12/20 15:41:11    197s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2311.9M, EPOCH TIME: 1734689471.255691
[12/20 15:41:11    197s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:11    197s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:11    197s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2311.9M, EPOCH TIME: 1734689471.256332
[12/20 15:41:11    197s] Fast DP-INIT is on for default
[12/20 15:41:11    197s] Atter site array init, number of instance map data is 0.
[12/20 15:41:11    197s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2311.9M, EPOCH TIME: 1734689471.258112
[12/20 15:41:11    197s] 
[12/20 15:41:11    197s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:11    197s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2311.9M, EPOCH TIME: 1734689471.259129
[12/20 15:41:11    197s] All LLGs are deleted
[12/20 15:41:11    197s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:11    197s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.9M, EPOCH TIME: 1734689471.260684
[12/20 15:41:11    197s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.9M, EPOCH TIME: 1734689471.260882
[12/20 15:41:11    197s] Reported timing to dir timingReports
[12/20 15:41:11    197s] Total CPU time: 0.27 sec
[12/20 15:41:11    197s] Total Real time: 0.0 sec
[12/20 15:41:11    197s] Total Memory Usage: 2274.140625 Mbytes
[12/20 15:41:11    197s] *** timeDesign #10 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:17.3/1:16:23.1 (0.0), mem = 2274.1M
[12/20 15:41:11    197s] 
[12/20 15:41:11    197s] =============================================================================================
[12/20 15:41:11    197s]  Final TAT Report : timeDesign #10                                              21.15-s110_1
[12/20 15:41:11    197s] =============================================================================================
[12/20 15:41:11    197s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:41:11    197s] ---------------------------------------------------------------------------------------------
[12/20 15:41:11    197s] [ OptSummaryReport       ]      1   0:00:00.1  (  20.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:41:11    197s] [ TimingUpdate           ]      1   0:00:00.1  (  28.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:41:11    197s] [ FullDelayCalc          ]      1   0:00:00.1  (  19.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:41:11    197s] [ TimingReport           ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:11    197s] [ GenerateReports        ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:41:11    197s] [ MISC                   ]          0:00:00.1  (  25.2 % )     0:00:00.1 /  0:00:00.1    1.2
[12/20 15:41:11    197s] ---------------------------------------------------------------------------------------------
[12/20 15:41:11    197s]  timeDesign #10 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:41:11    197s] ---------------------------------------------------------------------------------------------
[12/20 15:41:11    197s] 
[12/20 15:41:21    197s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:41:21    197s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 110 -prefix elevator_postRoute -outDir timingReports
[12/20 15:41:21    197s] Switching SI Aware to true by default in postroute mode   
[12/20 15:41:21    197s] AAE_INFO: switching -siAware from false to true ...
[12/20 15:41:21    197s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/20 15:41:21    197s] *** timeDesign #11 [begin] : totSession cpu/real = 0:03:17.8/1:16:33.1 (0.0), mem = 2274.1M
[12/20 15:41:21    197s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/20 15:41:21    197s] Type 'man IMPEXT-3493' for more detail.
[12/20 15:41:21    197s]  Reset EOS DB
[12/20 15:41:21    197s] Ignoring AAE DB Resetting ...
[12/20 15:41:21    197s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'low' .
[12/20 15:41:21    197s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:21    197s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:41:21    197s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[12/20 15:41:21    197s] RC Extraction called in multi-corner(1) mode.
[12/20 15:41:21    197s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:41:21    197s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:41:21    197s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 15:41:21    197s] * Layer Id             : 1 - M1
[12/20 15:41:21    197s]       Thickness        : 0.54
[12/20 15:41:21    197s]       Min Width        : 0.23
[12/20 15:41:21    197s]       Layer Dielectric : 4.1
[12/20 15:41:21    197s] * Layer Id             : 2 - M2
[12/20 15:41:21    197s]       Thickness        : 0.54
[12/20 15:41:21    197s]       Min Width        : 0.28
[12/20 15:41:21    197s]       Layer Dielectric : 4.1
[12/20 15:41:21    197s] * Layer Id             : 3 - M3
[12/20 15:41:21    197s]       Thickness        : 0.54
[12/20 15:41:21    197s]       Min Width        : 0.28
[12/20 15:41:21    197s]       Layer Dielectric : 4.1
[12/20 15:41:21    197s] * Layer Id             : 4 - M4
[12/20 15:41:21    197s]       Thickness        : 0.84
[12/20 15:41:21    197s]       Min Width        : 0.44
[12/20 15:41:21    197s]       Layer Dielectric : 4.1
[12/20 15:41:21    197s] extractDetailRC Option : -outfile /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d -maxResLength 200  -basic
[12/20 15:41:21    197s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 15:41:21    197s]       RC Corner Indexes            0   
[12/20 15:41:21    197s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:41:21    197s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 15:41:21    197s] Resistance Scaling Factor    : 1.00000 
[12/20 15:41:21    197s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:41:21    197s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:41:21    197s] Shrink Factor                : 1.00000
[12/20 15:41:21    197s] 
[12/20 15:41:21    197s] Trim Metal Layers:
[12/20 15:41:21    197s] LayerId::1 widthSet size::1
[12/20 15:41:21    197s] LayerId::2 widthSet size::1
[12/20 15:41:21    197s] LayerId::3 widthSet size::1
[12/20 15:41:21    197s] LayerId::4 widthSet size::1
[12/20 15:41:21    197s] eee: pegSigSF::1.070000
[12/20 15:41:21    197s] Initializing multi-corner resistance tables ...
[12/20 15:41:21    197s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:41:21    197s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:41:21    197s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:41:21    197s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:41:21    197s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:41:21    197s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2282.1M)
[12/20 15:41:21    197s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for storing RC.
[12/20 15:41:21    197s] Extracted 10.1437% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 20.1183% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 30.093% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 40.1522% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 50.1268% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 60.1014% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 70.1606% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 80.1352% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 90.1099% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2342.1M)
[12/20 15:41:21    197s] Number of Extracted Resistors     : 1848
[12/20 15:41:21    197s] Number of Extracted Ground Cap.   : 1893
[12/20 15:41:21    197s] Number of Extracted Coupling Cap. : 2708
[12/20 15:41:21    197s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2326.141M)
[12/20 15:41:21    197s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 15:41:21    197s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2326.1M)
[12/20 15:41:21    197s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb_Filter.rcdb.d' for storing RC.
[12/20 15:41:21    197s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2334.141M)
[12/20 15:41:21    197s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2334.141M)
[12/20 15:41:21    197s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2334.141M)
[12/20 15:41:21    197s] processing rcdb (/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d) for hinst (top) of cell (elevator);
[12/20 15:41:21    198s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 0 access done (mem: 2334.141M)
[12/20 15:41:21    198s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2334.141M)
[12/20 15:41:21    198s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2334.141M)
[12/20 15:41:21    198s] Effort level <high> specified for reg2reg path_group
[12/20 15:41:21    198s] All LLGs are deleted
[12/20 15:41:21    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:21    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:21    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2314.2M, EPOCH TIME: 1734689481.736398
[12/20 15:41:21    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2314.2M, EPOCH TIME: 1734689481.736633
[12/20 15:41:21    198s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2314.2M, EPOCH TIME: 1734689481.737672
[12/20 15:41:21    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:21    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:21    198s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2314.2M, EPOCH TIME: 1734689481.737749
[12/20 15:41:21    198s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:21    198s] Core basic site is CoreSite
[12/20 15:41:21    198s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2314.2M, EPOCH TIME: 1734689481.744127
[12/20 15:41:21    198s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:21    198s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:21    198s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2314.2M, EPOCH TIME: 1734689481.744821
[12/20 15:41:21    198s] Fast DP-INIT is on for default
[12/20 15:41:21    198s] Atter site array init, number of instance map data is 0.
[12/20 15:41:21    198s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2314.2M, EPOCH TIME: 1734689481.746568
[12/20 15:41:21    198s] 
[12/20 15:41:21    198s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:21    198s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2314.2M, EPOCH TIME: 1734689481.747584
[12/20 15:41:21    198s] All LLGs are deleted
[12/20 15:41:21    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:21    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:21    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2314.2M, EPOCH TIME: 1734689481.749057
[12/20 15:41:21    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2314.2M, EPOCH TIME: 1734689481.749246
[12/20 15:41:21    198s] Starting delay calculation for Hold views
[12/20 15:41:21    198s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:41:21    198s] AAE_INFO: resetNetProps viewIdx 1 
[12/20 15:41:21    198s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:41:21    198s] #################################################################################
[12/20 15:41:21    198s] # Design Stage: PostRoute
[12/20 15:41:21    198s] # Design Name: elevator
[12/20 15:41:21    198s] # Design Mode: 90nm
[12/20 15:41:21    198s] # Analysis Mode: MMMC OCV 
[12/20 15:41:21    198s] # Parasitics Mode: SPEF/RCDB 
[12/20 15:41:21    198s] # Signoff Settings: SI On 
[12/20 15:41:21    198s] #################################################################################
[12/20 15:41:21    198s] AAE_INFO: 1 threads acquired from CTE.
[12/20 15:41:21    198s] Setting infinite Tws ...
[12/20 15:41:21    198s] First Iteration Infinite Tw... 
[12/20 15:41:21    198s] Calculate late delays in OCV mode...
[12/20 15:41:21    198s] Calculate early delays in OCV mode...
[12/20 15:41:21    198s] Topological Sorting (REAL = 0:00:00.0, MEM = 2312.2M, InitMEM = 2312.2M)
[12/20 15:41:21    198s] Start delay calculation (fullDC) (1 T). (MEM=2312.16)
[12/20 15:41:21    198s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:41:21    198s] 
[12/20 15:41:21    198s] Trim Metal Layers:
[12/20 15:41:21    198s] LayerId::1 widthSet size::1
[12/20 15:41:21    198s] LayerId::2 widthSet size::1
[12/20 15:41:21    198s] LayerId::3 widthSet size::1
[12/20 15:41:21    198s] LayerId::4 widthSet size::1
[12/20 15:41:21    198s] eee: pegSigSF::1.070000
[12/20 15:41:21    198s] Initializing multi-corner resistance tables ...
[12/20 15:41:21    198s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:41:21    198s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:41:21    198s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:41:21    198s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:41:21    198s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:41:21    198s] End AAE Lib Interpolated Model. (MEM=2323.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:21    198s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2323.773M)
[12/20 15:41:21    198s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2323.8M)
[12/20 15:41:21    198s] Total number of fetched objects 201
[12/20 15:41:21    198s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:21    198s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:21    198s] End delay calculation. (MEM=2339.47 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:21    198s] End delay calculation (fullDC). (MEM=2339.47 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:41:21    198s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2339.5M) ***
[12/20 15:41:21    198s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2347.5M)
[12/20 15:41:21    198s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:41:21    198s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2347.5M)
[12/20 15:41:21    198s] Starting SI iteration 2
[12/20 15:41:21    198s] Calculate late delays in OCV mode...
[12/20 15:41:21    198s] Calculate early delays in OCV mode...
[12/20 15:41:21    198s] Start delay calculation (fullDC) (1 T). (MEM=2307.59)
[12/20 15:41:21    198s] End AAE Lib Interpolated Model. (MEM=2307.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:21    198s] Glitch Analysis: View my_analysis_view_hold -- Total Number of Nets Skipped = 0. 
[12/20 15:41:21    198s] Glitch Analysis: View my_analysis_view_hold -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:21    198s] Total number of fetched objects 201
[12/20 15:41:21    198s] AAE_INFO-618: Total number of nets in the design is 118,  12.7 percent of the nets selected for SI analysis
[12/20 15:41:21    198s] End delay calculation. (MEM=2353.28 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:21    198s] End delay calculation (fullDC). (MEM=2353.28 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:21    198s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2353.3M) ***
[12/20 15:41:22    198s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:18 mem=2361.3M)
[12/20 15:41:22    198s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 my_analysis_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.260  | -0.260  |  0.000  |
|           TNS (ns):| -1.366  | -1.366  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:41:22    198s] All LLGs are deleted
[12/20 15:41:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2321.3M, EPOCH TIME: 1734689482.029906
[12/20 15:41:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2321.3M, EPOCH TIME: 1734689482.030130
[12/20 15:41:22    198s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2321.3M, EPOCH TIME: 1734689482.031106
[12/20 15:41:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2321.3M, EPOCH TIME: 1734689482.031186
[12/20 15:41:22    198s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:22    198s] Core basic site is CoreSite
[12/20 15:41:22    198s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2321.3M, EPOCH TIME: 1734689482.037298
[12/20 15:41:22    198s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:22    198s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:22    198s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2321.3M, EPOCH TIME: 1734689482.037913
[12/20 15:41:22    198s] Fast DP-INIT is on for default
[12/20 15:41:22    198s] Atter site array init, number of instance map data is 0.
[12/20 15:41:22    198s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2321.3M, EPOCH TIME: 1734689482.039606
[12/20 15:41:22    198s] 
[12/20 15:41:22    198s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:22    198s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2321.3M, EPOCH TIME: 1734689482.040591
[12/20 15:41:22    198s] All LLGs are deleted
[12/20 15:41:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2321.3M, EPOCH TIME: 1734689482.042114
[12/20 15:41:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2321.3M, EPOCH TIME: 1734689482.042297
[12/20 15:41:22    198s] Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:41:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2321.3M, EPOCH TIME: 1734689482.046075
[12/20 15:41:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2321.3M, EPOCH TIME: 1734689482.046278
[12/20 15:41:22    198s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2321.3M, EPOCH TIME: 1734689482.047235
[12/20 15:41:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2321.3M, EPOCH TIME: 1734689482.047302
[12/20 15:41:22    198s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:22    198s] Core basic site is CoreSite
[12/20 15:41:22    198s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2321.3M, EPOCH TIME: 1734689482.053307
[12/20 15:41:22    198s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:22    198s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:22    198s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2321.3M, EPOCH TIME: 1734689482.053898
[12/20 15:41:22    198s] Fast DP-INIT is on for default
[12/20 15:41:22    198s] Atter site array init, number of instance map data is 0.
[12/20 15:41:22    198s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2321.3M, EPOCH TIME: 1734689482.055557
[12/20 15:41:22    198s] 
[12/20 15:41:22    198s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:22    198s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2321.3M, EPOCH TIME: 1734689482.056559
[12/20 15:41:22    198s] All LLGs are deleted
[12/20 15:41:22    198s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:22    198s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2321.3M, EPOCH TIME: 1734689482.057984
[12/20 15:41:22    198s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2321.3M, EPOCH TIME: 1734689482.058163
[12/20 15:41:22    198s] Reported timing to dir timingReports
[12/20 15:41:22    198s] Total CPU time: 0.64 sec
[12/20 15:41:22    198s] Total Real time: 1.0 sec
[12/20 15:41:22    198s] Total Memory Usage: 2281.554688 Mbytes
[12/20 15:41:22    198s] Reset AAE Options
[12/20 15:41:22    198s] *** timeDesign #11 [finish] : cpu/real = 0:00:00.6/0:00:00.9 (0.7), totSession cpu/real = 0:03:18.4/1:16:33.9 (0.0), mem = 2281.6M
[12/20 15:41:22    198s] 
[12/20 15:41:22    198s] =============================================================================================
[12/20 15:41:22    198s]  Final TAT Report : timeDesign #11                                              21.15-s110_1
[12/20 15:41:22    198s] =============================================================================================
[12/20 15:41:22    198s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:41:22    198s] ---------------------------------------------------------------------------------------------
[12/20 15:41:22    198s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:41:22    198s] [ ExtractRC              ]      1   0:00:00.5  (  55.4 % )     0:00:00.5 /  0:00:00.3    0.5
[12/20 15:41:22    198s] [ TimingUpdate           ]      1   0:00:00.2  (  19.9 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:41:22    198s] [ FullDelayCalc          ]      2   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:41:22    198s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:22    198s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:41:22    198s] [ MISC                   ]          0:00:00.1  (   7.6 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:41:22    198s] ---------------------------------------------------------------------------------------------
[12/20 15:41:22    198s]  timeDesign #11 TOTAL               0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.6    0.7
[12/20 15:41:22    198s] ---------------------------------------------------------------------------------------------
[12/20 15:41:22    198s] 
[12/20 15:41:27    198s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:41:27    198s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 110 -prefix elevator_postRoute -outDir timingReports
[12/20 15:41:27    198s] *** timeDesign #12 [begin] : totSession cpu/real = 0:03:18.7/1:16:39.4 (0.0), mem = 2281.6M
[12/20 15:41:27    198s]  Reset EOS DB
[12/20 15:41:27    198s] Ignoring AAE DB Resetting ...
[12/20 15:41:27    198s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2281.555M)
[12/20 15:41:27    198s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'low' .
[12/20 15:41:27    198s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:27    198s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:41:27    198s] PostRoute (effortLevel low) RC Extraction called for design elevator.
[12/20 15:41:27    198s] RC Extraction called in multi-corner(1) mode.
[12/20 15:41:27    198s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:41:27    198s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:41:27    198s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/20 15:41:27    198s] * Layer Id             : 1 - M1
[12/20 15:41:27    198s]       Thickness        : 0.54
[12/20 15:41:27    198s]       Min Width        : 0.23
[12/20 15:41:27    198s]       Layer Dielectric : 4.1
[12/20 15:41:27    198s] * Layer Id             : 2 - M2
[12/20 15:41:27    198s]       Thickness        : 0.54
[12/20 15:41:27    198s]       Min Width        : 0.28
[12/20 15:41:27    198s]       Layer Dielectric : 4.1
[12/20 15:41:27    198s] * Layer Id             : 3 - M3
[12/20 15:41:27    198s]       Thickness        : 0.54
[12/20 15:41:27    198s]       Min Width        : 0.28
[12/20 15:41:27    198s]       Layer Dielectric : 4.1
[12/20 15:41:27    198s] * Layer Id             : 4 - M4
[12/20 15:41:27    198s]       Thickness        : 0.84
[12/20 15:41:27    198s]       Min Width        : 0.44
[12/20 15:41:27    198s]       Layer Dielectric : 4.1
[12/20 15:41:27    198s] extractDetailRC Option : -outfile /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d -maxResLength 200  -basic
[12/20 15:41:27    198s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/20 15:41:27    198s]       RC Corner Indexes            0   
[12/20 15:41:27    198s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:41:27    198s] Coupling Cap. Scaling Factor : 1.00000 
[12/20 15:41:27    198s] Resistance Scaling Factor    : 1.00000 
[12/20 15:41:27    198s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:41:27    198s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:41:27    198s] Shrink Factor                : 1.00000
[12/20 15:41:27    198s] 
[12/20 15:41:27    198s] Trim Metal Layers:
[12/20 15:41:27    198s] LayerId::1 widthSet size::1
[12/20 15:41:27    198s] LayerId::2 widthSet size::1
[12/20 15:41:27    198s] LayerId::3 widthSet size::1
[12/20 15:41:27    198s] LayerId::4 widthSet size::1
[12/20 15:41:27    198s] eee: pegSigSF::1.070000
[12/20 15:41:27    198s] Initializing multi-corner resistance tables ...
[12/20 15:41:27    198s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:41:27    198s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:41:27    198s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:41:27    198s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:41:27    198s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:41:27    198s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2289.6M)
[12/20 15:41:27    198s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for storing RC.
[12/20 15:41:27    198s] Extracted 10.1437% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 20.1183% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 30.093% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 40.1522% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 50.1268% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 60.1014% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 70.1606% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 80.1352% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 90.1099% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 2349.6M)
[12/20 15:41:27    198s] Number of Extracted Resistors     : 1848
[12/20 15:41:27    198s] Number of Extracted Ground Cap.   : 1893
[12/20 15:41:27    198s] Number of Extracted Coupling Cap. : 2708
[12/20 15:41:27    198s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2331.555M)
[12/20 15:41:27    198s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/20 15:41:27    198s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2331.6M)
[12/20 15:41:27    198s] Creating parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb_Filter.rcdb.d' for storing RC.
[12/20 15:41:27    198s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2339.555M)
[12/20 15:41:27    198s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2339.555M)
[12/20 15:41:27    198s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2339.555M)
[12/20 15:41:27    198s] processing rcdb (/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d) for hinst (top) of cell (elevator);
[12/20 15:41:28    198s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 0 access done (mem: 2339.555M)
[12/20 15:41:28    198s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2339.555M)
[12/20 15:41:28    198s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2339.555M)
[12/20 15:41:28    198s] Starting delay calculation for Setup views
[12/20 15:41:28    198s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:41:28    198s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:41:28    198s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:41:28    198s] #################################################################################
[12/20 15:41:28    198s] # Design Stage: PostRoute
[12/20 15:41:28    198s] # Design Name: elevator
[12/20 15:41:28    198s] # Design Mode: 90nm
[12/20 15:41:28    198s] # Analysis Mode: MMMC OCV 
[12/20 15:41:28    198s] # Parasitics Mode: SPEF/RCDB 
[12/20 15:41:28    198s] # Signoff Settings: SI On 
[12/20 15:41:28    198s] #################################################################################
[12/20 15:41:28    199s] AAE_INFO: 1 threads acquired from CTE.
[12/20 15:41:28    199s] Setting infinite Tws ...
[12/20 15:41:28    199s] First Iteration Infinite Tw... 
[12/20 15:41:28    199s] Calculate early delays in OCV mode...
[12/20 15:41:28    199s] Calculate late delays in OCV mode...
[12/20 15:41:28    199s] Topological Sorting (REAL = 0:00:00.0, MEM = 2337.6M, InitMEM = 2337.6M)
[12/20 15:41:28    199s] Start delay calculation (fullDC) (1 T). (MEM=2337.55)
[12/20 15:41:28    199s] *** Calculating scaling factor for my_max_library_set libraries using the default operating condition of each library.
[12/20 15:41:28    199s] 
[12/20 15:41:28    199s] Trim Metal Layers:
[12/20 15:41:28    199s] LayerId::1 widthSet size::1
[12/20 15:41:28    199s] LayerId::2 widthSet size::1
[12/20 15:41:28    199s] LayerId::3 widthSet size::1
[12/20 15:41:28    199s] LayerId::4 widthSet size::1
[12/20 15:41:28    199s] eee: pegSigSF::1.070000
[12/20 15:41:28    199s] Initializing multi-corner resistance tables ...
[12/20 15:41:28    199s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:41:28    199s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:41:28    199s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:41:28    199s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:41:28    199s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:41:28    199s] End AAE Lib Interpolated Model. (MEM=2349.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:28    199s] Opening parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d' for reading (mem: 2349.164M)
[12/20 15:41:28    199s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2349.2M)
[12/20 15:41:28    199s] Total number of fetched objects 201
[12/20 15:41:28    199s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:28    199s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:28    199s] End delay calculation. (MEM=2364.86 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:28    199s] End delay calculation (fullDC). (MEM=2364.86 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:41:28    199s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2364.9M) ***
[12/20 15:41:28    199s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2372.9M)
[12/20 15:41:28    199s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:41:28    199s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2372.9M)
[12/20 15:41:28    199s] Starting SI iteration 2
[12/20 15:41:28    199s] Calculate early delays in OCV mode...
[12/20 15:41:28    199s] Calculate late delays in OCV mode...
[12/20 15:41:28    199s] Start delay calculation (fullDC) (1 T). (MEM=2319.98)
[12/20 15:41:28    199s] End AAE Lib Interpolated Model. (MEM=2319.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:28    199s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:28    199s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:28    199s] Total number of fetched objects 201
[12/20 15:41:28    199s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:28    199s] End delay calculation. (MEM=2365.67 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:28    199s] End delay calculation (fullDC). (MEM=2365.67 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:28    199s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2365.7M) ***
[12/20 15:41:28    199s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:19 mem=2373.7M)
[12/20 15:41:28    199s] Effort level <high> specified for reg2reg path_group
[12/20 15:41:28    199s] All LLGs are deleted
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2325.7M, EPOCH TIME: 1734689488.333609
[12/20 15:41:28    199s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2325.7M, EPOCH TIME: 1734689488.333829
[12/20 15:41:28    199s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2325.7M, EPOCH TIME: 1734689488.334799
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2325.7M, EPOCH TIME: 1734689488.334878
[12/20 15:41:28    199s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:28    199s] Core basic site is CoreSite
[12/20 15:41:28    199s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2325.7M, EPOCH TIME: 1734689488.340726
[12/20 15:41:28    199s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:28    199s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:28    199s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2325.7M, EPOCH TIME: 1734689488.341322
[12/20 15:41:28    199s] Fast DP-INIT is on for default
[12/20 15:41:28    199s] Atter site array init, number of instance map data is 0.
[12/20 15:41:28    199s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2325.7M, EPOCH TIME: 1734689488.342936
[12/20 15:41:28    199s] 
[12/20 15:41:28    199s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:28    199s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2325.7M, EPOCH TIME: 1734689488.343884
[12/20 15:41:28    199s] All LLGs are deleted
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2325.7M, EPOCH TIME: 1734689488.345412
[12/20 15:41:28    199s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2325.7M, EPOCH TIME: 1734689488.345598
[12/20 15:41:28    199s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.202 | 972.202 | 994.441 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:41:28    199s] All LLGs are deleted
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2406.2M, EPOCH TIME: 1734689488.393440
[12/20 15:41:28    199s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2406.2M, EPOCH TIME: 1734689488.393655
[12/20 15:41:28    199s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2406.2M, EPOCH TIME: 1734689488.394686
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2406.2M, EPOCH TIME: 1734689488.394760
[12/20 15:41:28    199s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:28    199s] Core basic site is CoreSite
[12/20 15:41:28    199s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2406.2M, EPOCH TIME: 1734689488.401157
[12/20 15:41:28    199s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:28    199s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:28    199s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2406.2M, EPOCH TIME: 1734689488.401820
[12/20 15:41:28    199s] Fast DP-INIT is on for default
[12/20 15:41:28    199s] Atter site array init, number of instance map data is 0.
[12/20 15:41:28    199s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2406.2M, EPOCH TIME: 1734689488.403620
[12/20 15:41:28    199s] 
[12/20 15:41:28    199s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:28    199s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2406.2M, EPOCH TIME: 1734689488.404661
[12/20 15:41:28    199s] All LLGs are deleted
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2406.2M, EPOCH TIME: 1734689488.406210
[12/20 15:41:28    199s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2406.2M, EPOCH TIME: 1734689488.406410
[12/20 15:41:28    199s] Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2406.2M, EPOCH TIME: 1734689488.410227
[12/20 15:41:28    199s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2406.2M, EPOCH TIME: 1734689488.410432
[12/20 15:41:28    199s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2406.2M, EPOCH TIME: 1734689488.411461
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2406.2M, EPOCH TIME: 1734689488.411530
[12/20 15:41:28    199s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:28    199s] Core basic site is CoreSite
[12/20 15:41:28    199s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2406.2M, EPOCH TIME: 1734689488.417926
[12/20 15:41:28    199s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:28    199s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:28    199s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2406.2M, EPOCH TIME: 1734689488.418586
[12/20 15:41:28    199s] Fast DP-INIT is on for default
[12/20 15:41:28    199s] Atter site array init, number of instance map data is 0.
[12/20 15:41:28    199s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2406.2M, EPOCH TIME: 1734689488.420334
[12/20 15:41:28    199s] 
[12/20 15:41:28    199s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:28    199s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2406.2M, EPOCH TIME: 1734689488.421313
[12/20 15:41:28    199s] All LLGs are deleted
[12/20 15:41:28    199s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:28    199s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2406.2M, EPOCH TIME: 1734689488.422764
[12/20 15:41:28    199s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2406.2M, EPOCH TIME: 1734689488.422946
[12/20 15:41:28    199s] Reported timing to dir timingReports
[12/20 15:41:28    199s] Total CPU time: 0.66 sec
[12/20 15:41:28    199s] Total Real time: 1.0 sec
[12/20 15:41:28    199s] Total Memory Usage: 2339.175781 Mbytes
[12/20 15:41:28    199s] Reset AAE Options
[12/20 15:41:28    199s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:41:28    199s] *** timeDesign #12 [finish] : cpu/real = 0:00:00.7/0:00:00.9 (0.7), totSession cpu/real = 0:03:19.3/1:16:40.3 (0.0), mem = 2339.2M
[12/20 15:41:28    199s] 
[12/20 15:41:28    199s] =============================================================================================
[12/20 15:41:28    199s]  Final TAT Report : timeDesign #12                                              21.15-s110_1
[12/20 15:41:28    199s] =============================================================================================
[12/20 15:41:28    199s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:41:28    199s] ---------------------------------------------------------------------------------------------
[12/20 15:41:28    199s] [ OptSummaryReport       ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:41:28    199s] [ DrvReport              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:28    199s] [ ExtractRC              ]      1   0:00:00.5  (  55.8 % )     0:00:00.5 /  0:00:00.3    0.5
[12/20 15:41:28    199s] [ TimingUpdate           ]      2   0:00:00.2  (  20.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:41:28    199s] [ FullDelayCalc          ]      2   0:00:00.1  (   9.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:41:28    199s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:28    199s] [ GenerateReports        ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:41:28    199s] [ MISC                   ]          0:00:00.0  (   4.3 % )     0:00:00.0 /  0:00:00.0    1.0
[12/20 15:41:28    199s] ---------------------------------------------------------------------------------------------
[12/20 15:41:28    199s]  timeDesign #12 TOTAL               0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.7    0.7
[12/20 15:41:28    199s] ---------------------------------------------------------------------------------------------
[12/20 15:41:28    199s] 
[12/20 15:41:42    199s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[12/20 15:41:42    199s] <CMD> timeDesign -signoff -pathReports -slackReports -numPaths 110 -prefix elevator_signOff -outDir timingReports
[12/20 15:41:42    199s] **WARN: (IMPOPT-7250):	Option -signOff for command timeDesign is obsolete and has been replaced by signoffTimeDesign.
[12/20 15:41:42    199s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use signoffTimeDesign.
[12/20 15:41:42    199s] The setDelayCalMode -SIAware true is set. Running Signoff AAE-SI Analysis.
[12/20 15:41:42    199s] *** timeDesign #13 [begin] : totSession cpu/real = 0:03:20.0/1:16:54.6 (0.0), mem = 2339.2M
[12/20 15:41:42    199s] Restoring the original setting for timing_disable_library_data_to_data_checks. Setting it to 'false'.
[12/20 15:41:42    200s] Restoring the original setting for timing_disable_user_data_to_data_checks. Setting it to 'false'.
[12/20 15:41:42    200s]  Reset EOS DB
[12/20 15:41:42    200s] Ignoring AAE DB Resetting ...
[12/20 15:41:42    200s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:41:42    200s] Deleting AAE DB and timing data for delay calculations...
[12/20 15:41:42    200s] AAE DB initialization (MEM=2292.83 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:41:42    200s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:41:42    200s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:41:42    200s] Closing parasitic data file '/tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/elevator_14558_foY71g.rcdb.d': 110 access done (mem: 2292.832M)
[12/20 15:41:42    200s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[12/20 15:41:42    200s] Type 'man IMPEXT-3493' for more detail.
[12/20 15:41:42    200s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:41:42    200s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:42    200s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:41:42    200s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:41:42    200s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:42    200s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:41:42    200s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
Starting delay calculation for Setup views
[12/20 15:41:42    200s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:41:42    200s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:41:42    200s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:41:42    200s] #################################################################################
[12/20 15:41:42    200s] # Design Stage: PostRoute
[12/20 15:41:42    200s] # Design Name: elevator
[12/20 15:41:42    200s] # Design Mode: 90nm
[12/20 15:41:42    200s] # Analysis Mode: MMMC OCV 
[12/20 15:41:42    200s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:41:42    200s] # Signoff Settings: SI On 
[12/20 15:41:42    200s] #################################################################################
[12/20 15:41:42    200s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:41:42    200s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:42    200s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:41:42    200s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:41:42    200s] Setting infinite Tws ...
[12/20 15:41:42    200s] First Iteration Infinite Tw... 
[12/20 15:41:42    200s] Calculate early delays in OCV mode...
[12/20 15:41:42    200s] Calculate late delays in OCV mode...
[12/20 15:41:42    200s] Topological Sorting (REAL = 0:00:00.0, MEM = 2290.8M, InitMEM = 2290.8M)
[12/20 15:41:42    200s] Start delay calculation (fullDC) (1 T). (MEM=2290.83)
[12/20 15:41:42    200s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:42    200s] Start AAE Lib Loading. (MEM=2302.44)
[12/20 15:41:42    200s] End AAE Lib Loading. (MEM=2321.52 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:41:42    200s] End AAE Lib Interpolated Model. (MEM=2321.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:42    200s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:42    200s] Total number of fetched objects 201
[12/20 15:41:42    200s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:42    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:42    200s] End delay calculation. (MEM=2366.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:42    200s] End delay calculation (fullDC). (MEM=2366.48 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:42    200s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:41:42    200s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2374.5M) ***
[12/20 15:41:42    200s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_fs9AyQ/.AAE_14558/waveform.data in separate thread...
[12/20 15:41:42    200s] Finish pthread dumping compressed waveforms.
[12/20 15:41:42    200s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2374.5M)
[12/20 15:41:42    200s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:41:42    200s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2374.5M)
[12/20 15:41:42    200s] Starting SI iteration 2
[12/20 15:41:42    200s] Calculate early delays in OCV mode...
[12/20 15:41:42    200s] Calculate late delays in OCV mode...
[12/20 15:41:42    200s] Start delay calculation (fullDC) (1 T). (MEM=2332.59)
[12/20 15:41:42    200s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:42    200s] End AAE Lib Interpolated Model. (MEM=2332.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:42    200s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:41:42    200s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:42    200s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:42    200s] Total number of fetched objects 201
[12/20 15:41:42    200s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:42    200s] End delay calculation. (MEM=2379.3 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:42    200s] End delay calculation (fullDC). (MEM=2379.3 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:42    200s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2379.3M) ***
[12/20 15:41:43    200s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:20 mem=2387.3M)
[12/20 15:41:43    200s] Effort level <high> specified for reg2reg path_group
[12/20 15:41:43    200s] All LLGs are deleted
[12/20 15:41:43    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:43    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:43    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2339.3M, EPOCH TIME: 1734689503.044949
[12/20 15:41:43    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2339.3M, EPOCH TIME: 1734689503.045172
[12/20 15:41:43    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2339.3M, EPOCH TIME: 1734689503.046156
[12/20 15:41:43    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:43    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:43    200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2339.3M, EPOCH TIME: 1734689503.046239
[12/20 15:41:43    200s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:43    200s] Core basic site is CoreSite
[12/20 15:41:43    200s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2339.3M, EPOCH TIME: 1734689503.052395
[12/20 15:41:43    200s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:43    200s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:43    200s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2339.3M, EPOCH TIME: 1734689503.053041
[12/20 15:41:43    200s] Fast DP-INIT is on for default
[12/20 15:41:43    200s] Atter site array init, number of instance map data is 0.
[12/20 15:41:43    200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2339.3M, EPOCH TIME: 1734689503.054754
[12/20 15:41:43    200s] 
[12/20 15:41:43    200s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:43    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2339.3M, EPOCH TIME: 1734689503.055751
[12/20 15:41:43    200s] All LLGs are deleted
[12/20 15:41:43    200s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:43    200s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:43    200s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2339.3M, EPOCH TIME: 1734689503.057267
[12/20 15:41:43    200s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2339.3M, EPOCH TIME: 1734689503.057450
[12/20 15:41:43    200s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:41:43    200s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:41:43    200s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:41:43    200s] #################################################################################
[12/20 15:41:43    200s] # Design Stage: PostRoute
[12/20 15:41:43    200s] # Design Name: elevator
[12/20 15:41:43    200s] # Design Mode: 90nm
[12/20 15:41:43    200s] # Analysis Mode: MMMC OCV 
[12/20 15:41:43    200s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:41:43    200s] # Signoff Settings: SI On 
[12/20 15:41:43    200s] #################################################################################
[12/20 15:41:43    200s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:41:43    200s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:43    200s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:41:43    200s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:41:43    200s] Setting infinite Tws ...
[12/20 15:41:43    200s] First Iteration Infinite Tw... 
[12/20 15:41:43    200s] Calculate early delays in OCV mode...
[12/20 15:41:43    200s] Calculate late delays in OCV mode...
[12/20 15:41:43    200s] Topological Sorting (REAL = 0:00:00.0, MEM = 2339.3M, InitMEM = 2339.3M)
[12/20 15:41:43    200s] Start delay calculation (fullDC) (1 T). (MEM=2339.3)
[12/20 15:41:43    200s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:43    200s] End AAE Lib Interpolated Model. (MEM=2339.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    200s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] Total number of fetched objects 201
[12/20 15:41:43    200s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:43    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    200s] End delay calculation. (MEM=2386.99 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    200s] End delay calculation (fullDC). (MEM=2386.99 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    200s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:41:43    200s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2395.0M) ***
[12/20 15:41:43    200s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_fs9AyQ/.AAE_14558/waveform.data in separate thread...
[12/20 15:41:43    200s] Finish pthread dumping compressed waveforms.
[12/20 15:41:43    200s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2395.0M)
[12/20 15:41:43    200s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:41:43    200s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2395.0M)
[12/20 15:41:43    200s] Starting SI iteration 2
[12/20 15:41:43    200s] Calculate early delays in OCV mode...
[12/20 15:41:43    200s] Calculate late delays in OCV mode...
[12/20 15:41:43    200s] Start delay calculation (fullDC) (1 T). (MEM=2348.99)
[12/20 15:41:43    200s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:43    200s] End AAE Lib Interpolated Model. (MEM=2348.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    200s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:41:43    200s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:43    200s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:43    200s] Total number of fetched objects 201
[12/20 15:41:43    200s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:43    200s] End delay calculation. (MEM=2393.68 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    200s] End delay calculation (fullDC). (MEM=2393.68 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    200s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2393.7M) ***
[12/20 15:41:43    200s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:41:43    200s] AAE_INFO: resetNetProps viewIdx 0 
[12/20 15:41:43    200s] Starting SI iteration 1 using Infinite Timing Windows
[12/20 15:41:43    200s] #################################################################################
[12/20 15:41:43    200s] # Design Stage: PostRoute
[12/20 15:41:43    200s] # Design Name: elevator
[12/20 15:41:43    200s] # Design Mode: 90nm
[12/20 15:41:43    200s] # Analysis Mode: MMMC OCV 
[12/20 15:41:43    200s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:41:43    200s] # Signoff Settings: SI On 
[12/20 15:41:43    200s] #################################################################################
[12/20 15:41:43    200s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'postRoute' at effort level 'signoff' .
[12/20 15:41:43    200s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:43    200s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:41:43    200s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
AAE_INFO: 1 threads acquired from CTE.
[12/20 15:41:43    200s] Setting infinite Tws ...
[12/20 15:41:43    200s] First Iteration Infinite Tw... 
[12/20 15:41:43    200s] Calculate early delays in OCV mode...
[12/20 15:41:43    200s] Calculate late delays in OCV mode...
[12/20 15:41:43    200s] Topological Sorting (REAL = 0:00:00.0, MEM = 2393.7M, InitMEM = 2393.7M)
[12/20 15:41:43    200s] Start delay calculation (fullDC) (1 T). (MEM=2393.68)
[12/20 15:41:43    200s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:43    200s] End AAE Lib Interpolated Model. (MEM=2393.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    200s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] Total number of fetched objects 201
[12/20 15:41:43    200s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:43    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    200s] End delay calculation. (MEM=2398.2 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    200s] End delay calculation (fullDC). (MEM=2398.2 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    200s] esiiDumpWaveformsThread is successfull 1 
[12/20 15:41:43    200s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2406.2M) ***
[12/20 15:41:43    200s] Save waveform /tmp/innovus_temp_14558_ece.nitdgp.ac.in_vlsi25_T1XthG/.AAE_fs9AyQ/.AAE_14558/waveform.data in separate thread...
[12/20 15:41:43    200s] Finish pthread dumping compressed waveforms.
[12/20 15:41:43    200s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2406.2M)
[12/20 15:41:43    200s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/20 15:41:43    200s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2406.2M)
[12/20 15:41:43    200s] Starting SI iteration 2
[12/20 15:41:43    200s] Calculate early delays in OCV mode...
[12/20 15:41:43    200s] Calculate late delays in OCV mode...
[12/20 15:41:43    200s] Start delay calculation (fullDC) (1 T). (MEM=2363.2)
[12/20 15:41:43    200s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:43    200s] End AAE Lib Interpolated Model. (MEM=2363.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    200s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:41:43    200s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:43    200s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:43    200s] Total number of fetched objects 201
[12/20 15:41:43    200s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:43    200s] End delay calculation. (MEM=2416.9 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    200s] End delay calculation (fullDC). (MEM=2416.9 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    200s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2416.9M) ***
[12/20 15:41:43    200s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:43    200s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:43    200s] End AAE Lib Interpolated Model. (MEM=2374.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    200s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    200s] Total number of fetched objects 201
[12/20 15:41:43    200s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:43    200s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    200s] End delay calculation. (MEM=2422.59 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    201s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:43    201s] End AAE Lib Interpolated Model. (MEM=2388.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    201s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:41:43    201s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:43    201s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:43    201s] Total number of fetched objects 201
[12/20 15:41:43    201s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:43    201s] End delay calculation. (MEM=2432.27 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:43    201s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:43    201s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:43    201s] End AAE Lib Interpolated Model. (MEM=2392.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    201s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:43    201s] Total number of fetched objects 201
[12/20 15:41:43    201s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:43    201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:43    201s] End delay calculation. (MEM=2439.97 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:44    201s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:44    201s] End AAE Lib Interpolated Model. (MEM=2403.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    201s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:41:44    201s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:44    201s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:44    201s] Total number of fetched objects 201
[12/20 15:41:44    201s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:44    201s] End delay calculation. (MEM=2447.66 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:44    201s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:44    201s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:44    201s] End AAE Lib Interpolated Model. (MEM=2405.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    201s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] Total number of fetched objects 201
[12/20 15:41:44    201s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:44    201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    201s] End delay calculation. (MEM=2453.35 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:44    201s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:44    201s] End AAE Lib Interpolated Model. (MEM=2418.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    201s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:41:44    201s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:44    201s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:44    201s] Total number of fetched objects 201
[12/20 15:41:44    201s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:44    201s] End delay calculation. (MEM=2464.05 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:44    201s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:44    201s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:44    201s] End AAE Lib Interpolated Model. (MEM=2422.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    201s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] Total number of fetched objects 201
[12/20 15:41:44    201s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:44    201s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    201s] End delay calculation. (MEM=2469.74 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:44    201s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:44    201s] End AAE Lib Interpolated Model. (MEM=2435.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    201s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:41:44    201s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:44    201s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:44    201s] Total number of fetched objects 201
[12/20 15:41:44    201s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:44    201s] End delay calculation. (MEM=2479.42 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:44    201s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:44    201s] **ERROR: (IMPEXT-3491):	Extraction failed because Quantus QRC technology file(s) are not specified for all the active RC corners in the MMMC set up. This is mandatory for medium or high or signoff effortLevel postRoute extraction. If all files are unavailable, set 'setExtractRCMode -effortLevel low'. Ideally specify the technology file for each RC corner using the -qx_tech_file option of the create_rc_corner or update_rc_corner commands.
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:44    201s] End AAE Lib Interpolated Model. (MEM=2542.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    201s]  Report initialization with DMWrite ... (0, Worst)
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    201s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Out_Current_Floor[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Door_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Complete. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Weight_Alert. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] **WARN: (IMPESI-3014):	The RC network is incomplete for net Direction. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/20 15:41:44    202s] Total number of fetched objects 201
[12/20 15:41:44    202s] AAE_INFO-618: Total number of nets in the design is 118,  100.0 percent of the nets selected for SI analysis
[12/20 15:41:44    202s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    202s] End delay calculation. (MEM=2590.07 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:44    202s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[12/20 15:41:44    202s] End AAE Lib Interpolated Model. (MEM=2551.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:44    202s]  Report initialization with DMUpdate ... (1, Worst)
[12/20 15:41:44    202s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Skipped = 0. 
[12/20 15:41:44    202s] Glitch Analysis: View my_analysis_view_setup -- Total Number of Nets Analyzed = 201. 
[12/20 15:41:44    202s] Total number of fetched objects 201
[12/20 15:41:44    202s] AAE_INFO-618: Total number of nets in the design is 118,  1.7 percent of the nets selected for SI analysis
[12/20 15:41:44    202s] End delay calculation. (MEM=2595.76 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:45    202s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.008 | 972.008 | 994.706 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:41:45    202s] All LLGs are deleted
[12/20 15:41:45    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2575.1M, EPOCH TIME: 1734689505.005650
[12/20 15:41:45    202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2575.1M, EPOCH TIME: 1734689505.005891
[12/20 15:41:45    202s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2575.1M, EPOCH TIME: 1734689505.006922
[12/20 15:41:45    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2575.1M, EPOCH TIME: 1734689505.007007
[12/20 15:41:45    202s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:45    202s] Core basic site is CoreSite
[12/20 15:41:45    202s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2575.1M, EPOCH TIME: 1734689505.013416
[12/20 15:41:45    202s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:45    202s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:45    202s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2575.1M, EPOCH TIME: 1734689505.014091
[12/20 15:41:45    202s] Fast DP-INIT is on for default
[12/20 15:41:45    202s] Atter site array init, number of instance map data is 0.
[12/20 15:41:45    202s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2575.1M, EPOCH TIME: 1734689505.015934
[12/20 15:41:45    202s] 
[12/20 15:41:45    202s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:45    202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2575.1M, EPOCH TIME: 1734689505.016985
[12/20 15:41:45    202s] All LLGs are deleted
[12/20 15:41:45    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2575.1M, EPOCH TIME: 1734689505.018569
[12/20 15:41:45    202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2575.1M, EPOCH TIME: 1734689505.018766
[12/20 15:41:45    202s] Density: 0.763%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
All LLGs are deleted
[12/20 15:41:45    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2575.1M, EPOCH TIME: 1734689505.022679
[12/20 15:41:45    202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2575.1M, EPOCH TIME: 1734689505.022893
[12/20 15:41:45    202s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2575.1M, EPOCH TIME: 1734689505.023919
[12/20 15:41:45    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2575.1M, EPOCH TIME: 1734689505.023994
[12/20 15:41:45    202s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:45    202s] Core basic site is CoreSite
[12/20 15:41:45    202s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2575.1M, EPOCH TIME: 1734689505.030359
[12/20 15:41:45    202s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:45    202s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:45    202s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2575.1M, EPOCH TIME: 1734689505.031033
[12/20 15:41:45    202s] Fast DP-INIT is on for default
[12/20 15:41:45    202s] Atter site array init, number of instance map data is 0.
[12/20 15:41:45    202s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2575.1M, EPOCH TIME: 1734689505.032866
[12/20 15:41:45    202s] 
[12/20 15:41:45    202s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:45    202s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2575.1M, EPOCH TIME: 1734689505.033913
[12/20 15:41:45    202s] All LLGs are deleted
[12/20 15:41:45    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:45    202s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2575.1M, EPOCH TIME: 1734689505.035474
[12/20 15:41:45    202s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2575.1M, EPOCH TIME: 1734689505.035672
[12/20 15:41:45    202s] Total CPU time: 2.22 sec
[12/20 15:41:45    202s] Total Real time: 3.0 sec
[12/20 15:41:45    202s] Total Memory Usage: 2468.144531 Mbytes
[12/20 15:41:45    202s] Reset AAE Options
[12/20 15:41:45    202s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:41:45    202s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
[12/20 15:41:45    202s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:41:45    202s] *** timeDesign #13 [finish] : cpu/real = 0:00:02.2/0:00:02.4 (1.0), totSession cpu/real = 0:03:22.2/1:16:56.9 (0.0), mem = 2450.4M
[12/20 15:41:45    202s] 
[12/20 15:41:45    202s] =============================================================================================
[12/20 15:41:45    202s]  Final TAT Report : timeDesign #13                                              21.15-s110_1
[12/20 15:41:45    202s] =============================================================================================
[12/20 15:41:45    202s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:41:45    202s] ---------------------------------------------------------------------------------------------
[12/20 15:41:45    202s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:02.0 /  0:00:01.9    0.9
[12/20 15:41:45    202s] [ DrvReport              ]      1   0:00:00.4  (  15.6 % )     0:00:00.4 /  0:00:00.3    0.7
[12/20 15:41:45    202s] [ ExtractRC              ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:45    202s] [ TimingUpdate           ]      2   0:00:00.2  (   8.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:41:45    202s] [ FullDelayCalc          ]     14   0:00:00.5  (  19.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:41:45    202s] [ TimingReport           ]      1   0:00:00.4  (  17.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:41:45    202s] [ GenerateReports        ]      1   0:00:00.8  (  33.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/20 15:41:45    202s] [ MISC                   ]          0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:41:45    202s] ---------------------------------------------------------------------------------------------
[12/20 15:41:45    202s]  timeDesign #13 TOTAL               0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.2    1.0
[12/20 15:41:45    202s] ---------------------------------------------------------------------------------------------
[12/20 15:41:45    202s] 
[12/20 15:41:57    202s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[12/20 15:41:57    202s] <CMD> optDesign -postCTS
[12/20 15:41:57    202s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2027.7M, totSessionCpu=0:03:23 **
[12/20 15:41:57    202s] *** optDesign #2 [begin] : totSession cpu/real = 0:03:22.9/1:17:09.7 (0.0), mem = 2440.5M
[12/20 15:41:57    202s] Info: 1 threads available for lower-level modules during optimization.
[12/20 15:41:57    202s] GigaOpt running with 1 threads.
[12/20 15:41:57    202s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:22.9/1:17:09.7 (0.0), mem = 2440.5M
[12/20 15:41:57    202s] **INFO: User settings:
[12/20 15:41:57    202s] setExtractRCMode -basic                    true
[12/20 15:41:57    202s] setExtractRCMode -coupled                  true
[12/20 15:41:57    202s] setExtractRCMode -effortLevel              low
[12/20 15:41:57    202s] setExtractRCMode -engine                   postRoute
[12/20 15:41:57    202s] setExtractRCMode -extended                 false
[12/20 15:41:57    202s] setExtractRCMode -noCleanRCDB              true
[12/20 15:41:57    202s] setExtractRCMode -nrNetInMemory            100000
[12/20 15:41:57    202s] setDelayCalMode -enable_high_fanout        true
[12/20 15:41:57    202s] setDelayCalMode -engine                    aae
[12/20 15:41:57    202s] setDelayCalMode -ignoreNetLoad             false
[12/20 15:41:57    202s] setDelayCalMode -SIAware                   true
[12/20 15:41:57    202s] setDelayCalMode -signOff                   true
[12/20 15:41:57    202s] setDelayCalMode -siMode                    signoff
[12/20 15:41:57    202s] setDelayCalMode -socv_accuracy_mode        low
[12/20 15:41:57    202s] setOptMode -activeSetupViews               { my_analysis_view_setup }
[12/20 15:41:57    202s] setOptMode -autoSetupViews                 { my_analysis_view_setup}
[12/20 15:41:57    202s] setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
[12/20 15:41:57    202s] setOptMode -autoViewOpt                    false
[12/20 15:41:57    202s] setOptMode -deleteInst                     true
[12/20 15:41:57    202s] setOptMode -drcMargin                      0
[12/20 15:41:57    202s] setOptMode -fixCap                         true
[12/20 15:41:57    202s] setOptMode -fixDrc                         true
[12/20 15:41:57    202s] setOptMode -fixFanoutLoad                  false
[12/20 15:41:57    202s] setOptMode -fixTran                        true
[12/20 15:41:57    202s] setOptMode -optimizeFF                     true
[12/20 15:41:57    202s] setOptMode -setupTargetSlack               0
[12/20 15:41:57    202s] setPlaceMode -place_design_floorplan_mode  false
[12/20 15:41:57    202s] setAnalysisMode -analysisType              onChipVariation
[12/20 15:41:57    202s] setAnalysisMode -checkType                 setup
[12/20 15:41:57    202s] setAnalysisMode -clkSrcPath                true
[12/20 15:41:57    202s] setAnalysisMode -clockPropagation          sdcControl
[12/20 15:41:57    202s] setAnalysisMode -cppr                      both
[12/20 15:41:57    202s] setAnalysisMode -skew                      true
[12/20 15:41:57    202s] setAnalysisMode -usefulSkew                true
[12/20 15:41:57    202s] 
[12/20 15:41:57    202s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 15:41:57    202s] 
[12/20 15:41:57    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:41:57    202s] Summary for sequential cells identification: 
[12/20 15:41:57    202s]   Identified SBFF number: 114
[12/20 15:41:57    202s]   Identified MBFF number: 0
[12/20 15:41:57    202s]   Identified SB Latch number: 0
[12/20 15:41:57    202s]   Identified MB Latch number: 0
[12/20 15:41:57    202s]   Not identified SBFF number: 6
[12/20 15:41:57    202s]   Not identified MBFF number: 0
[12/20 15:41:57    202s]   Not identified SB Latch number: 0
[12/20 15:41:57    202s]   Not identified MB Latch number: 0
[12/20 15:41:57    202s]   Number of sequential cells which are not FFs: 83
[12/20 15:41:57    202s]  Visiting view : my_analysis_view_setup
[12/20 15:41:57    202s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:41:57    202s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:41:57    202s]  Visiting view : my_analysis_view_hold
[12/20 15:41:57    202s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:41:57    202s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:41:57    202s] TLC MultiMap info (StdDelay):
[12/20 15:41:57    202s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:41:57    202s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:41:57    202s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:41:57    202s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:41:57    202s]  Setting StdDelay to: 50.6ps
[12/20 15:41:57    202s] 
[12/20 15:41:57    202s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:41:57    202s] Need call spDPlaceInit before registerPrioInstLoc.
[12/20 15:41:57    202s] OPERPROF: Starting DPlace-Init at level 1, MEM:2450.2M, EPOCH TIME: 1734689517.856147
[12/20 15:41:57    202s] Processing tracks to init pin-track alignment.
[12/20 15:41:57    202s] z: 2, totalTracks: 1
[12/20 15:41:57    202s] z: 4, totalTracks: 1
[12/20 15:41:57    202s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:41:57    202s] All LLGs are deleted
[12/20 15:41:57    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:57    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:57    202s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2450.2M, EPOCH TIME: 1734689517.859316
[12/20 15:41:57    202s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2450.2M, EPOCH TIME: 1734689517.859538
[12/20 15:41:57    202s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2450.2M, EPOCH TIME: 1734689517.860706
[12/20 15:41:57    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:57    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:57    202s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2450.2M, EPOCH TIME: 1734689517.860900
[12/20 15:41:57    202s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:57    202s] Core basic site is CoreSite
[12/20 15:41:57    202s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2450.2M, EPOCH TIME: 1734689517.867486
[12/20 15:41:57    202s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:57    202s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:57    202s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2450.2M, EPOCH TIME: 1734689517.868157
[12/20 15:41:57    202s] Fast DP-INIT is on for default
[12/20 15:41:57    202s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:41:57    202s] Atter site array init, number of instance map data is 0.
[12/20 15:41:57    202s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2450.2M, EPOCH TIME: 1734689517.869905
[12/20 15:41:57    202s] 
[12/20 15:41:57    202s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:57    202s] OPERPROF:     Starting CMU at level 3, MEM:2450.2M, EPOCH TIME: 1734689517.870666
[12/20 15:41:57    202s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2450.2M, EPOCH TIME: 1734689517.871176
[12/20 15:41:57    202s] 
[12/20 15:41:57    202s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:41:57    202s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2450.2M, EPOCH TIME: 1734689517.871664
[12/20 15:41:57    202s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2450.2M, EPOCH TIME: 1734689517.871679
[12/20 15:41:57    202s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2450.2M, EPOCH TIME: 1734689517.871700
[12/20 15:41:57    202s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2450.2MB).
[12/20 15:41:57    202s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2450.2M, EPOCH TIME: 1734689517.873167
[12/20 15:41:57    202s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2450.2M, EPOCH TIME: 1734689517.873221
[12/20 15:41:57    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:57    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:57    202s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:57    202s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:57    202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2448.2M, EPOCH TIME: 1734689517.874677
[12/20 15:41:57    202s] 
[12/20 15:41:57    202s] Creating Lib Analyzer ...
[12/20 15:41:57    202s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:41:57    202s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:41:57    202s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:41:57    202s] 
[12/20 15:41:58    203s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:23 mem=2470.3M
[12/20 15:41:58    203s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:23 mem=2470.3M
[12/20 15:41:58    203s] Creating Lib Analyzer, finished. 
[12/20 15:41:58    203s] Effort level <high> specified for reg2reg path_group
[12/20 15:41:58    203s] **WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
[12/20 15:41:58    203s] AAE_INFO: switching -siAware from true to false ...
[12/20 15:41:58    203s] AAE DB initialization (MEM=2472.26 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:41:58    203s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/20 15:41:58    203s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/20 15:41:58    203s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/20 15:41:58    203s] Deleting AAE DB and timing data for delay calculations...
[12/20 15:41:58    203s] AAE DB initialization (MEM=2472.26 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:41:58    203s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2018.2M, totSessionCpu=0:03:24 **
[12/20 15:41:58    203s] setExtractRCMode -engine preRoute
[12/20 15:41:58    203s] *** optDesign -postCTS ***
[12/20 15:41:58    203s] DRC Margin: user margin 0.0; extra margin 0.2
[12/20 15:41:58    203s] Hold Target Slack: user slack 0
[12/20 15:41:58    203s] Setup Target Slack: user slack 0; extra slack 0.0
[12/20 15:41:58    203s] setUsefulSkewMode -ecoRoute false
[12/20 15:41:58    203s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2411.3M, EPOCH TIME: 1734689518.523857
[12/20 15:41:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:58    203s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2411.3M, EPOCH TIME: 1734689518.532458
[12/20 15:41:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:41:58    203s] Deleting Lib Analyzer.
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] TimeStamp Deleting Cell Server End ...
[12/20 15:41:58    203s] Multi-VT timing optimization disabled based on library information.
[12/20 15:41:58    203s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:41:58    203s] Summary for sequential cells identification: 
[12/20 15:41:58    203s]   Identified SBFF number: 114
[12/20 15:41:58    203s]   Identified MBFF number: 0
[12/20 15:41:58    203s]   Identified SB Latch number: 0
[12/20 15:41:58    203s]   Identified MB Latch number: 0
[12/20 15:41:58    203s]   Not identified SBFF number: 6
[12/20 15:41:58    203s]   Not identified MBFF number: 0
[12/20 15:41:58    203s]   Not identified SB Latch number: 0
[12/20 15:41:58    203s]   Not identified MB Latch number: 0
[12/20 15:41:58    203s]   Number of sequential cells which are not FFs: 83
[12/20 15:41:58    203s]  Visiting view : my_analysis_view_setup
[12/20 15:41:58    203s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:41:58    203s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:41:58    203s]  Visiting view : my_analysis_view_hold
[12/20 15:41:58    203s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:41:58    203s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:41:58    203s] TLC MultiMap info (StdDelay):
[12/20 15:41:58    203s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:41:58    203s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:41:58    203s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:41:58    203s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:41:58    203s]  Setting StdDelay to: 50.6ps
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] TimeStamp Deleting Cell Server End ...
[12/20 15:41:58    203s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2411.3M, EPOCH TIME: 1734689518.562481
[12/20 15:41:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:58    203s] All LLGs are deleted
[12/20 15:41:58    203s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:58    203s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:58    203s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2411.3M, EPOCH TIME: 1734689518.562546
[12/20 15:41:58    203s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2411.3M, EPOCH TIME: 1734689518.562568
[12/20 15:41:58    203s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2405.3M, EPOCH TIME: 1734689518.562803
[12/20 15:41:58    203s] Start to check current routing status for nets...
[12/20 15:41:58    203s] All nets are already routed correctly.
[12/20 15:41:58    203s] End to check current routing status for nets (mem=2405.3M)
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] Creating Lib Analyzer ...
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:41:58    203s] Summary for sequential cells identification: 
[12/20 15:41:58    203s]   Identified SBFF number: 114
[12/20 15:41:58    203s]   Identified MBFF number: 0
[12/20 15:41:58    203s]   Identified SB Latch number: 0
[12/20 15:41:58    203s]   Identified MB Latch number: 0
[12/20 15:41:58    203s]   Not identified SBFF number: 6
[12/20 15:41:58    203s]   Not identified MBFF number: 0
[12/20 15:41:58    203s]   Not identified SB Latch number: 0
[12/20 15:41:58    203s]   Not identified MB Latch number: 0
[12/20 15:41:58    203s]   Number of sequential cells which are not FFs: 83
[12/20 15:41:58    203s]  Visiting view : my_analysis_view_setup
[12/20 15:41:58    203s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:41:58    203s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:41:58    203s]  Visiting view : my_analysis_view_hold
[12/20 15:41:58    203s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:41:58    203s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:41:58    203s] TLC MultiMap info (StdDelay):
[12/20 15:41:58    203s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:41:58    203s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:41:58    203s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:41:58    203s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:41:58    203s]  Setting StdDelay to: 50.6ps
[12/20 15:41:58    203s] 
[12/20 15:41:58    203s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:41:58    203s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:41:58    203s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:41:58    203s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:41:58    203s] 
[12/20 15:41:59    204s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:24 mem=2411.3M
[12/20 15:41:59    204s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:24 mem=2411.3M
[12/20 15:41:59    204s] Creating Lib Analyzer, finished. 
[12/20 15:41:59    204s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:41:59    204s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:41:59    204s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:41:59    204s] PreRoute RC Extraction called for design elevator.
[12/20 15:41:59    204s] RC Extraction called in multi-corner(1) mode.
[12/20 15:41:59    204s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:41:59    204s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:41:59    204s] RCMode: PreRoute
[12/20 15:41:59    204s]       RC Corner Indexes            0   
[12/20 15:41:59    204s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:41:59    204s] Resistance Scaling Factor    : 1.00000 
[12/20 15:41:59    204s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:41:59    204s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:41:59    204s] Shrink Factor                : 1.00000
[12/20 15:41:59    204s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] Trim Metal Layers:
[12/20 15:41:59    204s] LayerId::1 widthSet size::1
[12/20 15:41:59    204s] LayerId::2 widthSet size::1
[12/20 15:41:59    204s] LayerId::3 widthSet size::1
[12/20 15:41:59    204s] LayerId::4 widthSet size::1
[12/20 15:41:59    204s] Updating RC grid for preRoute extraction ...
[12/20 15:41:59    204s] eee: pegSigSF::1.070000
[12/20 15:41:59    204s] Initializing multi-corner resistance tables ...
[12/20 15:41:59    204s] eee: l::1 avDens::0.114697 usedTrk::1148.897145 availTrk::10016.766417 sigTrk::1148.897145
[12/20 15:41:59    204s] eee: l::2 avDens::0.033351 usedTrk::197.954644 availTrk::5935.573500 sigTrk::197.954644
[12/20 15:41:59    204s] eee: l::3 avDens::0.017257 usedTrk::158.372767 availTrk::9177.300578 sigTrk::158.372767
[12/20 15:41:59    204s] eee: l::4 avDens::0.046002 usedTrk::449.181786 availTrk::9764.308548 sigTrk::449.181786
[12/20 15:41:59    204s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.348469 aWlH=0.000000 lMod=0 pMax=0.856500 pMod=81 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:41:59    204s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2411.277M)
[12/20 15:41:59    204s] AAE DB initialization (MEM=2449.43 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:41:59    204s] #optDebug: Start CG creation (mem=2449.4M)
[12/20 15:41:59    204s]  ...initializing CG  maxDriveDist 3987.607000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 398.760000 
[12/20 15:41:59    204s] (cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s]  ...processing cgPrt (cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s]  ...processing cgEgp (cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s]  ...processing cgPbk (cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s]  ...processing cgNrb(cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s]  ...processing cgObs (cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s]  ...processing cgCon (cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s]  ...processing cgPdm (cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2529.1M)
[12/20 15:41:59    204s] Compute RC Scale Done ...
[12/20 15:41:59    204s] All LLGs are deleted
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2519.6M, EPOCH TIME: 1734689519.193308
[12/20 15:41:59    204s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2519.6M, EPOCH TIME: 1734689519.193510
[12/20 15:41:59    204s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2519.6M, EPOCH TIME: 1734689519.194503
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2519.6M, EPOCH TIME: 1734689519.194699
[12/20 15:41:59    204s] Max number of tech site patterns supported in site array is 256.
[12/20 15:41:59    204s] Core basic site is CoreSite
[12/20 15:41:59    204s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2519.6M, EPOCH TIME: 1734689519.200531
[12/20 15:41:59    204s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:41:59    204s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:41:59    204s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2519.6M, EPOCH TIME: 1734689519.201156
[12/20 15:41:59    204s] Fast DP-INIT is on for default
[12/20 15:41:59    204s] Atter site array init, number of instance map data is 0.
[12/20 15:41:59    204s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2519.6M, EPOCH TIME: 1734689519.202754
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:59    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2519.6M, EPOCH TIME: 1734689519.203936
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] Starting delay calculation for Setup views
[12/20 15:41:59    204s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/20 15:41:59    204s] #################################################################################
[12/20 15:41:59    204s] # Design Stage: PostRoute
[12/20 15:41:59    204s] # Design Name: elevator
[12/20 15:41:59    204s] # Design Mode: 90nm
[12/20 15:41:59    204s] # Analysis Mode: MMMC OCV 
[12/20 15:41:59    204s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:41:59    204s] # Signoff Settings: SI Off 
[12/20 15:41:59    204s] #################################################################################
[12/20 15:41:59    204s] Calculate early delays in OCV mode...
[12/20 15:41:59    204s] Calculate late delays in OCV mode...
[12/20 15:41:59    204s] Topological Sorting (REAL = 0:00:00.0, MEM = 2517.6M, InitMEM = 2517.6M)
[12/20 15:41:59    204s] Start delay calculation (fullDC) (1 T). (MEM=2517.58)
[12/20 15:41:59    204s] Start AAE Lib Loading. (MEM=2537.31)
[12/20 15:41:59    204s] End AAE Lib Loading. (MEM=2556.39 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:41:59    204s] End AAE Lib Interpolated Model. (MEM=2556.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:59    204s] Total number of fetched objects 201
[12/20 15:41:59    204s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:41:59    204s] End delay calculation. (MEM=2566.27 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:41:59    204s] End delay calculation (fullDC). (MEM=2566.27 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:41:59    204s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2566.3M) ***
[12/20 15:41:59    204s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:24 mem=2566.3M)
[12/20 15:41:59    204s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.011 | 972.011 | 994.709 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2581.5M, EPOCH TIME: 1734689519.374842
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:59    204s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2581.5M, EPOCH TIME: 1734689519.383566
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2120.8M, totSessionCpu=0:03:24 **
[12/20 15:41:59    204s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.6 (1.0), totSession cpu/real = 0:03:24.4/1:17:11.2 (0.0), mem = 2539.5M
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] =============================================================================================
[12/20 15:41:59    204s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.15-s110_1
[12/20 15:41:59    204s] =============================================================================================
[12/20 15:41:59    204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:41:59    204s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ CellServerInit         ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.3
[12/20 15:41:59    204s] [ LibAnalyzerInit        ]      2   0:00:01.1  (  68.2 % )     0:00:01.1 /  0:00:01.0    1.0
[12/20 15:41:59    204s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:41:59    204s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ ExtractRC              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ TimingUpdate           ]      1   0:00:00.1  (   5.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:41:59    204s] [ FullDelayCalc          ]      1   0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:41:59    204s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ MISC                   ]          0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.5    1.0
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] ** INFO : this run is activating low effort ccoptDesign flow
[12/20 15:41:59    204s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:41:59    204s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=2539.5M
[12/20 15:41:59    204s] OPERPROF: Starting DPlace-Init at level 1, MEM:2539.5M, EPOCH TIME: 1734689519.387725
[12/20 15:41:59    204s] Processing tracks to init pin-track alignment.
[12/20 15:41:59    204s] z: 2, totalTracks: 1
[12/20 15:41:59    204s] z: 4, totalTracks: 1
[12/20 15:41:59    204s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:41:59    204s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2539.5M, EPOCH TIME: 1734689519.391773
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:41:59    204s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2539.5M, EPOCH TIME: 1734689519.400442
[12/20 15:41:59    204s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2539.5M, EPOCH TIME: 1734689519.400489
[12/20 15:41:59    204s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2539.5M, EPOCH TIME: 1734689519.400514
[12/20 15:41:59    204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2539.5MB).
[12/20 15:41:59    204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2539.5M, EPOCH TIME: 1734689519.401264
[12/20 15:41:59    204s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:41:59    204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=2539.5M
[12/20 15:41:59    204s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2539.5M, EPOCH TIME: 1734689519.406975
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2539.5M, EPOCH TIME: 1734689519.408480
[12/20 15:41:59    204s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:41:59    204s] OPTC: m1 20.0 20.0
[12/20 15:41:59    204s] #optDebug: fT-E <X 2 0 0 1>
[12/20 15:41:59    204s] -congRepairInPostCTS false                 # bool, default=false, private
[12/20 15:41:59    204s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 101.2
[12/20 15:41:59    204s] Begin: GigaOpt Route Type Constraints Refinement
[12/20 15:41:59    204s] *** CongRefineRouteType #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:24.5/1:17:11.3 (0.0), mem = 2539.5M
[12/20 15:41:59    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.11
[12/20 15:41:59    204s] ### Creating RouteCongInterface, started
[12/20 15:41:59    204s] {MMLU 0 0 114}
[12/20 15:41:59    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=2539.5M
[12/20 15:41:59    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=2539.5M
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] #optDebug: {0, 1.000}
[12/20 15:41:59    204s] ### Creating RouteCongInterface, finished
[12/20 15:41:59    204s] Updated routing constraints on 0 nets.
[12/20 15:41:59    204s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.11
[12/20 15:41:59    204s] Bottom Preferred Layer:
[12/20 15:41:59    204s]     None
[12/20 15:41:59    204s] Via Pillar Rule:
[12/20 15:41:59    204s]     None
[12/20 15:41:59    204s] *** CongRefineRouteType #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:24.5/1:17:11.3 (0.0), mem = 2539.5M
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] =============================================================================================
[12/20 15:41:59    204s]  Step TAT Report : CongRefineRouteType #1 / optDesign #2                        21.15-s110_1
[12/20 15:41:59    204s] =============================================================================================
[12/20 15:41:59    204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  55.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ MISC                   ]          0:00:00.0  (  44.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] End: GigaOpt Route Type Constraints Refinement
[12/20 15:41:59    204s] *** Starting optimizing excluded clock nets MEM= 2539.5M) ***
[12/20 15:41:59    204s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2539.5M) ***
[12/20 15:41:59    204s] *** Starting optimizing excluded clock nets MEM= 2539.5M) ***
[12/20 15:41:59    204s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2539.5M) ***
[12/20 15:41:59    204s] Begin: GigaOpt high fanout net optimization
[12/20 15:41:59    204s] GigaOpt HFN: use maxLocalDensity 1.2
[12/20 15:41:59    204s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/20 15:41:59    204s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:24.5/1:17:11.3 (0.0), mem = 2539.5M
[12/20 15:41:59    204s] Info: 21 io nets excluded
[12/20 15:41:59    204s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:41:59    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.12
[12/20 15:41:59    204s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:41:59    204s] ### Creating PhyDesignMc. totSessionCpu=0:03:24 mem=2539.5M
[12/20 15:41:59    204s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:41:59    204s] OPERPROF: Starting DPlace-Init at level 1, MEM:2539.5M, EPOCH TIME: 1734689519.444520
[12/20 15:41:59    204s] Processing tracks to init pin-track alignment.
[12/20 15:41:59    204s] z: 2, totalTracks: 1
[12/20 15:41:59    204s] z: 4, totalTracks: 1
[12/20 15:41:59    204s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:41:59    204s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2539.5M, EPOCH TIME: 1734689519.448791
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:41:59    204s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2539.5M, EPOCH TIME: 1734689519.457190
[12/20 15:41:59    204s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2539.5M, EPOCH TIME: 1734689519.457230
[12/20 15:41:59    204s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2539.5M, EPOCH TIME: 1734689519.457245
[12/20 15:41:59    204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2539.5MB).
[12/20 15:41:59    204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2539.5M, EPOCH TIME: 1734689519.457915
[12/20 15:41:59    204s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:41:59    204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:24 mem=2539.5M
[12/20 15:41:59    204s] ### Creating RouteCongInterface, started
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] #optDebug: {0, 1.000}
[12/20 15:41:59    204s] ### Creating RouteCongInterface, finished
[12/20 15:41:59    204s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=2539.5M
[12/20 15:41:59    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=2539.5M
[12/20 15:41:59    204s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:41:59    204s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15820.7, Stn-len 0
[12/20 15:41:59    204s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2577.7M, EPOCH TIME: 1734689519.577296
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2539.7M, EPOCH TIME: 1734689519.579014
[12/20 15:41:59    204s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:41:59    204s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.12
[12/20 15:41:59    204s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:24.6/1:17:11.4 (0.0), mem = 2539.7M
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] =============================================================================================
[12/20 15:41:59    204s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     21.15-s110_1
[12/20 15:41:59    204s] =============================================================================================
[12/20 15:41:59    204s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  26.7 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:41:59    204s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:41:59    204s] [ MISC                   ]          0:00:00.1  (  72.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:41:59    204s] ---------------------------------------------------------------------------------------------
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/20 15:41:59    204s] End: GigaOpt high fanout net optimization
[12/20 15:41:59    204s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:41:59    204s] Deleting Lib Analyzer.
[12/20 15:41:59    204s] Begin: GigaOpt Global Optimization
[12/20 15:41:59    204s] *info: use new DP (enabled)
[12/20 15:41:59    204s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/20 15:41:59    204s] Info: 21 io nets excluded
[12/20 15:41:59    204s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:41:59    204s] *** GlobalOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:24.6/1:17:11.5 (0.0), mem = 2555.7M
[12/20 15:41:59    204s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.13
[12/20 15:41:59    204s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:41:59    204s] ### Creating PhyDesignMc. totSessionCpu=0:03:25 mem=2555.7M
[12/20 15:41:59    204s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:41:59    204s] OPERPROF: Starting DPlace-Init at level 1, MEM:2555.7M, EPOCH TIME: 1734689519.614171
[12/20 15:41:59    204s] Processing tracks to init pin-track alignment.
[12/20 15:41:59    204s] z: 2, totalTracks: 1
[12/20 15:41:59    204s] z: 4, totalTracks: 1
[12/20 15:41:59    204s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:41:59    204s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2555.7M, EPOCH TIME: 1734689519.618290
[12/20 15:41:59    204s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:41:59    204s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2555.7M, EPOCH TIME: 1734689519.626567
[12/20 15:41:59    204s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2555.7M, EPOCH TIME: 1734689519.626601
[12/20 15:41:59    204s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2555.7M, EPOCH TIME: 1734689519.626615
[12/20 15:41:59    204s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2555.7MB).
[12/20 15:41:59    204s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2555.7M, EPOCH TIME: 1734689519.627294
[12/20 15:41:59    204s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:41:59    204s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:25 mem=2555.7M
[12/20 15:41:59    204s] ### Creating RouteCongInterface, started
[12/20 15:41:59    204s] 
[12/20 15:41:59    204s] Creating Lib Analyzer ...
[12/20 15:41:59    204s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:41:59    204s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:41:59    204s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:41:59    204s] 
[12/20 15:42:00    205s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:25 mem=2555.7M
[12/20 15:42:00    205s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:25 mem=2555.7M
[12/20 15:42:00    205s] Creating Lib Analyzer, finished. 
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] #optDebug: {0, 1.000}
[12/20 15:42:00    205s] ### Creating RouteCongInterface, finished
[12/20 15:42:00    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=2555.7M
[12/20 15:42:00    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=2555.7M
[12/20 15:42:00    205s] *info: 21 io nets excluded
[12/20 15:42:00    205s] *info: 1 clock net excluded
[12/20 15:42:00    205s] *info: 21 multi-driver nets excluded.
[12/20 15:42:00    205s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2620.9M, EPOCH TIME: 1734689520.300014
[12/20 15:42:00    205s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2620.9M, EPOCH TIME: 1734689520.300190
[12/20 15:42:00    205s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/20 15:42:00    205s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:42:00    205s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|          End Point           |
[12/20 15:42:00    205s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:42:00    205s] |   0.000|   0.000|  100.00%|   0:00:00.0| 2622.9M|my_analysis_view_setup|       NA| NA                           |
[12/20 15:42:00    205s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2622.9M) ***
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2622.9M) ***
[12/20 15:42:00    205s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/20 15:42:00    205s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15820.7, Stn-len 0
[12/20 15:42:00    205s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2565.8M, EPOCH TIME: 1734689520.374936
[12/20 15:42:00    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:42:00    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2563.8M, EPOCH TIME: 1734689520.377314
[12/20 15:42:00    205s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:00    205s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.13
[12/20 15:42:00    205s] *** GlobalOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:25.4/1:17:12.2 (0.0), mem = 2563.8M
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] =============================================================================================
[12/20 15:42:00    205s]  Step TAT Report : GlobalOpt #1 / optDesign #2                                  21.15-s110_1
[12/20 15:42:00    205s] =============================================================================================
[12/20 15:42:00    205s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:00    205s] ---------------------------------------------------------------------------------------------
[12/20 15:42:00    205s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:00    205s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  67.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:00    205s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:00    205s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:42:00    205s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:00    205s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:00    205s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:00    205s] [ TransformInit          ]      1   0:00:00.1  (  14.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:00    205s] [ MISC                   ]          0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:42:00    205s] ---------------------------------------------------------------------------------------------
[12/20 15:42:00    205s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:42:00    205s] ---------------------------------------------------------------------------------------------
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] End: GigaOpt Global Optimization
[12/20 15:42:00    205s] *** Timing Is met
[12/20 15:42:00    205s] *** Check timing (0:00:00.0)
[12/20 15:42:00    205s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:42:00    205s] Deleting Lib Analyzer.
[12/20 15:42:00    205s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/20 15:42:00    205s] Info: 21 io nets excluded
[12/20 15:42:00    205s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:00    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=2563.8M
[12/20 15:42:00    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=2563.8M
[12/20 15:42:00    205s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/20 15:42:00    205s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2563.8M, EPOCH TIME: 1734689520.386449
[12/20 15:42:00    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:00    205s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2563.8M, EPOCH TIME: 1734689520.395115
[12/20 15:42:00    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] **INFO: Flow update: Design timing is met.
[12/20 15:42:00    205s] **INFO: Flow update: Design timing is met.
[12/20 15:42:00    205s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/20 15:42:00    205s] Info: 21 io nets excluded
[12/20 15:42:00    205s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:00    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=2561.8M
[12/20 15:42:00    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:25 mem=2561.8M
[12/20 15:42:00    205s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:00    205s] ### Creating PhyDesignMc. totSessionCpu=0:03:25 mem=2619.1M
[12/20 15:42:00    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:2619.1M, EPOCH TIME: 1734689520.425423
[12/20 15:42:00    205s] Processing tracks to init pin-track alignment.
[12/20 15:42:00    205s] z: 2, totalTracks: 1
[12/20 15:42:00    205s] z: 4, totalTracks: 1
[12/20 15:42:00    205s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:00    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2619.1M, EPOCH TIME: 1734689520.429403
[12/20 15:42:00    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:00    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2619.1M, EPOCH TIME: 1734689520.437844
[12/20 15:42:00    205s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2619.1M, EPOCH TIME: 1734689520.437888
[12/20 15:42:00    205s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2619.1M, EPOCH TIME: 1734689520.437910
[12/20 15:42:00    205s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2619.1MB).
[12/20 15:42:00    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2619.1M, EPOCH TIME: 1734689520.438605
[12/20 15:42:00    205s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:00    205s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:25 mem=2619.1M
[12/20 15:42:00    205s] Begin: Area Reclaim Optimization
[12/20 15:42:00    205s] *** AreaOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:03:25.5/1:17:12.3 (0.0), mem = 2619.1M
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] Creating Lib Analyzer ...
[12/20 15:42:00    205s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:00    205s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:42:00    205s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:26 mem=2623.1M
[12/20 15:42:00    205s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:26 mem=2623.1M
[12/20 15:42:00    205s] Creating Lib Analyzer, finished. 
[12/20 15:42:00    205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.14
[12/20 15:42:00    205s] ### Creating RouteCongInterface, started
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:00    205s] 
[12/20 15:42:00    205s] #optDebug: {0, 1.000}
[12/20 15:42:00    205s] ### Creating RouteCongInterface, finished
[12/20 15:42:00    205s] ### Creating LA Mngr. totSessionCpu=0:03:26 mem=2623.1M
[12/20 15:42:00    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=2623.1M
[12/20 15:42:01    206s] Usable buffer cells for single buffer setup transform:
[12/20 15:42:01    206s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[12/20 15:42:01    206s] Number of usable buffer cells above: 13
[12/20 15:42:01    206s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2623.1M, EPOCH TIME: 1734689521.043078
[12/20 15:42:01    206s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2623.1M, EPOCH TIME: 1734689521.043165
[12/20 15:42:01    206s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 100.00
[12/20 15:42:01    206s] +---------+---------+--------+--------+------------+--------+
[12/20 15:42:01    206s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/20 15:42:01    206s] +---------+---------+--------+--------+------------+--------+
[12/20 15:42:01    206s] |  100.00%|        -|   0.100|   0.000|   0:00:00.0| 2623.1M|
[12/20 15:42:01    206s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2624.1M|
[12/20 15:42:01    206s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:42:01    206s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2624.1M|
[12/20 15:42:01    206s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2625.1M|
[12/20 15:42:01    206s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2625.1M|
[12/20 15:42:01    206s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:42:01    206s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[12/20 15:42:01    206s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2625.1M|
[12/20 15:42:01    206s] +---------+---------+--------+--------+------------+--------+
[12/20 15:42:01    206s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 100.00
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/20 15:42:01    206s] --------------------------------------------------------------
[12/20 15:42:01    206s] |                                   | Total     | Sequential |
[12/20 15:42:01    206s] --------------------------------------------------------------
[12/20 15:42:01    206s] | Num insts resized                 |       0  |       0    |
[12/20 15:42:01    206s] | Num insts undone                  |       0  |       0    |
[12/20 15:42:01    206s] | Num insts Downsized               |       0  |       0    |
[12/20 15:42:01    206s] | Num insts Samesized               |       0  |       0    |
[12/20 15:42:01    206s] | Num insts Upsized                 |       0  |       0    |
[12/20 15:42:01    206s] | Num multiple commits+uncommits    |       0  |       -    |
[12/20 15:42:01    206s] --------------------------------------------------------------
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/20 15:42:01    206s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[12/20 15:42:01    206s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2625.1M, EPOCH TIME: 1734689521.064008
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2625.1M, EPOCH TIME: 1734689521.066037
[12/20 15:42:01    206s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2625.1M, EPOCH TIME: 1734689521.066477
[12/20 15:42:01    206s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2625.1M, EPOCH TIME: 1734689521.066508
[12/20 15:42:01    206s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2625.1M, EPOCH TIME: 1734689521.070459
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:01    206s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2625.1M, EPOCH TIME: 1734689521.078756
[12/20 15:42:01    206s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2625.1M, EPOCH TIME: 1734689521.078807
[12/20 15:42:01    206s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2625.1M, EPOCH TIME: 1734689521.078824
[12/20 15:42:01    206s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2625.1M, EPOCH TIME: 1734689521.079489
[12/20 15:42:01    206s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2625.1M, EPOCH TIME: 1734689521.079575
[12/20 15:42:01    206s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.013, REAL:0.013, MEM:2625.1M, EPOCH TIME: 1734689521.079599
[12/20 15:42:01    206s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.013, REAL:0.013, MEM:2625.1M, EPOCH TIME: 1734689521.079614
[12/20 15:42:01    206s] TDRefine: refinePlace mode is spiral
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.6
[12/20 15:42:01    206s] OPERPROF: Starting RefinePlace at level 1, MEM:2625.1M, EPOCH TIME: 1734689521.079646
[12/20 15:42:01    206s] *** Starting refinePlace (0:03:26 mem=2625.1M) ***
[12/20 15:42:01    206s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:01    206s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/20 15:42:01    206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:42:01    206s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:01    206s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:01    206s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:42:01    206s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2625.1MB
[12/20 15:42:01    206s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2625.1MB) @(0:03:26 - 0:03:26).
[12/20 15:42:01    206s] *** Finished refinePlace (0:03:26 mem=2625.1M) ***
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.6
[12/20 15:42:01    206s] OPERPROF: Finished RefinePlace at level 1, CPU:0.005, REAL:0.005, MEM:2625.1M, EPOCH TIME: 1734689521.084987
[12/20 15:42:01    206s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2625.1M, EPOCH TIME: 1734689521.085230
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2625.1M, EPOCH TIME: 1734689521.086685
[12/20 15:42:01    206s] *** maximum move = 0.00 um ***
[12/20 15:42:01    206s] *** Finished re-routing un-routed nets (2625.1M) ***
[12/20 15:42:01    206s] OPERPROF: Starting DPlace-Init at level 1, MEM:2625.1M, EPOCH TIME: 1734689521.087411
[12/20 15:42:01    206s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2625.1M, EPOCH TIME: 1734689521.091263
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:01    206s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2625.1M, EPOCH TIME: 1734689521.099820
[12/20 15:42:01    206s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2625.1M, EPOCH TIME: 1734689521.099875
[12/20 15:42:01    206s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2625.1M, EPOCH TIME: 1734689521.099891
[12/20 15:42:01    206s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2625.1M, EPOCH TIME: 1734689521.100570
[12/20 15:42:01    206s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2625.1M, EPOCH TIME: 1734689521.100654
[12/20 15:42:01    206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2625.1M, EPOCH TIME: 1734689521.100682
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2625.1M) ***
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.14
[12/20 15:42:01    206s] *** AreaOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:26.1/1:17:13.0 (0.0), mem = 2625.1M
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] =============================================================================================
[12/20 15:42:01    206s]  Step TAT Report : AreaOpt #1 / optDesign #2                                    21.15-s110_1
[12/20 15:42:01    206s] =============================================================================================
[12/20 15:42:01    206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  75.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:01    206s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:42:01    206s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptGetWeight           ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptEval                ]     33   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptCommit              ]     33   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ PostCommitDelayUpdate  ]     33   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ RefinePlace            ]      1   0:00:00.1  (   9.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:01    206s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ MISC                   ]          0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s]  AreaOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2606.0M, EPOCH TIME: 1734689521.124752
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2568.0M, EPOCH TIME: 1734689521.126430
[12/20 15:42:01    206s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:01    206s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2568.01M, totSessionCpu=0:03:26).
[12/20 15:42:01    206s] postCtsLateCongRepair #1 0
[12/20 15:42:01    206s] postCtsLateCongRepair #1 0
[12/20 15:42:01    206s] postCtsLateCongRepair #1 0
[12/20 15:42:01    206s] postCtsLateCongRepair #1 0
[12/20 15:42:01    206s] Starting local wire reclaim
[12/20 15:42:01    206s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:42:01    206s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:42:01    206s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2568.0M, EPOCH TIME: 1734689521.142368
[12/20 15:42:01    206s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2568.0M, EPOCH TIME: 1734689521.142406
[12/20 15:42:01    206s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2568.0M, EPOCH TIME: 1734689521.142426
[12/20 15:42:01    206s] Processing tracks to init pin-track alignment.
[12/20 15:42:01    206s] z: 2, totalTracks: 1
[12/20 15:42:01    206s] z: 4, totalTracks: 1
[12/20 15:42:01    206s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:01    206s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2568.0M, EPOCH TIME: 1734689521.146381
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:01    206s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.008, REAL:0.008, MEM:2568.0M, EPOCH TIME: 1734689521.154581
[12/20 15:42:01    206s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2568.0M, EPOCH TIME: 1734689521.154618
[12/20 15:42:01    206s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2568.0M, EPOCH TIME: 1734689521.154632
[12/20 15:42:01    206s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2568.0MB).
[12/20 15:42:01    206s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.013, MEM:2568.0M, EPOCH TIME: 1734689521.155305
[12/20 15:42:01    206s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.013, REAL:0.013, MEM:2568.0M, EPOCH TIME: 1734689521.155316
[12/20 15:42:01    206s] TDRefine: refinePlace mode is spiral
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.7
[12/20 15:42:01    206s] OPERPROF:   Starting RefinePlace at level 2, MEM:2568.0M, EPOCH TIME: 1734689521.155335
[12/20 15:42:01    206s] *** Starting refinePlace (0:03:26 mem=2568.0M) ***
[12/20 15:42:01    206s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:01    206s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/20 15:42:01    206s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:01    206s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:01    206s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:42:01    206s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2568.0MB
[12/20 15:42:01    206s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2568.0MB) @(0:03:26 - 0:03:26).
[12/20 15:42:01    206s] *** Finished refinePlace (0:03:26 mem=2568.0M) ***
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.7
[12/20 15:42:01    206s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.005, REAL:0.005, MEM:2568.0M, EPOCH TIME: 1734689521.160606
[12/20 15:42:01    206s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2568.0M, EPOCH TIME: 1734689521.160619
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2568.0M, EPOCH TIME: 1734689521.162084
[12/20 15:42:01    206s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.020, MEM:2568.0M, EPOCH TIME: 1734689521.162114
[12/20 15:42:01    206s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/20 15:42:01    206s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:01    206s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/20 15:42:01    206s] AAE DB initialization (MEM=2511.67 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/20 15:42:01    206s] #################################################################################
[12/20 15:42:01    206s] # Design Stage: PreRoute
[12/20 15:42:01    206s] # Design Name: elevator
[12/20 15:42:01    206s] # Design Mode: 90nm
[12/20 15:42:01    206s] # Analysis Mode: MMMC OCV 
[12/20 15:42:01    206s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:01    206s] # Signoff Settings: SI Off 
[12/20 15:42:01    206s] #################################################################################
[12/20 15:42:01    206s] Calculate early delays in OCV mode...
[12/20 15:42:01    206s] Calculate late delays in OCV mode...
[12/20 15:42:01    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 2511.7M, InitMEM = 2511.7M)
[12/20 15:42:01    206s] Start delay calculation (fullDC) (1 T). (MEM=2511.67)
[12/20 15:42:01    206s] Start AAE Lib Loading. (MEM=2531.39)
[12/20 15:42:01    206s] End AAE Lib Loading. (MEM=2550.47 CPU=0:00:00.0 Real=0:00:00.0)
[12/20 15:42:01    206s] End AAE Lib Interpolated Model. (MEM=2550.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:01    206s] Total number of fetched objects 201
[12/20 15:42:01    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:01    206s] End delay calculation. (MEM=2588.97 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:01    206s] End delay calculation (fullDC). (MEM=2588.97 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:42:01    206s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2589.0M) ***
[12/20 15:42:01    206s] eGR doReRoute: optGuide
[12/20 15:42:01    206s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2589.0M, EPOCH TIME: 1734689521.356592
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] All LLGs are deleted
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2589.0M, EPOCH TIME: 1734689521.356630
[12/20 15:42:01    206s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2589.0M, EPOCH TIME: 1734689521.356648
[12/20 15:42:01    206s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2542.0M, EPOCH TIME: 1734689521.356830
[12/20 15:42:01    206s] {MMLU 0 0 114}
[12/20 15:42:01    206s] ### Creating LA Mngr. totSessionCpu=0:03:26 mem=2542.0M
[12/20 15:42:01    206s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=2542.0M
[12/20 15:42:01    206s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:42:01    206s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:42:01    206s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2541.97 MB )
[12/20 15:42:01    206s] (I)      ======================= Layers =======================
[12/20 15:42:01    206s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:42:01    206s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:42:01    206s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:42:01    206s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:42:01    206s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:42:01    206s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:42:01    206s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:42:01    206s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:42:01    206s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:42:01    206s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:42:01    206s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:42:01    206s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:42:01    206s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:42:01    206s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:42:01    206s] (I)      Started Import and model ( Curr Mem: 2541.97 MB )
[12/20 15:42:01    206s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:01    206s] (I)      == Non-default Options ==
[12/20 15:42:01    206s] (I)      Maximum routing layer                              : 4
[12/20 15:42:01    206s] (I)      Minimum routing layer                              : 1
[12/20 15:42:01    206s] (I)      Number of threads                                  : 1
[12/20 15:42:01    206s] (I)      Method to set GCell size                           : row
[12/20 15:42:01    206s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:42:01    206s] (I)      Use row-based GCell size
[12/20 15:42:01    206s] (I)      Use row-based GCell align
[12/20 15:42:01    206s] (I)      layer 0 area = 202000
[12/20 15:42:01    206s] (I)      layer 1 area = 202000
[12/20 15:42:01    206s] (I)      layer 2 area = 202000
[12/20 15:42:01    206s] (I)      layer 3 area = 562000
[12/20 15:42:01    206s] (I)      GCell unit size   : 5600
[12/20 15:42:01    206s] (I)      GCell multiplier  : 1
[12/20 15:42:01    206s] (I)      GCell row height  : 5600
[12/20 15:42:01    206s] (I)      Actual row height : 5600
[12/20 15:42:01    206s] (I)      GCell align ref   : 270000 270000
[12/20 15:42:01    206s] [NR-eGR] Track table information for default rule: 
[12/20 15:42:01    206s] [NR-eGR] M1 has single uniform track structure
[12/20 15:42:01    206s] [NR-eGR] M2 has single uniform track structure
[12/20 15:42:01    206s] [NR-eGR] M3 has single uniform track structure
[12/20 15:42:01    206s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:42:01    206s] (I)      ============== Default via ===============
[12/20 15:42:01    206s] (I)      +---+------------------+-----------------+
[12/20 15:42:01    206s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:42:01    206s] (I)      +---+------------------+-----------------+
[12/20 15:42:01    206s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:42:01    206s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:42:01    206s] (I)      | 3 |    3  VL         |    3  VL        |
[12/20 15:42:01    206s] (I)      +---+------------------+-----------------+
[12/20 15:42:01    206s] [NR-eGR] Read 11330 PG shapes
[12/20 15:42:01    206s] [NR-eGR] Read 0 clock shapes
[12/20 15:42:01    206s] [NR-eGR] Read 0 other shapes
[12/20 15:42:01    206s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:42:01    206s] [NR-eGR] #Instance Blockages : 29652
[12/20 15:42:01    206s] [NR-eGR] #PG Blockages       : 11330
[12/20 15:42:01    206s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:42:01    206s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:42:01    206s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:42:01    206s] [NR-eGR] #Other Blockages    : 0
[12/20 15:42:01    206s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:42:01    206s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:42:01    206s] [NR-eGR] Read 110 nets ( ignored 0 )
[12/20 15:42:01    206s] (I)      early_global_route_priority property id does not exist.
[12/20 15:42:01    206s] (I)      Read Num Blocks=40982  Num Prerouted Wires=0  Num CS=0
[12/20 15:42:01    206s] (I)      Layer 0 (H) : #blockages 29600 : #preroutes 0
[12/20 15:42:01    206s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:42:01    206s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:42:01    206s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:42:01    206s] (I)      Number of ignored nets                =      0
[12/20 15:42:01    206s] (I)      Number of connected nets              =      0
[12/20 15:42:01    206s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:42:01    206s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:42:01    206s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:42:01    206s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:42:01    206s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:42:01    206s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:42:01    206s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:42:01    206s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:42:01    206s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:42:01    206s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:42:01    206s] (I)      Ndr track 0 does not exist
[12/20 15:42:01    206s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:42:01    206s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:42:01    206s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:42:01    206s] (I)      Site width          :   560  (dbu)
[12/20 15:42:01    206s] (I)      Row height          :  5600  (dbu)
[12/20 15:42:01    206s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:42:01    206s] (I)      GCell width         :  5600  (dbu)
[12/20 15:42:01    206s] (I)      GCell height        :  5600  (dbu)
[12/20 15:42:01    206s] (I)      Grid                :   200   200     4
[12/20 15:42:01    206s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:42:01    206s] (I)      Vertical capacity   :     0  5600     0  5600
[12/20 15:42:01    206s] (I)      Horizontal capacity :  5600     0  5600     0
[12/20 15:42:01    206s] (I)      Default wire width  :   230   280   280   440
[12/20 15:42:01    206s] (I)      Default wire space  :   230   280   280   460
[12/20 15:42:01    206s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:42:01    206s] (I)      Default pitch size  :   560   560   560  1120
[12/20 15:42:01    206s] (I)      First track coord   :   640   360   640  1480
[12/20 15:42:01    206s] (I)      Num tracks per GCell: 10.00 10.00 10.00  5.00
[12/20 15:42:01    206s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:42:01    206s] (I)      Num of masks        :     1     1     1     1
[12/20 15:42:01    206s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:42:01    206s] (I)      --------------------------------------------------------
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] [NR-eGR] ============ Routing rule table ============
[12/20 15:42:01    206s] [NR-eGR] Rule id: 0  Nets: 110
[12/20 15:42:01    206s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:42:01    206s] (I)                    Layer    1    2    3     4 
[12/20 15:42:01    206s] (I)                    Pitch  560  560  560  1120 
[12/20 15:42:01    206s] (I)             #Used tracks    1    1    1     1 
[12/20 15:42:01    206s] (I)       #Fully used tracks    1    1    1     1 
[12/20 15:42:01    206s] [NR-eGR] ========================================
[12/20 15:42:01    206s] [NR-eGR] 
[12/20 15:42:01    206s] (I)      =============== Blocked Tracks ===============
[12/20 15:42:01    206s] (I)      +-------+---------+----------+---------------+
[12/20 15:42:01    206s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:42:01    206s] (I)      +-------+---------+----------+---------------+
[12/20 15:42:01    206s] (I)      |     1 |  398800 |   313715 |        78.66% |
[12/20 15:42:01    206s] (I)      |     2 |  398800 |   298464 |        74.84% |
[12/20 15:42:01    206s] (I)      |     3 |  398800 |   296814 |        74.43% |
[12/20 15:42:01    206s] (I)      |     4 |  199200 |   150455 |        75.53% |
[12/20 15:42:01    206s] (I)      +-------+---------+----------+---------------+
[12/20 15:42:01    206s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2546.77 MB )
[12/20 15:42:01    206s] (I)      Reset routing kernel
[12/20 15:42:01    206s] (I)      Started Global Routing ( Curr Mem: 2546.77 MB )
[12/20 15:42:01    206s] (I)      totalPins=391  totalGlobalPin=346 (88.49%)
[12/20 15:42:01    206s] (I)      total 2D Cap : 353318 = (192184 H, 161134 V)
[12/20 15:42:01    206s] [NR-eGR] Layer group 1: route 110 net(s) in layer range [1, 4]
[12/20 15:42:01    206s] (I)      
[12/20 15:42:01    206s] (I)      ============  Phase 1a Route ============
[12/20 15:42:01    206s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:01    206s] (I)      
[12/20 15:42:01    206s] (I)      ============  Phase 1b Route ============
[12/20 15:42:01    206s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:01    206s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533280e+04um
[12/20 15:42:01    206s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/20 15:42:01    206s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/20 15:42:01    206s] (I)      
[12/20 15:42:01    206s] (I)      ============  Phase 1c Route ============
[12/20 15:42:01    206s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:01    206s] (I)      
[12/20 15:42:01    206s] (I)      ============  Phase 1d Route ============
[12/20 15:42:01    206s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:01    206s] (I)      
[12/20 15:42:01    206s] (I)      ============  Phase 1e Route ============
[12/20 15:42:01    206s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:01    206s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533280e+04um
[12/20 15:42:01    206s] (I)      
[12/20 15:42:01    206s] (I)      ============  Phase 1l Route ============
[12/20 15:42:01    206s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/20 15:42:01    206s] (I)      Layer  1:      85279         5         3      277390      120610    (69.70%) 
[12/20 15:42:01    206s] (I)      Layer  2:     112560      1581         0      275150      122850    (69.13%) 
[12/20 15:42:01    206s] (I)      Layer  3:     106427      1189         0      273540      124460    (68.73%) 
[12/20 15:42:01    206s] (I)      Layer  4:      48842         0         0      140515       58485    (70.61%) 
[12/20 15:42:01    206s] (I)      Total:        353108      2775         3      966595      426405    (69.39%) 
[12/20 15:42:01    206s] (I)      
[12/20 15:42:01    206s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 15:42:01    206s] [NR-eGR]                        OverCon            
[12/20 15:42:01    206s] [NR-eGR]                         #Gcell     %Gcell
[12/20 15:42:01    206s] [NR-eGR]        Layer               (1)    OverCon
[12/20 15:42:01    206s] [NR-eGR] ----------------------------------------------
[12/20 15:42:01    206s] [NR-eGR]      M1 ( 1)         3( 0.02%)   ( 0.02%) 
[12/20 15:42:01    206s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/20 15:42:01    206s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/20 15:42:01    206s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/20 15:42:01    206s] [NR-eGR] ----------------------------------------------
[12/20 15:42:01    206s] [NR-eGR]        Total         3( 0.01%)   ( 0.01%) 
[12/20 15:42:01    206s] [NR-eGR] 
[12/20 15:42:01    206s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2554.77 MB )
[12/20 15:42:01    206s] (I)      total 2D Cap : 357668 = (194103 H, 163565 V)
[12/20 15:42:01    206s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:42:01    206s] (I)      ============= Track Assignment ============
[12/20 15:42:01    206s] (I)      Started Track Assignment (1T) ( Curr Mem: 2554.77 MB )
[12/20 15:42:01    206s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/20 15:42:01    206s] (I)      Run Multi-thread track assignment
[12/20 15:42:01    206s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2554.77 MB )
[12/20 15:42:01    206s] (I)      Started Export ( Curr Mem: 2554.77 MB )
[12/20 15:42:01    206s] [NR-eGR]                Length (um)  Vias 
[12/20 15:42:01    206s] [NR-eGR] ---------------------------------
[12/20 15:42:01    206s] [NR-eGR]  M1     (1H)           315   342 
[12/20 15:42:01    206s] [NR-eGR]  M2     (2V)          8500   284 
[12/20 15:42:01    206s] [NR-eGR]  M3     (3H)          6727    15 
[12/20 15:42:01    206s] [NR-eGR]  TOP_M  (4V)            18     0 
[12/20 15:42:01    206s] [NR-eGR] ---------------------------------
[12/20 15:42:01    206s] [NR-eGR]         Total        15559   641 
[12/20 15:42:01    206s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:42:01    206s] [NR-eGR] Total half perimeter of net bounding box: 14979um
[12/20 15:42:01    206s] [NR-eGR] Total length: 15559um, number of vias: 641
[12/20 15:42:01    206s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:42:01    206s] [NR-eGR] Total eGR-routed clock nets wire length: 1071um, number of vias: 35
[12/20 15:42:01    206s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:42:01    206s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2529.04 MB )
[12/20 15:42:01    206s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2529.04 MB )
[12/20 15:42:01    206s] (I)      ======================================= Runtime Summary =======================================
[12/20 15:42:01    206s] (I)       Step                                          %        Start       Finish      Real       CPU 
[12/20 15:42:01    206s] (I)      -----------------------------------------------------------------------------------------------
[12/20 15:42:01    206s] (I)       Early Global Route kernel               100.00%  2391.94 sec  2392.00 sec  0.06 sec  0.06 sec 
[12/20 15:42:01    206s] (I)       +-Import and model                       23.86%  2391.94 sec  2391.96 sec  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)       | +-Create place DB                       8.11%  2391.94 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Import place data                   8.07%  2391.94 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Read instances and placement      7.82%  2391.94 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Read nets                         0.16%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Create route DB                      12.21%  2391.95 sec  2391.95 sec  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)       | | +-Import route data (1T)             11.99%  2391.95 sec  2391.95 sec  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)       | | | +-Read blockages ( Layer 1-4 )      3.82%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Read routing blockages          0.00%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Read instance blockages         2.50%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Read PG blockages               0.90%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Read clock blockages            0.01%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Read other blockages            0.01%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Read halo blockages             0.09%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Read boundary cut boxes         0.00%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Read blackboxes                   0.01%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Read prerouted                    0.08%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Read unlegalized nets             0.01%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Read nets                         0.05%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Set up via pillars                0.00%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Initialize 3D grid graph          0.41%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Model blockage capacity           6.73%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Initialize 3D capacity          6.11%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Read aux data                         0.00%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Others data preparation               0.13%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Create route kernel                   2.64%  2391.95 sec  2391.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       +-Global Routing                         16.31%  2391.96 sec  2391.96 sec  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)       | +-Initialization                        0.18%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Net group 1                          13.45%  2391.96 sec  2391.96 sec  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)       | | +-Generate topology                   0.15%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Phase 1a                            1.46%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Pattern routing (1T)              0.79%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Add via demand to 2D              0.57%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Phase 1b                            0.11%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Phase 1c                            0.01%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Phase 1d                            0.01%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Phase 1e                            0.22%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | +-Route legalization                0.07%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | | | +-Legalize Blockage Violations    0.04%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Phase 1l                            8.87%  2391.96 sec  2391.96 sec  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)       | | | +-Layer assignment (1T)             7.25%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Clean cong LA                         0.00%  2391.96 sec  2391.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       +-Export 3D cong map                      3.11%  2391.96 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Export 2D cong map                    0.58%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       +-Extract Global 3D Wires                 0.06%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       +-Track Assignment (1T)                   7.09%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Initialization                        0.03%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Track Assignment Kernel               6.84%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Free Memory                           0.00%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       +-Export                                 47.77%  2391.97 sec  2392.00 sec  0.03 sec  0.03 sec 
[12/20 15:42:01    206s] (I)       | +-Export DB wires                       0.46%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Export all nets                     0.30%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | | +-Set wire vias                       0.05%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Report wirelength                     0.66%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Update net boxes                      0.15%  2391.97 sec  2391.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)       | +-Update timing                        46.29%  2391.97 sec  2392.00 sec  0.03 sec  0.03 sec 
[12/20 15:42:01    206s] (I)       +-Postprocess design                      0.07%  2392.00 sec  2392.00 sec  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)      ==================== Summary by functions =====================
[12/20 15:42:01    206s] (I)       Lv  Step                                %      Real       CPU 
[12/20 15:42:01    206s] (I)      ---------------------------------------------------------------
[12/20 15:42:01    206s] (I)        0  Early Global Route kernel     100.00%  0.06 sec  0.06 sec 
[12/20 15:42:01    206s] (I)        1  Export                         47.77%  0.03 sec  0.03 sec 
[12/20 15:42:01    206s] (I)        1  Import and model               23.86%  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)        1  Global Routing                 16.31%  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)        1  Track Assignment (1T)           7.09%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        1  Export 3D cong map              3.11%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        1  Postprocess design              0.07%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        1  Extract Global 3D Wires         0.06%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Update timing                  46.29%  0.03 sec  0.03 sec 
[12/20 15:42:01    206s] (I)        2  Net group 1                    13.45%  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)        2  Create route DB                12.21%  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)        2  Create place DB                 8.11%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Track Assignment Kernel         6.84%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Create route kernel             2.64%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Report wirelength               0.66%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Export 2D cong map              0.58%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Export DB wires                 0.46%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Initialization                  0.20%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Update net boxes                0.15%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Others data preparation         0.13%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Import route data (1T)         11.99%  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)        3  Phase 1l                        8.87%  0.01 sec  0.01 sec 
[12/20 15:42:01    206s] (I)        3  Import place data               8.07%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Phase 1a                        1.46%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Export all nets                 0.30%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Phase 1e                        0.22%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Generate topology               0.15%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Phase 1b                        0.11%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Set wire vias                   0.05%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Phase 1c                        0.01%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        3  Phase 1d                        0.01%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Read instances and placement    7.82%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Layer assignment (1T)           7.25%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Model blockage capacity         6.73%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Read blockages ( Layer 1-4 )    3.82%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Pattern routing (1T)            0.79%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Add via demand to 2D            0.57%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Initialize 3D grid graph        0.41%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Read nets                       0.21%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Read prerouted                  0.08%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Route legalization              0.07%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Initialize 3D capacity          6.11%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Read instance blockages         2.50%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Read PG blockages               0.90%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Read halo blockages             0.09%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Legalize Blockage Violations    0.04%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/20 15:42:01    206s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:42:01    206s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:42:01    206s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:42:01    206s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:42:01    206s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:42:01    206s] PreRoute RC Extraction called for design elevator.
[12/20 15:42:01    206s] RC Extraction called in multi-corner(1) mode.
[12/20 15:42:01    206s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:42:01    206s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:42:01    206s] RCMode: PreRoute
[12/20 15:42:01    206s]       RC Corner Indexes            0   
[12/20 15:42:01    206s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:42:01    206s] Resistance Scaling Factor    : 1.00000 
[12/20 15:42:01    206s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:42:01    206s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:42:01    206s] Shrink Factor                : 1.00000
[12/20 15:42:01    206s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] Trim Metal Layers:
[12/20 15:42:01    206s] LayerId::1 widthSet size::1
[12/20 15:42:01    206s] LayerId::2 widthSet size::1
[12/20 15:42:01    206s] LayerId::3 widthSet size::1
[12/20 15:42:01    206s] LayerId::4 widthSet size::1
[12/20 15:42:01    206s] Updating RC grid for preRoute extraction ...
[12/20 15:42:01    206s] eee: pegSigSF::1.070000
[12/20 15:42:01    206s] Initializing multi-corner resistance tables ...
[12/20 15:42:01    206s] eee: l::1 avDens::0.112324 usedTrk::1125.127142 availTrk::10016.766417 sigTrk::1125.127142
[12/20 15:42:01    206s] eee: l::2 avDens::0.035757 usedTrk::195.174642 availTrk::5458.310384 sigTrk::195.174642
[12/20 15:42:01    206s] eee: l::3 avDens::0.018780 usedTrk::181.379018 availTrk::9658.153337 sigTrk::181.379018
[12/20 15:42:01    206s] eee: l::4 avDens::0.045887 usedTrk::448.051786 availTrk::9764.308548 sigTrk::448.051786
[12/20 15:42:01    206s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.433484 aWlH=0.000000 lMod=0 pMax=0.878400 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:42:01    206s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2529.039M)
[12/20 15:42:01    206s] Compute RC Scale Done ...
[12/20 15:42:01    206s] OPERPROF: Starting HotSpotCal at level 1, MEM:2548.1M, EPOCH TIME: 1734689521.428622
[12/20 15:42:01    206s] [hotspot] +------------+---------------+---------------+
[12/20 15:42:01    206s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 15:42:01    206s] [hotspot] +------------+---------------+---------------+
[12/20 15:42:01    206s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 15:42:01    206s] [hotspot] +------------+---------------+---------------+
[12/20 15:42:01    206s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:42:01    206s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:42:01    206s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2548.1M, EPOCH TIME: 1734689521.429694
[12/20 15:42:01    206s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/20 15:42:01    206s] Begin: GigaOpt Route Type Constraints Refinement
[12/20 15:42:01    206s] *** CongRefineRouteType #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:26.4/1:17:13.3 (0.0), mem = 2548.1M
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.15
[12/20 15:42:01    206s] ### Creating RouteCongInterface, started
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] #optDebug: {0, 1.000}
[12/20 15:42:01    206s] ### Creating RouteCongInterface, finished
[12/20 15:42:01    206s] Updated routing constraints on 0 nets.
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.15
[12/20 15:42:01    206s] Bottom Preferred Layer:
[12/20 15:42:01    206s]     None
[12/20 15:42:01    206s] Via Pillar Rule:
[12/20 15:42:01    206s]     None
[12/20 15:42:01    206s] *** CongRefineRouteType #2 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:26.4/1:17:13.3 (0.0), mem = 2548.1M
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] =============================================================================================
[12/20 15:42:01    206s]  Step TAT Report : CongRefineRouteType #2 / optDesign #2                        21.15-s110_1
[12/20 15:42:01    206s] =============================================================================================
[12/20 15:42:01    206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  33.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ MISC                   ]          0:00:00.0  (  66.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] End: GigaOpt Route Type Constraints Refinement
[12/20 15:42:01    206s] skip EGR on cluster skew clock nets.
[12/20 15:42:01    206s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:01    206s] #################################################################################
[12/20 15:42:01    206s] # Design Stage: PreRoute
[12/20 15:42:01    206s] # Design Name: elevator
[12/20 15:42:01    206s] # Design Mode: 90nm
[12/20 15:42:01    206s] # Analysis Mode: MMMC OCV 
[12/20 15:42:01    206s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:01    206s] # Signoff Settings: SI Off 
[12/20 15:42:01    206s] #################################################################################
[12/20 15:42:01    206s] Calculate early delays in OCV mode...
[12/20 15:42:01    206s] Calculate late delays in OCV mode...
[12/20 15:42:01    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 2546.1M, InitMEM = 2546.1M)
[12/20 15:42:01    206s] Start delay calculation (fullDC) (1 T). (MEM=2546.12)
[12/20 15:42:01    206s] End AAE Lib Interpolated Model. (MEM=2565.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:01    206s] Total number of fetched objects 201
[12/20 15:42:01    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:01    206s] End delay calculation. (MEM=2581.45 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:01    206s] End delay calculation (fullDC). (MEM=2581.45 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:01    206s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2581.4M) ***
[12/20 15:42:01    206s] Begin: GigaOpt postEco DRV Optimization
[12/20 15:42:01    206s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/20 15:42:01    206s] *** DrvOpt #2 [begin] (optDesign #2) : totSession cpu/real = 0:03:26.6/1:17:13.4 (0.0), mem = 2589.4M
[12/20 15:42:01    206s] Info: 21 io nets excluded
[12/20 15:42:01    206s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.16
[12/20 15:42:01    206s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:01    206s] ### Creating PhyDesignMc. totSessionCpu=0:03:27 mem=2589.4M
[12/20 15:42:01    206s] OPERPROF: Starting DPlace-Init at level 1, MEM:2589.4M, EPOCH TIME: 1734689521.561937
[12/20 15:42:01    206s] Processing tracks to init pin-track alignment.
[12/20 15:42:01    206s] z: 2, totalTracks: 1
[12/20 15:42:01    206s] z: 4, totalTracks: 1
[12/20 15:42:01    206s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:01    206s] All LLGs are deleted
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2589.4M, EPOCH TIME: 1734689521.565247
[12/20 15:42:01    206s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2589.4M, EPOCH TIME: 1734689521.565457
[12/20 15:42:01    206s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2589.4M, EPOCH TIME: 1734689521.566384
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2589.4M, EPOCH TIME: 1734689521.566561
[12/20 15:42:01    206s] Max number of tech site patterns supported in site array is 256.
[12/20 15:42:01    206s] Core basic site is CoreSite
[12/20 15:42:01    206s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2589.4M, EPOCH TIME: 1734689521.572519
[12/20 15:42:01    206s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:42:01    206s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:42:01    206s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2589.4M, EPOCH TIME: 1734689521.573126
[12/20 15:42:01    206s] Fast DP-INIT is on for default
[12/20 15:42:01    206s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:42:01    206s] Atter site array init, number of instance map data is 0.
[12/20 15:42:01    206s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2589.4M, EPOCH TIME: 1734689521.574806
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:01    206s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2589.4M, EPOCH TIME: 1734689521.575982
[12/20 15:42:01    206s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2589.4M, EPOCH TIME: 1734689521.576002
[12/20 15:42:01    206s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2589.4M, EPOCH TIME: 1734689521.576015
[12/20 15:42:01    206s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2589.4MB).
[12/20 15:42:01    206s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2589.4M, EPOCH TIME: 1734689521.576713
[12/20 15:42:01    206s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:01    206s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:27 mem=2589.4M
[12/20 15:42:01    206s] ### Creating RouteCongInterface, started
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] #optDebug: {0, 1.000}
[12/20 15:42:01    206s] ### Creating RouteCongInterface, finished
[12/20 15:42:01    206s] ### Creating LA Mngr. totSessionCpu=0:03:27 mem=2589.4M
[12/20 15:42:01    206s] ### Creating LA Mngr, finished. totSessionCpu=0:03:27 mem=2589.4M
[12/20 15:42:01    206s] [GPS-DRV] Optimizer parameters ============================= 
[12/20 15:42:01    206s] [GPS-DRV] maxDensity (design): 0.95
[12/20 15:42:01    206s] [GPS-DRV] maxLocalDensity: 0.98
[12/20 15:42:01    206s] [GPS-DRV] All active and enabled setup views
[12/20 15:42:01    206s] [GPS-DRV]     my_analysis_view_setup
[12/20 15:42:01    206s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:42:01    206s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:42:01    206s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/20 15:42:01    206s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/20 15:42:01    206s] [GPS-DRV] timing-driven DRV settings
[12/20 15:42:01    206s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/20 15:42:01    206s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2623.8M, EPOCH TIME: 1734689521.679696
[12/20 15:42:01    206s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2623.8M, EPOCH TIME: 1734689521.679772
[12/20 15:42:01    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:42:01    206s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/20 15:42:01    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:42:01    206s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 15:42:01    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:42:01    206s] Info: violation cost 1.384875 (cap = 0.000000, tran = 1.384875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:42:01    206s] |    12|    12|   -46.80|    20|    28|    -3.40|    20|    28|     0|     0|   972.48|     0.00|       0|       0|       0|100.00%|          |         |
[12/20 15:42:01    206s] Info: violation cost 1.384875 (cap = 0.000000, tran = 1.384875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:42:01    206s] |    12|    12|   -46.80|    20|    28|    -3.40|    20|    28|     0|     0|   972.48|     0.00|       0|       0|       0|100.00%| 0:00:00.0|  2639.8M|
[12/20 15:42:01    206s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] ###############################################################################
[12/20 15:42:01    206s] #
[12/20 15:42:01    206s] #  Large fanout net report:  
[12/20 15:42:01    206s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 15:42:01    206s] #     - current density: 100.00
[12/20 15:42:01    206s] #
[12/20 15:42:01    206s] #  List of high fanout nets:
[12/20 15:42:01    206s] #
[12/20 15:42:01    206s] ###############################################################################
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] =======================================================================
[12/20 15:42:01    206s]                 Reasons for remaining drv violations
[12/20 15:42:01    206s] =======================================================================
[12/20 15:42:01    206s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] MultiBuffering failure reasons
[12/20 15:42:01    206s] ------------------------------------------------
[12/20 15:42:01    206s] *info:    20 net(s): Could not be fixed because it is multi driver net.
[12/20 15:42:01    206s] *info:     4 net(s): Could not be fixed because of exceeding max local density.
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2639.8M) ***
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15559, Stn-len 0
[12/20 15:42:01    206s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2620.7M, EPOCH TIME: 1734689521.698273
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2578.7M, EPOCH TIME: 1734689521.700679
[12/20 15:42:01    206s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:01    206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.16
[12/20 15:42:01    206s] *** DrvOpt #2 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:26.7/1:17:13.5 (0.0), mem = 2578.7M
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] =============================================================================================
[12/20 15:42:01    206s]  Step TAT Report : DrvOpt #2 / optDesign #2                                     21.15-s110_1
[12/20 15:42:01    206s] =============================================================================================
[12/20 15:42:01    206s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  26.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:42:01    206s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptEval                ]      2   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:01    206s] [ MISC                   ]          0:00:00.1  (  60.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:01    206s] ---------------------------------------------------------------------------------------------
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] End: GigaOpt postEco DRV Optimization
[12/20 15:42:01    206s] **INFO: Flow update: Design timing is met.
[12/20 15:42:01    206s] **INFO: Skipping refine place as no non-legal commits were detected
[12/20 15:42:01    206s] **INFO: Flow update: Design timing is met.
[12/20 15:42:01    206s] **INFO: Flow update: Design timing is met.
[12/20 15:42:01    206s] **INFO: Flow update: Design timing is met.
[12/20 15:42:01    206s] #optDebug: fT-D <X 1 0 0 0>
[12/20 15:42:01    206s] Register exp ratio and priority group on 0 nets on 114 nets : 
[12/20 15:42:01    206s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:42:01    206s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:42:01    206s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:42:01    206s] PreRoute RC Extraction called for design elevator.
[12/20 15:42:01    206s] RC Extraction called in multi-corner(1) mode.
[12/20 15:42:01    206s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:42:01    206s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:42:01    206s] RCMode: PreRoute
[12/20 15:42:01    206s]       RC Corner Indexes            0   
[12/20 15:42:01    206s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:42:01    206s] Resistance Scaling Factor    : 1.00000 
[12/20 15:42:01    206s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:42:01    206s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:42:01    206s] Shrink Factor                : 1.00000
[12/20 15:42:01    206s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s] Trim Metal Layers:
[12/20 15:42:01    206s] LayerId::1 widthSet size::1
[12/20 15:42:01    206s] LayerId::2 widthSet size::1
[12/20 15:42:01    206s] LayerId::3 widthSet size::1
[12/20 15:42:01    206s] LayerId::4 widthSet size::1
[12/20 15:42:01    206s] Updating RC grid for preRoute extraction ...
[12/20 15:42:01    206s] eee: pegSigSF::1.070000
[12/20 15:42:01    206s] Initializing multi-corner resistance tables ...
[12/20 15:42:01    206s] eee: l::1 avDens::0.112324 usedTrk::1125.127142 availTrk::10016.766417 sigTrk::1125.127142
[12/20 15:42:01    206s] eee: l::2 avDens::0.035757 usedTrk::195.174642 availTrk::5458.310384 sigTrk::195.174642
[12/20 15:42:01    206s] eee: l::3 avDens::0.018780 usedTrk::181.379018 availTrk::9658.153337 sigTrk::181.379018
[12/20 15:42:01    206s] eee: l::4 avDens::0.045887 usedTrk::448.051786 availTrk::9764.308548 sigTrk::448.051786
[12/20 15:42:01    206s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.433484 aWlH=0.000000 lMod=0 pMax=0.878400 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:42:01    206s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2552.980M)
[12/20 15:42:01    206s] Starting delay calculation for Setup views
[12/20 15:42:01    206s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:01    206s] #################################################################################
[12/20 15:42:01    206s] # Design Stage: PreRoute
[12/20 15:42:01    206s] # Design Name: elevator
[12/20 15:42:01    206s] # Design Mode: 90nm
[12/20 15:42:01    206s] # Analysis Mode: MMMC OCV 
[12/20 15:42:01    206s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:01    206s] # Signoff Settings: SI Off 
[12/20 15:42:01    206s] #################################################################################
[12/20 15:42:01    206s] Calculate early delays in OCV mode...
[12/20 15:42:01    206s] Calculate late delays in OCV mode...
[12/20 15:42:01    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 2551.0M, InitMEM = 2551.0M)
[12/20 15:42:01    206s] Start delay calculation (fullDC) (1 T). (MEM=2550.98)
[12/20 15:42:01    206s] End AAE Lib Interpolated Model. (MEM=2570.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:01    206s] Total number of fetched objects 201
[12/20 15:42:01    206s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:01    206s] End delay calculation. (MEM=2587.14 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:01    206s] End delay calculation (fullDC). (MEM=2587.14 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:01    206s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2587.1M) ***
[12/20 15:42:01    206s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:27 mem=2595.1M)
[12/20 15:42:01    206s] Reported timing to dir ./timingReports
[12/20 15:42:01    206s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2147.8M, totSessionCpu=0:03:27 **
[12/20 15:42:01    206s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2541.1M, EPOCH TIME: 1734689521.884450
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] 
[12/20 15:42:01    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:01    206s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2541.1M, EPOCH TIME: 1734689521.892609
[12/20 15:42:01    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:01    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:02    206s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2564.6M, EPOCH TIME: 1734689522.990420
[12/20 15:42:02    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:02    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:02    206s] 
[12/20 15:42:02    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:02    206s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2564.6M, EPOCH TIME: 1734689522.999225
[12/20 15:42:03    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    206s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2564.6M, EPOCH TIME: 1734689523.005516
[12/20 15:42:03    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    206s] 
[12/20 15:42:03    206s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:03    206s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2564.6M, EPOCH TIME: 1734689523.014248
[12/20 15:42:03    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    206s] **optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 2150.7M, totSessionCpu=0:03:27 **
[12/20 15:42:03    206s] 
[12/20 15:42:03    206s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:03    206s] Deleting Lib Analyzer.
[12/20 15:42:03    206s] 
[12/20 15:42:03    206s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:03    206s] *** Finished optDesign ***
[12/20 15:42:03    206s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:42:03    206s] Info: Destroy the CCOpt slew target map.
[12/20 15:42:03    206s] clean pInstBBox. size 0
[12/20 15:42:03    207s] All LLGs are deleted
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2556.6M, EPOCH TIME: 1734689523.049255
[12/20 15:42:03    207s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2556.6M, EPOCH TIME: 1734689523.049310
[12/20 15:42:03    207s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:42:03    207s] *** optDesign #2 [finish] : cpu/real = 0:00:04.1/0:00:05.2 (0.8), totSession cpu/real = 0:03:27.0/1:17:14.9 (0.0), mem = 2556.6M
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] =============================================================================================
[12/20 15:42:03    207s]  Final TAT Report : optDesign #2                                                21.15-s110_1
[12/20 15:42:03    207s] =============================================================================================
[12/20 15:42:03    207s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:03    207s] ---------------------------------------------------------------------------------------------
[12/20 15:42:03    207s] [ InitOpt                ]      1   0:00:01.4  (  25.9 % )     0:00:01.6 /  0:00:01.5    1.0
[12/20 15:42:03    207s] [ GlobalOpt              ]      1   0:00:00.8  (  14.6 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:42:03    207s] [ DrvOpt                 ]      2   0:00:00.3  (   5.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:42:03    207s] [ AreaOpt                ]      1   0:00:00.6  (  11.5 % )     0:00:00.7 /  0:00:00.7    1.0
[12/20 15:42:03    207s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:03    207s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.5 % )     0:00:01.3 /  0:00:00.3    0.2
[12/20 15:42:03    207s] [ DrvReport              ]      2   0:00:01.1  (  20.2 % )     0:00:01.1 /  0:00:00.0    0.0
[12/20 15:42:03    207s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:03    207s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:03    207s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:03    207s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:42:03    207s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:03    207s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:03    207s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:03    207s] [ RefinePlace            ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:03    207s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:03    207s] [ ExtractRC              ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:42:03    207s] [ TimingUpdate           ]     19   0:00:00.2  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:42:03    207s] [ FullDelayCalc          ]      4   0:00:00.3  (   4.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:42:03    207s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:42:03    207s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:42:03    207s] [ MISC                   ]          0:00:00.4  (   8.3 % )     0:00:00.4 /  0:00:00.5    1.1
[12/20 15:42:03    207s] ---------------------------------------------------------------------------------------------
[12/20 15:42:03    207s]  optDesign #2 TOTAL                 0:00:05.2  ( 100.0 % )     0:00:05.2 /  0:00:04.1    0.8
[12/20 15:42:03    207s] ---------------------------------------------------------------------------------------------
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] <CMD> optDesign -postCTS -hold
[12/20 15:42:03    207s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2100.1M, totSessionCpu=0:03:27 **
[12/20 15:42:03    207s] *** optDesign #3 [begin] : totSession cpu/real = 0:03:27.0/1:17:14.9 (0.0), mem = 2514.6M
[12/20 15:42:03    207s] Info: 1 threads available for lower-level modules during optimization.
[12/20 15:42:03    207s] GigaOpt running with 1 threads.
[12/20 15:42:03    207s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:27.0/1:17:14.9 (0.0), mem = 2514.6M
[12/20 15:42:03    207s] **INFO: User settings:
[12/20 15:42:03    207s] setExtractRCMode -basic                    true
[12/20 15:42:03    207s] setExtractRCMode -coupled                  true
[12/20 15:42:03    207s] setExtractRCMode -effortLevel              low
[12/20 15:42:03    207s] setExtractRCMode -engine                   preRoute
[12/20 15:42:03    207s] setExtractRCMode -extended                 false
[12/20 15:42:03    207s] setExtractRCMode -noCleanRCDB              true
[12/20 15:42:03    207s] setExtractRCMode -nrNetInMemory            100000
[12/20 15:42:03    207s] setUsefulSkewMode -ecoRoute                false
[12/20 15:42:03    207s] setDelayCalMode -enable_high_fanout        true
[12/20 15:42:03    207s] setDelayCalMode -engine                    aae
[12/20 15:42:03    207s] setDelayCalMode -ignoreNetLoad             false
[12/20 15:42:03    207s] setDelayCalMode -signOff                   true
[12/20 15:42:03    207s] setDelayCalMode -socv_accuracy_mode        low
[12/20 15:42:03    207s] setOptMode -activeSetupViews               { my_analysis_view_setup }
[12/20 15:42:03    207s] setOptMode -autoSetupViews                 { my_analysis_view_setup}
[12/20 15:42:03    207s] setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
[12/20 15:42:03    207s] setOptMode -autoViewOpt                    false
[12/20 15:42:03    207s] setOptMode -deleteInst                     true
[12/20 15:42:03    207s] setOptMode -drcMargin                      0
[12/20 15:42:03    207s] setOptMode -fixCap                         true
[12/20 15:42:03    207s] setOptMode -fixDrc                         true
[12/20 15:42:03    207s] setOptMode -fixFanoutLoad                  false
[12/20 15:42:03    207s] setOptMode -fixTran                        true
[12/20 15:42:03    207s] setOptMode -optimizeFF                     true
[12/20 15:42:03    207s] setOptMode -setupTargetSlack               0
[12/20 15:42:03    207s] setPlaceMode -place_design_floorplan_mode  false
[12/20 15:42:03    207s] setAnalysisMode -analysisType              onChipVariation
[12/20 15:42:03    207s] setAnalysisMode -checkType                 setup
[12/20 15:42:03    207s] setAnalysisMode -clkSrcPath                true
[12/20 15:42:03    207s] setAnalysisMode -clockPropagation          sdcControl
[12/20 15:42:03    207s] setAnalysisMode -cppr                      both
[12/20 15:42:03    207s] setAnalysisMode -skew                      true
[12/20 15:42:03    207s] setAnalysisMode -usefulSkew                true
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:03    207s] Summary for sequential cells identification: 
[12/20 15:42:03    207s]   Identified SBFF number: 114
[12/20 15:42:03    207s]   Identified MBFF number: 0
[12/20 15:42:03    207s]   Identified SB Latch number: 0
[12/20 15:42:03    207s]   Identified MB Latch number: 0
[12/20 15:42:03    207s]   Not identified SBFF number: 6
[12/20 15:42:03    207s]   Not identified MBFF number: 0
[12/20 15:42:03    207s]   Not identified SB Latch number: 0
[12/20 15:42:03    207s]   Not identified MB Latch number: 0
[12/20 15:42:03    207s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:03    207s]  Visiting view : my_analysis_view_setup
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:03    207s]  Visiting view : my_analysis_view_hold
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:03    207s] TLC MultiMap info (StdDelay):
[12/20 15:42:03    207s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:03    207s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:03    207s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:03    207s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:03    207s]  Setting StdDelay to: 50.6ps
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:03    207s] Need call spDPlaceInit before registerPrioInstLoc.
[12/20 15:42:03    207s] OPERPROF: Starting DPlace-Init at level 1, MEM:2516.6M, EPOCH TIME: 1734689523.071162
[12/20 15:42:03    207s] Processing tracks to init pin-track alignment.
[12/20 15:42:03    207s] z: 2, totalTracks: 1
[12/20 15:42:03    207s] z: 4, totalTracks: 1
[12/20 15:42:03    207s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:03    207s] All LLGs are deleted
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2516.6M, EPOCH TIME: 1734689523.074444
[12/20 15:42:03    207s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2516.6M, EPOCH TIME: 1734689523.074658
[12/20 15:42:03    207s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2516.6M, EPOCH TIME: 1734689523.075632
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2516.6M, EPOCH TIME: 1734689523.075818
[12/20 15:42:03    207s] Max number of tech site patterns supported in site array is 256.
[12/20 15:42:03    207s] Core basic site is CoreSite
[12/20 15:42:03    207s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2516.6M, EPOCH TIME: 1734689523.082239
[12/20 15:42:03    207s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:42:03    207s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:42:03    207s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2516.6M, EPOCH TIME: 1734689523.082912
[12/20 15:42:03    207s] Fast DP-INIT is on for default
[12/20 15:42:03    207s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:42:03    207s] Atter site array init, number of instance map data is 0.
[12/20 15:42:03    207s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2516.6M, EPOCH TIME: 1734689523.084726
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:03    207s] OPERPROF:     Starting CMU at level 3, MEM:2516.6M, EPOCH TIME: 1734689523.085490
[12/20 15:42:03    207s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2516.6M, EPOCH TIME: 1734689523.086027
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:42:03    207s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2516.6M, EPOCH TIME: 1734689523.086561
[12/20 15:42:03    207s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2516.6M, EPOCH TIME: 1734689523.086577
[12/20 15:42:03    207s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2516.6M, EPOCH TIME: 1734689523.086591
[12/20 15:42:03    207s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2516.6MB).
[12/20 15:42:03    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2516.6M, EPOCH TIME: 1734689523.088162
[12/20 15:42:03    207s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2516.6M, EPOCH TIME: 1734689523.088219
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2514.6M, EPOCH TIME: 1734689523.089698
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] Creating Lib Analyzer ...
[12/20 15:42:03    207s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:03    207s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:03    207s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:28 mem=2536.6M
[12/20 15:42:03    207s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:28 mem=2536.6M
[12/20 15:42:03    207s] Creating Lib Analyzer, finished. 
[12/20 15:42:03    207s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2106.1M, totSessionCpu=0:03:28 **
[12/20 15:42:03    207s] *** optDesign -postCTS ***
[12/20 15:42:03    207s] DRC Margin: user margin 0.0
[12/20 15:42:03    207s] Hold Target Slack: user slack 0
[12/20 15:42:03    207s] Setup Target Slack: user slack 0;
[12/20 15:42:03    207s] setUsefulSkewMode -ecoRoute false
[12/20 15:42:03    207s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2536.6M, EPOCH TIME: 1734689523.627278
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:03    207s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2536.6M, EPOCH TIME: 1734689523.635576
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:03    207s] Deleting Lib Analyzer.
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:03    207s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:03    207s] Summary for sequential cells identification: 
[12/20 15:42:03    207s]   Identified SBFF number: 114
[12/20 15:42:03    207s]   Identified MBFF number: 0
[12/20 15:42:03    207s]   Identified SB Latch number: 0
[12/20 15:42:03    207s]   Identified MB Latch number: 0
[12/20 15:42:03    207s]   Not identified SBFF number: 6
[12/20 15:42:03    207s]   Not identified MBFF number: 0
[12/20 15:42:03    207s]   Not identified SB Latch number: 0
[12/20 15:42:03    207s]   Not identified MB Latch number: 0
[12/20 15:42:03    207s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:03    207s]  Visiting view : my_analysis_view_setup
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:03    207s]  Visiting view : my_analysis_view_hold
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:03    207s] TLC MultiMap info (StdDelay):
[12/20 15:42:03    207s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:03    207s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:03    207s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:03    207s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:03    207s]  Setting StdDelay to: 50.6ps
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:03    207s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2536.6M, EPOCH TIME: 1734689523.647182
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] All LLGs are deleted
[12/20 15:42:03    207s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:03    207s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2536.6M, EPOCH TIME: 1734689523.647227
[12/20 15:42:03    207s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2536.6M, EPOCH TIME: 1734689523.647244
[12/20 15:42:03    207s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2530.6M, EPOCH TIME: 1734689523.647455
[12/20 15:42:03    207s] Start to check current routing status for nets...
[12/20 15:42:03    207s] All nets are already routed correctly.
[12/20 15:42:03    207s] End to check current routing status for nets (mem=2530.6M)
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] Creating Lib Analyzer ...
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:03    207s] Summary for sequential cells identification: 
[12/20 15:42:03    207s]   Identified SBFF number: 114
[12/20 15:42:03    207s]   Identified MBFF number: 0
[12/20 15:42:03    207s]   Identified SB Latch number: 0
[12/20 15:42:03    207s]   Identified MB Latch number: 0
[12/20 15:42:03    207s]   Not identified SBFF number: 6
[12/20 15:42:03    207s]   Not identified MBFF number: 0
[12/20 15:42:03    207s]   Not identified SB Latch number: 0
[12/20 15:42:03    207s]   Not identified MB Latch number: 0
[12/20 15:42:03    207s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:03    207s]  Visiting view : my_analysis_view_setup
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:03    207s]  Visiting view : my_analysis_view_hold
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:03    207s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:03    207s] TLC MultiMap info (StdDelay):
[12/20 15:42:03    207s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:03    207s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:03    207s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:03    207s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:03    207s]  Setting StdDelay to: 50.6ps
[12/20 15:42:03    207s] 
[12/20 15:42:03    207s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:03    207s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:03    207s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:03    207s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:03    207s] 
[12/20 15:42:04    208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:28 mem=2536.6M
[12/20 15:42:04    208s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:28 mem=2536.6M
[12/20 15:42:04    208s] Creating Lib Analyzer, finished. 
[12/20 15:42:04    208s] #optDebug: Start CG creation (mem=2565.2M)
[12/20 15:42:04    208s]  ...initializing CG  maxDriveDist 3987.607000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 398.760000 
[12/20 15:42:04    208s] (cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s]  ...processing cgPrt (cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s]  ...processing cgEgp (cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s]  ...processing cgPbk (cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s]  ...processing cgNrb(cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s]  ...processing cgObs (cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s]  ...processing cgCon (cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s]  ...processing cgPdm (cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2640.2M)
[12/20 15:42:04    208s] Compute RC Scale Done ...
[12/20 15:42:04    208s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:28.2/1:17:16.1 (0.0), mem = 2630.7M
[12/20 15:42:04    208s] 
[12/20 15:42:04    208s] =============================================================================================
[12/20 15:42:04    208s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.15-s110_1
[12/20 15:42:04    208s] =============================================================================================
[12/20 15:42:04    208s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:04    208s] ---------------------------------------------------------------------------------------------
[12/20 15:42:04    208s] [ CellServerInit         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:42:04    208s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  86.1 % )     0:00:01.0 /  0:00:01.0    1.0
[12/20 15:42:04    208s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:04    208s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:04    208s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:04    208s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:04    208s] ---------------------------------------------------------------------------------------------
[12/20 15:42:04    208s]  InitOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/20 15:42:04    208s] ---------------------------------------------------------------------------------------------
[12/20 15:42:04    208s] 
[12/20 15:42:04    208s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:04    208s] ### Creating PhyDesignMc. totSessionCpu=0:03:28 mem=2630.7M
[12/20 15:42:04    208s] OPERPROF: Starting DPlace-Init at level 1, MEM:2630.7M, EPOCH TIME: 1734689524.269451
[12/20 15:42:04    208s] Processing tracks to init pin-track alignment.
[12/20 15:42:04    208s] z: 2, totalTracks: 1
[12/20 15:42:04    208s] z: 4, totalTracks: 1
[12/20 15:42:04    208s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:04    208s] All LLGs are deleted
[12/20 15:42:04    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:04    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:04    208s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2630.7M, EPOCH TIME: 1734689524.272738
[12/20 15:42:04    208s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2630.7M, EPOCH TIME: 1734689524.272945
[12/20 15:42:04    208s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2630.7M, EPOCH TIME: 1734689524.273882
[12/20 15:42:04    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:04    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:04    208s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2630.7M, EPOCH TIME: 1734689524.274076
[12/20 15:42:04    208s] Max number of tech site patterns supported in site array is 256.
[12/20 15:42:04    208s] Core basic site is CoreSite
[12/20 15:42:04    208s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2630.7M, EPOCH TIME: 1734689524.280185
[12/20 15:42:04    208s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:42:04    208s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:42:04    208s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2630.7M, EPOCH TIME: 1734689524.280860
[12/20 15:42:04    208s] Fast DP-INIT is on for default
[12/20 15:42:04    208s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:42:04    208s] Atter site array init, number of instance map data is 0.
[12/20 15:42:04    208s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2630.7M, EPOCH TIME: 1734689524.282540
[12/20 15:42:04    208s] 
[12/20 15:42:04    208s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:04    208s] 
[12/20 15:42:04    208s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:04    208s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2630.7M, EPOCH TIME: 1734689524.283720
[12/20 15:42:04    208s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2630.7M, EPOCH TIME: 1734689524.283739
[12/20 15:42:04    208s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2630.7M, EPOCH TIME: 1734689524.283752
[12/20 15:42:04    208s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2630.7MB).
[12/20 15:42:04    208s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2630.7M, EPOCH TIME: 1734689524.284433
[12/20 15:42:04    208s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:04    208s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:28 mem=2630.7M
[12/20 15:42:04    208s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2630.7M, EPOCH TIME: 1734689524.289497
[12/20 15:42:04    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:04    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:04    208s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:04    208s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:04    208s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2573.7M, EPOCH TIME: 1734689524.290952
[12/20 15:42:04    208s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:04    208s] GigaOpt Hold Optimizer is used
[12/20 15:42:04    208s] Deleting Lib Analyzer.
[12/20 15:42:04    208s] End AAE Lib Interpolated Model. (MEM=2573.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:04    208s] 
[12/20 15:42:04    208s] Creating Lib Analyzer ...
[12/20 15:42:04    208s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:04    208s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:04    208s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:04    208s] 
[12/20 15:42:04    208s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:29 mem=2573.7M
[12/20 15:42:04    208s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:29 mem=2573.7M
[12/20 15:42:04    208s] Creating Lib Analyzer, finished. 
[12/20 15:42:04    208s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:29 mem=2573.7M ***
[12/20 15:42:04    208s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:28.8/1:17:16.7 (0.0), mem = 2573.7M
[12/20 15:42:04    208s] Effort level <high> specified for reg2reg path_group
[12/20 15:42:04    208s] Saving timing graph ...
[12/20 15:42:04    208s] Done save timing graph
[12/20 15:42:04    208s] 
[12/20 15:42:04    208s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:04    208s] Deleting Lib Analyzer.
[12/20 15:42:04    208s] 
[12/20 15:42:04    208s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:04    208s] Starting delay calculation for Hold views
[12/20 15:42:05    208s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:05    208s] #################################################################################
[12/20 15:42:05    208s] # Design Stage: PreRoute
[12/20 15:42:05    208s] # Design Name: elevator
[12/20 15:42:05    208s] # Design Mode: 90nm
[12/20 15:42:05    208s] # Analysis Mode: MMMC OCV 
[12/20 15:42:05    208s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:05    208s] # Signoff Settings: SI Off 
[12/20 15:42:05    208s] #################################################################################
[12/20 15:42:05    208s] Calculate late delays in OCV mode...
[12/20 15:42:05    208s] Calculate early delays in OCV mode...
[12/20 15:42:05    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 2586.5M, InitMEM = 2586.5M)
[12/20 15:42:05    208s] Start delay calculation (fullDC) (1 T). (MEM=2586.47)
[12/20 15:42:05    208s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:42:05    208s] End AAE Lib Interpolated Model. (MEM=2606.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:05    208s] Total number of fetched objects 201
[12/20 15:42:05    209s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:05    209s] End delay calculation. (MEM=2594.02 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:05    209s] End delay calculation (fullDC). (MEM=2594.02 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:05    209s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2594.0M) ***
[12/20 15:42:05    209s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:03:29 mem=2602.0M)
[12/20 15:42:05    209s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:03:29 mem=2602.0M ***
[12/20 15:42:05    209s] Done building hold timer [103 node(s), 132 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:03:29 mem=2617.3M ***
[12/20 15:42:05    209s] Restoring timing graph ...
[12/20 15:42:10    209s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/20 15:42:10    209s] Done restore timing graph
[12/20 15:42:10    209s] Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:06.0 totSessionCpu=0:03:29 mem=2609.3M ***
[12/20 15:42:10    209s] *info: category slack lower bound [L 0.0] default
[12/20 15:42:10    209s] *info: category slack lower bound [H 0.0] reg2reg 
[12/20 15:42:10    209s] --------------------------------------------------- 
[12/20 15:42:10    209s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/20 15:42:10    209s] --------------------------------------------------- 
[12/20 15:42:10    209s]          WNS    reg2regWNS
[12/20 15:42:10    209s]   972.481 ns    972.481 ns
[12/20 15:42:10    209s] --------------------------------------------------- 
[12/20 15:42:10    209s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:10    209s] Summary for sequential cells identification: 
[12/20 15:42:10    209s]   Identified SBFF number: 114
[12/20 15:42:10    209s]   Identified MBFF number: 0
[12/20 15:42:10    209s]   Identified SB Latch number: 0
[12/20 15:42:10    209s]   Identified MB Latch number: 0
[12/20 15:42:10    209s]   Not identified SBFF number: 6
[12/20 15:42:10    209s]   Not identified MBFF number: 0
[12/20 15:42:10    209s]   Not identified SB Latch number: 0
[12/20 15:42:10    209s]   Not identified MB Latch number: 0
[12/20 15:42:10    209s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:10    209s]  Visiting view : my_analysis_view_setup
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:10    209s]  Visiting view : my_analysis_view_hold
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:10    209s] TLC MultiMap info (StdDelay):
[12/20 15:42:10    209s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:10    209s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:10    209s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:10    209s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:10    209s]  Setting StdDelay to: 50.6ps
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] Creating Lib Analyzer ...
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:10    209s] Summary for sequential cells identification: 
[12/20 15:42:10    209s]   Identified SBFF number: 114
[12/20 15:42:10    209s]   Identified MBFF number: 0
[12/20 15:42:10    209s]   Identified SB Latch number: 0
[12/20 15:42:10    209s]   Identified MB Latch number: 0
[12/20 15:42:10    209s]   Not identified SBFF number: 6
[12/20 15:42:10    209s]   Not identified MBFF number: 0
[12/20 15:42:10    209s]   Not identified SB Latch number: 0
[12/20 15:42:10    209s]   Not identified MB Latch number: 0
[12/20 15:42:10    209s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:10    209s]  Visiting view : my_analysis_view_setup
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:10    209s]  Visiting view : my_analysis_view_hold
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:10    209s] TLC MultiMap info (StdDelay):
[12/20 15:42:10    209s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:10    209s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:10    209s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:10    209s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:10    209s]  Setting StdDelay to: 50.6ps
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:10    209s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:10    209s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:10    209s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:30 mem=2633.3M
[12/20 15:42:10    209s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:30 mem=2633.3M
[12/20 15:42:10    209s] Creating Lib Analyzer, finished. 
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] *Info: minBufDelay = 116.6 ps, libStdDelay = 50.6 ps, minBufSize = 12544000 (4.0)
[12/20 15:42:10    209s] *Info: worst delay setup view: my_analysis_view_setup
[12/20 15:42:10    209s] Footprint list for hold buffering (delay unit: ps)
[12/20 15:42:10    209s] =================================================================
[12/20 15:42:10    209s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[12/20 15:42:10    209s] ------------------------------------------------------------------
[12/20 15:42:10    209s] *Info:       55.7       2.34     40.05    4.0  37.93 buffd1 (I,Z)
[12/20 15:42:10    209s] *Info:       54.4       2.19     16.80    5.0  13.39 buffd3 (I,Z)
[12/20 15:42:10    209s] *Info:       60.1       2.48     35.01    5.0  34.44 bufbd1 (I,Z)
[12/20 15:42:10    209s] *Info:       63.6       2.16     19.61    6.0  17.13 buffd2 (I,Z)
[12/20 15:42:10    209s] *Info:       62.7       2.34     19.89    6.0  17.39 bufbd2 (I,Z)
[12/20 15:42:10    209s] *Info:       67.8       2.35     15.68    7.0   9.11 bufbd4 (I,Z)
[12/20 15:42:10    209s] *Info:       58.5       2.27     12.88    7.0  11.32 bufbd3 (I,Z)
[12/20 15:42:10    209s] *Info:       64.5       2.14     14.56    8.0   8.58 buffd4 (I,Z)
[12/20 15:42:10    209s] *Info:      283.8       2.14     60.22    8.0  56.37 dl01d1 (I,Z)
[12/20 15:42:10    209s] *Info:      275.2       2.06     31.93    9.0  19.38 dl01d2 (I,Z)
[12/20 15:42:10    209s] *Info:      581.1       2.18     70.58    9.0  59.47 dl02d1 (I,Z)
[12/20 15:42:10    209s] *Info:       54.1       2.16      8.96   10.0   5.44 buffd7 (I,Z)
[12/20 15:42:10    209s] *Info:      548.3       2.12     36.97   10.0  20.56 dl02d2 (I,Z)
[12/20 15:42:10    209s] *Info:     1202.3       2.16     85.98   10.0  64.00 dl03d1 (I,Z)
[12/20 15:42:10    209s] *Info:      272.2       2.23     22.69   11.0   9.35 dl01d4 (I,Z)
[12/20 15:42:10    209s] *Info:      553.6       2.00     29.69   11.0  11.10 dl02d4 (I,Z)
[12/20 15:42:10    209s] *Info:       55.3       2.18      6.16   13.0   3.86 buffda (I,Z)
[12/20 15:42:10    209s] *Info:     2554.2       2.12    106.99   13.0  75.57 dl04d1 (I,Z)
[12/20 15:42:10    209s] *Info:       61.9       2.27      8.40   14.0   5.37 bufbd7 (I,Z)
[12/20 15:42:10    209s] *Info:     1161.8       2.19     26.05   14.0  17.23 dl03d2 (I,Z)
[12/20 15:42:10    209s] *Info:     1130.2       2.22     21.85   16.0   9.08 dl03d4 (I,Z)
[12/20 15:42:10    209s] *Info:       72.8       2.27      5.88   17.0   3.42 bufbda (I,Z)
[12/20 15:42:10    209s] *Info:     2364.6       2.17     28.01   17.0  17.92 dl04d2 (I,Z)
[12/20 15:42:10    209s] *Info:     2406.9       2.17     24.93   18.0  10.01 dl04d4 (I,Z)
[12/20 15:42:10    209s] *Info:       91.0       2.27      4.76   19.0   2.36 bufbdf (I,Z)
[12/20 15:42:10    209s] *Info:      107.8       2.24      3.92   24.0   1.79 bufbdk (I,Z)
[12/20 15:42:10    209s] =================================================================
[12/20 15:42:10    209s] Hold Timer stdDelay = 24.5ps
[12/20 15:42:10    209s]  Visiting view : my_analysis_view_hold
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:10    209s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:10    209s] Hold Timer stdDelay = 24.5ps (my_analysis_view_hold)
[12/20 15:42:10    209s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2633.3M, EPOCH TIME: 1734689530.892966
[12/20 15:42:10    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:10    209s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2633.3M, EPOCH TIME: 1734689530.901329
[12/20 15:42:10    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup
Hold views included:
 my_analysis_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  0.000  |
|           TNS (ns):| -1.377  | -1.377  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2652.4M, EPOCH TIME: 1734689530.910634
[12/20 15:42:10    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:10    209s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2652.4M, EPOCH TIME: 1734689530.919441
[12/20 15:42:10    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:07, mem = 2160.7M, totSessionCpu=0:03:30 **
[12/20 15:42:10    209s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.1/0:00:06.1 (0.2), totSession cpu/real = 0:03:29.8/1:17:22.8 (0.0), mem = 2578.4M
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] =============================================================================================
[12/20 15:42:10    209s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.15-s110_1
[12/20 15:42:10    209s] =============================================================================================
[12/20 15:42:10    209s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:10    209s] ---------------------------------------------------------------------------------------------
[12/20 15:42:10    209s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:42:10    209s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   8.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:10    209s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:10    209s] [ TimingUpdate           ]      9   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:10    209s] [ FullDelayCalc          ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[12/20 15:42:10    209s] [ TimingReport           ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.2
[12/20 15:42:10    209s] [ SaveTimingGraph        ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:10    209s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:10    209s] [ MISC                   ]          0:00:05.2  (  85.9 % )     0:00:05.2 /  0:00:00.2    0.0
[12/20 15:42:10    209s] ---------------------------------------------------------------------------------------------
[12/20 15:42:10    209s]  BuildHoldData #1 TOTAL             0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:01.1    0.2
[12/20 15:42:10    209s] ---------------------------------------------------------------------------------------------
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:29.8/1:17:22.8 (0.0), mem = 2578.4M
[12/20 15:42:10    209s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.17
[12/20 15:42:10    209s] {MMLU 0 0 114}
[12/20 15:42:10    209s] ### Creating LA Mngr. totSessionCpu=0:03:30 mem=2578.4M
[12/20 15:42:10    209s] ### Creating LA Mngr, finished. totSessionCpu=0:03:30 mem=2578.4M
[12/20 15:42:10    209s] HoldSingleBuffer minRootGain=0.000
[12/20 15:42:10    209s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 5600 dbu)
[12/20 15:42:10    209s] HoldSingleBuffer minRootGain=0.000
[12/20 15:42:10    209s] HoldSingleBuffer minRootGain=0.000
[12/20 15:42:10    209s] HoldSingleBuffer minRootGain=0.000
[12/20 15:42:10    209s] *info: Run optDesign holdfix with 1 thread.
[12/20 15:42:10    209s] Info: 21 io nets excluded
[12/20 15:42:10    209s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:10    209s] --------------------------------------------------- 
[12/20 15:42:10    209s]    Hold Timing Summary  - Initial 
[12/20 15:42:10    209s] --------------------------------------------------- 
[12/20 15:42:10    209s]  Target slack:       0.0000 ns
[12/20 15:42:10    209s]  View: my_analysis_view_hold 
[12/20 15:42:10    209s]    WNS:      -0.2613
[12/20 15:42:10    209s]    TNS:      -1.3772
[12/20 15:42:10    209s]    VP :            9
[12/20 15:42:10    209s]    Worst hold path end point: door_timer_reg[0]/D 
[12/20 15:42:10    209s] --------------------------------------------------- 
[12/20 15:42:10    209s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:10    209s] ### Creating PhyDesignMc. totSessionCpu=0:03:30 mem=2636.6M
[12/20 15:42:10    209s] OPERPROF: Starting DPlace-Init at level 1, MEM:2636.6M, EPOCH TIME: 1734689530.953649
[12/20 15:42:10    209s] Processing tracks to init pin-track alignment.
[12/20 15:42:10    209s] z: 2, totalTracks: 1
[12/20 15:42:10    209s] z: 4, totalTracks: 1
[12/20 15:42:10    209s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:10    209s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2636.6M, EPOCH TIME: 1734689530.957854
[12/20 15:42:10    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:10    209s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2636.6M, EPOCH TIME: 1734689530.966033
[12/20 15:42:10    209s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2636.6M, EPOCH TIME: 1734689530.966069
[12/20 15:42:10    209s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2636.6M, EPOCH TIME: 1734689530.966091
[12/20 15:42:10    209s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2636.6MB).
[12/20 15:42:10    209s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2636.6M, EPOCH TIME: 1734689530.966762
[12/20 15:42:10    209s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:10    209s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:30 mem=2638.6M
[12/20 15:42:10    209s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2638.6M, EPOCH TIME: 1734689530.989152
[12/20 15:42:10    209s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2638.6M, EPOCH TIME: 1734689530.989223
[12/20 15:42:10    209s] 
[12/20 15:42:10    209s] *** Starting Core Fixing (fixHold) cpu=0:00:01.1 real=0:00:06.0 totSessionCpu=0:03:30 mem=2638.6M density=100.000% ***
[12/20 15:42:10    209s] Optimizer Target Slack 0.000 StdDelay is 0.02450  
[12/20 15:42:10    209s] ### Creating RouteCongInterface, started
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] #optDebug: {0, 0.900}
[12/20 15:42:11    209s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
[12/20 15:42:11    209s] *info: Hold Batch Commit is enabled
[12/20 15:42:11    209s] *info: Levelized Batch Commit is enabled
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] Phase I ......
[12/20 15:42:11    209s] Executing transform: ECO Safe Resize
[12/20 15:42:11    209s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:11    209s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/20 15:42:11    209s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:11    209s] Worst hold path end point:
[12/20 15:42:11    209s]   door_timer_reg[0]/D
[12/20 15:42:11    209s]     net: n_67 (nrTerm=2)
[12/20 15:42:11    209s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[12/20 15:42:11    209s] |   0|  -0.261|    -1.38|       9|          0|       0(     0)|  100.00%|   0:00:00.0|  2648.6M|
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] Capturing REF for hold ...
[12/20 15:42:11    209s]    Hold Timing Snapshot: (REF)
[12/20 15:42:11    209s]              All PG WNS: -0.261
[12/20 15:42:11    209s]              All PG TNS: -1.377
[12/20 15:42:11    209s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:11    209s] Executing transform: AddBuffer + LegalResize
[12/20 15:42:11    209s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:11    209s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/20 15:42:11    209s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:11    209s] Worst hold path end point:
[12/20 15:42:11    209s]   door_timer_reg[0]/D
[12/20 15:42:11    209s]     net: n_67 (nrTerm=2)
[12/20 15:42:11    209s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[12/20 15:42:11    209s] |   0|  -0.261|    -1.38|       9|          0|       0(     0)|  100.00%|   0:00:00.0|  2648.6M|
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] Capturing REF for hold ...
[12/20 15:42:11    209s]    Hold Timing Snapshot: (REF)
[12/20 15:42:11    209s]              All PG WNS: -0.261
[12/20 15:42:11    209s]              All PG TNS: -1.377
[12/20 15:42:11    209s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:11    209s] --------------------------------------------------- 
[12/20 15:42:11    209s]    Hold Timing Summary  - Phase I 
[12/20 15:42:11    209s] --------------------------------------------------- 
[12/20 15:42:11    209s]  Target slack:       0.0000 ns
[12/20 15:42:11    209s]  View: my_analysis_view_hold 
[12/20 15:42:11    209s]    WNS:      -0.2613
[12/20 15:42:11    209s]    TNS:      -1.3772
[12/20 15:42:11    209s]    VP :            9
[12/20 15:42:11    209s]    Worst hold path end point: door_timer_reg[0]/D 
[12/20 15:42:11    209s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] =======================================================================
[12/20 15:42:11    209s]                 Reasons for remaining hold violations
[12/20 15:42:11    209s] =======================================================================
[12/20 15:42:11    209s] *info: Total 31 net(s) have violated hold timing slacks.
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] Buffering failure reasons
[12/20 15:42:11    209s] ------------------------------------------------
[12/20 15:42:11    209s] *info:    31 net(s): Could not be fixed because of internal reason: UnknownReason.
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] Resizing failure reasons
[12/20 15:42:11    209s] ------------------------------------------------
[12/20 15:42:11    209s] *info:    31 net(s): Could not be fixed because of internal reason: UnknownReason.
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] *** Finished Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:07.0 totSessionCpu=0:03:30 mem=2648.6M density=100.000% ***
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.2 real=0:00:07.0 totSessionCpu=0:03:30 mem=2648.6M density=100.000%) ***
[12/20 15:42:11    209s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.17
[12/20 15:42:11    209s] **INFO: total 26 insts, 31 nets marked don't touch
[12/20 15:42:11    209s] **INFO: total 26 insts, 31 nets marked don't touch DB property
[12/20 15:42:11    209s] **INFO: total 26 insts, 31 nets unmarked don't touch

[12/20 15:42:11    209s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2629.5M, EPOCH TIME: 1734689531.014793
[12/20 15:42:11    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:42:11    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:11    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:11    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:11    209s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2581.5M, EPOCH TIME: 1734689531.016810
[12/20 15:42:11    209s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:11    209s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:03:29.9/1:17:22.9 (0.0), mem = 2581.5M
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] =============================================================================================
[12/20 15:42:11    209s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    21.15-s110_1
[12/20 15:42:11    209s] =============================================================================================
[12/20 15:42:11    209s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:11    209s] ---------------------------------------------------------------------------------------------
[12/20 15:42:11    209s] [ OptSummaryReport       ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:42:11    209s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  38.3 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:42:11    209s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   8.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ OptimizationStep       ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ HoldCollectNode        ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ HoldSortNodeList       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ HoldBottleneckCount    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ HoldTimerCalcSummary   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ TimingReport           ]      2   0:00:00.0  (  11.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:11    209s] [ MISC                   ]          0:00:00.0  (  35.2 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:42:11    209s] ---------------------------------------------------------------------------------------------
[12/20 15:42:11    209s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:11    209s] ---------------------------------------------------------------------------------------------
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s] Reported timing to dir ./timingReports
[12/20 15:42:11    209s] **optDesign ... cpu = 0:00:03, real = 0:00:08, mem = 2166.3M, totSessionCpu=0:03:30 **
[12/20 15:42:11    209s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2581.5M, EPOCH TIME: 1734689531.022836
[12/20 15:42:11    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:11    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:11    209s] 
[12/20 15:42:11    209s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:11    209s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2581.5M, EPOCH TIME: 1734689531.031185
[12/20 15:42:11    209s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:11    209s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:11    209s] Saving timing graph ...
[12/20 15:42:11    210s] Done save timing graph
[12/20 15:42:11    210s] 
[12/20 15:42:11    210s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:11    210s] 
[12/20 15:42:11    210s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:11    210s] Starting delay calculation for Hold views
[12/20 15:42:11    210s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:11    210s] #################################################################################
[12/20 15:42:11    210s] # Design Stage: PreRoute
[12/20 15:42:11    210s] # Design Name: elevator
[12/20 15:42:11    210s] # Design Mode: 90nm
[12/20 15:42:11    210s] # Analysis Mode: MMMC OCV 
[12/20 15:42:11    210s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:11    210s] # Signoff Settings: SI Off 
[12/20 15:42:11    210s] #################################################################################
[12/20 15:42:11    210s] Calculate late delays in OCV mode...
[12/20 15:42:11    210s] Calculate early delays in OCV mode...
[12/20 15:42:11    210s] Topological Sorting (REAL = 0:00:00.0, MEM = 2584.3M, InitMEM = 2584.3M)
[12/20 15:42:11    210s] Start delay calculation (fullDC) (1 T). (MEM=2584.32)
[12/20 15:42:11    210s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:42:11    210s] End AAE Lib Interpolated Model. (MEM=2604.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:11    210s] Total number of fetched objects 201
[12/20 15:42:11    210s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:11    210s] End delay calculation. (MEM=2591.87 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:11    210s] End delay calculation (fullDC). (MEM=2591.87 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:11    210s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2591.9M) ***
[12/20 15:42:11    210s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:30 mem=2599.9M)
[12/20 15:42:11    210s] Restoring timing graph ...
[12/20 15:42:11    210s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/20 15:42:11    210s] Done restore timing graph
[12/20 15:42:12    210s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 
Hold views included:
 my_analysis_view_hold 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  0.000  |
|           TNS (ns):| -1.377  | -1.377  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:42:12    210s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2601.4M, EPOCH TIME: 1734689532.504647
[12/20 15:42:12    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] 
[12/20 15:42:12    210s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:12    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2601.4M, EPOCH TIME: 1734689532.513781
[12/20 15:42:12    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2601.4M, EPOCH TIME: 1734689532.520704
[12/20 15:42:12    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] 
[12/20 15:42:12    210s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:12    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2601.4M, EPOCH TIME: 1734689532.530192
[12/20 15:42:12    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2601.4M, EPOCH TIME: 1734689532.536513
[12/20 15:42:12    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] 
[12/20 15:42:12    210s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:12    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2601.4M, EPOCH TIME: 1734689532.545176
[12/20 15:42:12    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] *** Final Summary (holdfix) CPU=0:00:00.6, REAL=0:00:01.0, MEM=2601.4M
[12/20 15:42:12    210s] **optDesign ... cpu = 0:00:04, real = 0:00:09, mem = 2200.0M, totSessionCpu=0:03:31 **
[12/20 15:42:12    210s] *** Finished optDesign ***
[12/20 15:42:12    210s] Info: Destroy the CCOpt slew target map.
[12/20 15:42:12    210s] clean pInstBBox. size 0
[12/20 15:42:12    210s] All LLGs are deleted
[12/20 15:42:12    210s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:12    210s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2593.4M, EPOCH TIME: 1734689532.583169
[12/20 15:42:12    210s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2593.4M, EPOCH TIME: 1734689532.583227
[12/20 15:42:12    210s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:42:12    210s] *** optDesign #3 [finish] : cpu/real = 0:00:03.5/0:00:09.5 (0.4), totSession cpu/real = 0:03:30.6/1:17:24.4 (0.0), mem = 2593.4M
[12/20 15:42:12    210s] 
[12/20 15:42:12    210s] =============================================================================================
[12/20 15:42:12    210s]  Final TAT Report : optDesign #3                                                21.15-s110_1
[12/20 15:42:12    210s] =============================================================================================
[12/20 15:42:12    210s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:12    210s] ---------------------------------------------------------------------------------------------
[12/20 15:42:12    210s] [ InitOpt                ]      1   0:00:01.2  (  12.8 % )     0:00:01.2 /  0:00:01.2    1.0
[12/20 15:42:12    210s] [ HoldOpt                ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:12    210s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:12    210s] [ BuildHoldData          ]      1   0:00:05.9  (  62.1 % )     0:00:06.1 /  0:00:01.1    0.2
[12/20 15:42:12    210s] [ OptSummaryReport       ]      4   0:00:00.4  (   4.6 % )     0:00:01.6 /  0:00:00.6    0.4
[12/20 15:42:12    210s] [ DrvReport              ]      2   0:00:01.0  (  10.0 % )     0:00:01.0 /  0:00:00.0    0.0
[12/20 15:42:12    210s] [ LibAnalyzerInit        ]      1   0:00:00.5  (   5.5 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:12    210s] [ TimingUpdate           ]     18   0:00:00.1  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:42:12    210s] [ FullDelayCalc          ]      4   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:12    210s] [ TimingReport           ]      6   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:12    210s] [ GenerateReports        ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:42:12    210s] [ MISC                   ]          0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.8
[12/20 15:42:12    210s] ---------------------------------------------------------------------------------------------
[12/20 15:42:12    210s]  optDesign #3 TOTAL                 0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:03.5    0.4
[12/20 15:42:12    210s] ---------------------------------------------------------------------------------------------
[12/20 15:42:12    210s] 
[12/20 15:42:34    211s] <CMD> setOptMode -fixCap false -fixTran false -fixFanoutLoad false
[12/20 15:42:34    211s] <CMD> optDesign -postCTS
[12/20 15:42:34    211s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2154.5M, totSessionCpu=0:03:32 **
[12/20 15:42:34    211s] *** optDesign #4 [begin] : totSession cpu/real = 0:03:31.5/1:17:45.9 (0.0), mem = 2562.4M
[12/20 15:42:34    211s] Info: 1 threads available for lower-level modules during optimization.
[12/20 15:42:34    211s] GigaOpt running with 1 threads.
[12/20 15:42:34    211s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:31.5/1:17:45.9 (0.0), mem = 2562.4M
[12/20 15:42:34    211s] **INFO: User settings:
[12/20 15:42:34    211s] setExtractRCMode -basic                    true
[12/20 15:42:34    211s] setExtractRCMode -coupled                  true
[12/20 15:42:34    211s] setExtractRCMode -effortLevel              low
[12/20 15:42:34    211s] setExtractRCMode -engine                   preRoute
[12/20 15:42:34    211s] setExtractRCMode -extended                 false
[12/20 15:42:34    211s] setExtractRCMode -noCleanRCDB              true
[12/20 15:42:34    211s] setExtractRCMode -nrNetInMemory            100000
[12/20 15:42:34    211s] setUsefulSkewMode -ecoRoute                false
[12/20 15:42:34    211s] setDelayCalMode -enable_high_fanout        true
[12/20 15:42:34    211s] setDelayCalMode -engine                    aae
[12/20 15:42:34    211s] setDelayCalMode -ignoreNetLoad             false
[12/20 15:42:34    211s] setDelayCalMode -signOff                   true
[12/20 15:42:34    211s] setDelayCalMode -socv_accuracy_mode        low
[12/20 15:42:34    211s] setOptMode -activeSetupViews               { my_analysis_view_setup }
[12/20 15:42:34    211s] setOptMode -autoSetupViews                 { my_analysis_view_setup}
[12/20 15:42:34    211s] setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
[12/20 15:42:34    211s] setOptMode -autoViewOpt                    false
[12/20 15:42:34    211s] setOptMode -deleteInst                     true
[12/20 15:42:34    211s] setOptMode -drcMargin                      0
[12/20 15:42:34    211s] setOptMode -fixCap                         false
[12/20 15:42:34    211s] setOptMode -fixDrc                         true
[12/20 15:42:34    211s] setOptMode -fixFanoutLoad                  false
[12/20 15:42:34    211s] setOptMode -fixTran                        false
[12/20 15:42:34    211s] setOptMode -optimizeFF                     true
[12/20 15:42:34    211s] setOptMode -setupTargetSlack               0
[12/20 15:42:34    211s] setPlaceMode -place_design_floorplan_mode  false
[12/20 15:42:34    211s] setAnalysisMode -analysisType              onChipVariation
[12/20 15:42:34    211s] setAnalysisMode -checkType                 setup
[12/20 15:42:34    211s] setAnalysisMode -clkSrcPath                true
[12/20 15:42:34    211s] setAnalysisMode -clockPropagation          sdcControl
[12/20 15:42:34    211s] setAnalysisMode -cppr                      both
[12/20 15:42:34    211s] setAnalysisMode -skew                      true
[12/20 15:42:34    211s] setAnalysisMode -usefulSkew                true
[12/20 15:42:34    211s] 
[12/20 15:42:34    211s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 15:42:34    211s] 
[12/20 15:42:34    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:34    211s] Summary for sequential cells identification: 
[12/20 15:42:34    211s]   Identified SBFF number: 114
[12/20 15:42:34    211s]   Identified MBFF number: 0
[12/20 15:42:34    211s]   Identified SB Latch number: 0
[12/20 15:42:34    211s]   Identified MB Latch number: 0
[12/20 15:42:34    211s]   Not identified SBFF number: 6
[12/20 15:42:34    211s]   Not identified MBFF number: 0
[12/20 15:42:34    211s]   Not identified SB Latch number: 0
[12/20 15:42:34    211s]   Not identified MB Latch number: 0
[12/20 15:42:34    211s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:34    211s]  Visiting view : my_analysis_view_setup
[12/20 15:42:34    211s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:34    211s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:34    211s]  Visiting view : my_analysis_view_hold
[12/20 15:42:34    211s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:34    211s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:34    211s] TLC MultiMap info (StdDelay):
[12/20 15:42:34    211s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:34    211s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:34    211s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:34    211s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:34    211s]  Setting StdDelay to: 50.6ps
[12/20 15:42:34    211s] 
[12/20 15:42:34    211s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:34    211s] Need call spDPlaceInit before registerPrioInstLoc.
[12/20 15:42:34    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2562.4M, EPOCH TIME: 1734689554.091188
[12/20 15:42:34    211s] Processing tracks to init pin-track alignment.
[12/20 15:42:34    211s] z: 2, totalTracks: 1
[12/20 15:42:34    211s] z: 4, totalTracks: 1
[12/20 15:42:34    211s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:34    211s] All LLGs are deleted
[12/20 15:42:34    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    211s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2562.4M, EPOCH TIME: 1734689554.094295
[12/20 15:42:34    211s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2562.4M, EPOCH TIME: 1734689554.094497
[12/20 15:42:34    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2562.4M, EPOCH TIME: 1734689554.095411
[12/20 15:42:34    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    211s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2562.4M, EPOCH TIME: 1734689554.095596
[12/20 15:42:34    211s] Max number of tech site patterns supported in site array is 256.
[12/20 15:42:34    211s] Core basic site is CoreSite
[12/20 15:42:34    211s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2562.4M, EPOCH TIME: 1734689554.101693
[12/20 15:42:34    211s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:42:34    211s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:42:34    211s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2562.4M, EPOCH TIME: 1734689554.102343
[12/20 15:42:34    211s] Fast DP-INIT is on for default
[12/20 15:42:34    211s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:42:34    211s] Atter site array init, number of instance map data is 0.
[12/20 15:42:34    211s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2562.4M, EPOCH TIME: 1734689554.104048
[12/20 15:42:34    211s] 
[12/20 15:42:34    211s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:34    211s] OPERPROF:     Starting CMU at level 3, MEM:2562.4M, EPOCH TIME: 1734689554.104760
[12/20 15:42:34    211s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2562.4M, EPOCH TIME: 1734689554.105262
[12/20 15:42:34    211s] 
[12/20 15:42:34    211s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:42:34    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2562.4M, EPOCH TIME: 1734689554.105755
[12/20 15:42:34    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2562.4M, EPOCH TIME: 1734689554.105773
[12/20 15:42:34    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2562.4M, EPOCH TIME: 1734689554.105791
[12/20 15:42:34    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2562.4MB).
[12/20 15:42:34    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2562.4M, EPOCH TIME: 1734689554.107265
[12/20 15:42:34    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2562.4M, EPOCH TIME: 1734689554.107318
[12/20 15:42:34    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2517.4M, EPOCH TIME: 1734689554.108913
[12/20 15:42:34    211s] 
[12/20 15:42:34    211s] Creating Lib Analyzer ...
[12/20 15:42:34    211s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:34    211s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:34    211s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:34    211s] 
[12/20 15:42:34    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:32 mem=2539.4M
[12/20 15:42:34    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:32 mem=2539.4M
[12/20 15:42:34    212s] Creating Lib Analyzer, finished. 
[12/20 15:42:34    212s] Effort level <high> specified for reg2reg path_group
[12/20 15:42:34    212s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2116.3M, totSessionCpu=0:03:32 **
[12/20 15:42:34    212s] *** optDesign -postCTS ***
[12/20 15:42:34    212s] DRC Margin: user margin 0.0; extra margin 0.2
[12/20 15:42:34    212s] Hold Target Slack: user slack 0
[12/20 15:42:34    212s] Setup Target Slack: user slack 0; extra slack 0.0
[12/20 15:42:34    212s] setUsefulSkewMode -ecoRoute false
[12/20 15:42:34    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2549.4M, EPOCH TIME: 1734689554.706694
[12/20 15:42:34    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:34    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2549.4M, EPOCH TIME: 1734689554.714964
[12/20 15:42:34    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:34    212s] Deleting Lib Analyzer.
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:34    212s] Multi-VT timing optimization disabled based on library information.
[12/20 15:42:34    212s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:34    212s] Summary for sequential cells identification: 
[12/20 15:42:34    212s]   Identified SBFF number: 114
[12/20 15:42:34    212s]   Identified MBFF number: 0
[12/20 15:42:34    212s]   Identified SB Latch number: 0
[12/20 15:42:34    212s]   Identified MB Latch number: 0
[12/20 15:42:34    212s]   Not identified SBFF number: 6
[12/20 15:42:34    212s]   Not identified MBFF number: 0
[12/20 15:42:34    212s]   Not identified SB Latch number: 0
[12/20 15:42:34    212s]   Not identified MB Latch number: 0
[12/20 15:42:34    212s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:34    212s]  Visiting view : my_analysis_view_setup
[12/20 15:42:34    212s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:34    212s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:34    212s]  Visiting view : my_analysis_view_hold
[12/20 15:42:34    212s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:34    212s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:34    212s] TLC MultiMap info (StdDelay):
[12/20 15:42:34    212s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:34    212s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:34    212s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:34    212s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:34    212s]  Setting StdDelay to: 50.6ps
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:34    212s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2549.4M, EPOCH TIME: 1734689554.744814
[12/20 15:42:34    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    212s] All LLGs are deleted
[12/20 15:42:34    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:34    212s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2549.4M, EPOCH TIME: 1734689554.744871
[12/20 15:42:34    212s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2549.4M, EPOCH TIME: 1734689554.744889
[12/20 15:42:34    212s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2543.4M, EPOCH TIME: 1734689554.745098
[12/20 15:42:34    212s] Start to check current routing status for nets...
[12/20 15:42:34    212s] All nets are already routed correctly.
[12/20 15:42:34    212s] End to check current routing status for nets (mem=2543.4M)
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] Creating Lib Analyzer ...
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:34    212s] Summary for sequential cells identification: 
[12/20 15:42:34    212s]   Identified SBFF number: 114
[12/20 15:42:34    212s]   Identified MBFF number: 0
[12/20 15:42:34    212s]   Identified SB Latch number: 0
[12/20 15:42:34    212s]   Identified MB Latch number: 0
[12/20 15:42:34    212s]   Not identified SBFF number: 6
[12/20 15:42:34    212s]   Not identified MBFF number: 0
[12/20 15:42:34    212s]   Not identified SB Latch number: 0
[12/20 15:42:34    212s]   Not identified MB Latch number: 0
[12/20 15:42:34    212s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:34    212s]  Visiting view : my_analysis_view_setup
[12/20 15:42:34    212s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:34    212s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:34    212s]  Visiting view : my_analysis_view_hold
[12/20 15:42:34    212s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:34    212s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:34    212s] TLC MultiMap info (StdDelay):
[12/20 15:42:34    212s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:34    212s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:34    212s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:34    212s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:34    212s]  Setting StdDelay to: 50.6ps
[12/20 15:42:34    212s] 
[12/20 15:42:34    212s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:34    212s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:34    212s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:42:34    212s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:34    212s] 
[12/20 15:42:35    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=2549.4M
[12/20 15:42:35    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=2549.4M
[12/20 15:42:35    212s] Creating Lib Analyzer, finished. 
[12/20 15:42:35    212s] #optDebug: Start CG creation (mem=2578.0M)
[12/20 15:42:35    212s]  ...initializing CG  maxDriveDist 3987.607000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 398.760000 
[12/20 15:42:35    212s] (cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s]  ...processing cgPrt (cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s]  ...processing cgEgp (cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s]  ...processing cgPbk (cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s]  ...processing cgNrb(cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s]  ...processing cgObs (cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s]  ...processing cgCon (cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s]  ...processing cgPdm (cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2653.0M)
[12/20 15:42:35    212s] Compute RC Scale Done ...
[12/20 15:42:35    212s] All LLGs are deleted
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2643.5M, EPOCH TIME: 1734689555.374268
[12/20 15:42:35    212s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2643.5M, EPOCH TIME: 1734689555.374485
[12/20 15:42:35    212s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2643.5M, EPOCH TIME: 1734689555.375554
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2643.5M, EPOCH TIME: 1734689555.375746
[12/20 15:42:35    212s] Max number of tech site patterns supported in site array is 256.
[12/20 15:42:35    212s] Core basic site is CoreSite
[12/20 15:42:35    212s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2643.5M, EPOCH TIME: 1734689555.381844
[12/20 15:42:35    212s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:42:35    212s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:42:35    212s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2643.5M, EPOCH TIME: 1734689555.382514
[12/20 15:42:35    212s] Fast DP-INIT is on for default
[12/20 15:42:35    212s] Atter site array init, number of instance map data is 0.
[12/20 15:42:35    212s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2643.5M, EPOCH TIME: 1734689555.384198
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:35    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2643.5M, EPOCH TIME: 1734689555.385561
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2643.5M, EPOCH TIME: 1734689555.401470
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:35    212s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2643.5M, EPOCH TIME: 1734689555.409745
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2164.9M, totSessionCpu=0:03:33 **
[12/20 15:42:35    212s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:03:32.9/1:17:47.3 (0.0), mem = 2586.5M
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s] =============================================================================================
[12/20 15:42:35    212s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.15-s110_1
[12/20 15:42:35    212s] =============================================================================================
[12/20 15:42:35    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:35    212s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    212s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/20 15:42:35    212s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    212s] [ CellServerInit         ]      3   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[12/20 15:42:35    212s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  77.2 % )     0:00:01.0 /  0:00:01.0    1.0
[12/20 15:42:35    212s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    212s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:35    212s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    212s] [ TimingUpdate           ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.6
[12/20 15:42:35    212s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    212s] [ MISC                   ]          0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:35    212s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    212s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/20 15:42:35    212s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s] ** INFO : this run is activating low effort ccoptDesign flow
[12/20 15:42:35    212s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:35    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=2586.5M
[12/20 15:42:35    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:2586.5M, EPOCH TIME: 1734689555.413078
[12/20 15:42:35    212s] Processing tracks to init pin-track alignment.
[12/20 15:42:35    212s] z: 2, totalTracks: 1
[12/20 15:42:35    212s] z: 4, totalTracks: 1
[12/20 15:42:35    212s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:35    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2586.5M, EPOCH TIME: 1734689555.417153
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:35    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2586.5M, EPOCH TIME: 1734689555.425368
[12/20 15:42:35    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2586.5M, EPOCH TIME: 1734689555.425404
[12/20 15:42:35    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2586.5M, EPOCH TIME: 1734689555.425419
[12/20 15:42:35    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2586.5MB).
[12/20 15:42:35    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2586.5M, EPOCH TIME: 1734689555.426098
[12/20 15:42:35    212s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:35    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=2586.5M
[12/20 15:42:35    212s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2586.5M, EPOCH TIME: 1734689555.431808
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2586.5M, EPOCH TIME: 1734689555.433344
[12/20 15:42:35    212s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:35    212s] OPTC: m1 20.0 20.0
[12/20 15:42:35    212s] #optDebug: fT-E <X 2 0 0 1>
[12/20 15:42:35    212s] -congRepairInPostCTS false                 # bool, default=false, private
[12/20 15:42:35    212s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 101.2
[12/20 15:42:35    212s] Begin: GigaOpt Route Type Constraints Refinement
[12/20 15:42:35    212s] *** CongRefineRouteType #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:32.9/1:17:47.3 (0.0), mem = 2586.5M
[12/20 15:42:35    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.18
[12/20 15:42:35    212s] ### Creating RouteCongInterface, started
[12/20 15:42:35    212s] {MMLU 0 0 114}
[12/20 15:42:35    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2586.5M
[12/20 15:42:35    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2586.5M
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s] #optDebug: {0, 1.000}
[12/20 15:42:35    212s] ### Creating RouteCongInterface, finished
[12/20 15:42:35    212s] Updated routing constraints on 0 nets.
[12/20 15:42:35    212s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.18
[12/20 15:42:35    212s] Bottom Preferred Layer:
[12/20 15:42:35    212s]     None
[12/20 15:42:35    212s] Via Pillar Rule:
[12/20 15:42:35    212s]     None
[12/20 15:42:35    212s] *** CongRefineRouteType #1 [finish] (optDesign #4) : cpu/real = 0:00:00.0/0:00:00.0 (2.6), totSession cpu/real = 0:03:32.9/1:17:47.3 (0.0), mem = 2586.5M
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s] =============================================================================================
[12/20 15:42:35    212s]  Step TAT Report : CongRefineRouteType #1 / optDesign #4                        21.15-s110_1
[12/20 15:42:35    212s] =============================================================================================
[12/20 15:42:35    212s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:35    212s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    212s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    212s] [ MISC                   ]          0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    212s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    212s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    212s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s] End: GigaOpt Route Type Constraints Refinement
[12/20 15:42:35    212s] *** Starting optimizing excluded clock nets MEM= 2586.5M) ***
[12/20 15:42:35    212s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2586.5M) ***
[12/20 15:42:35    212s] *** Starting optimizing excluded clock nets MEM= 2586.5M) ***
[12/20 15:42:35    212s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2586.5M) ***
[12/20 15:42:35    212s] Begin: GigaOpt high fanout net optimization
[12/20 15:42:35    212s] GigaOpt HFN: use maxLocalDensity 1.2
[12/20 15:42:35    212s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/20 15:42:35    212s] *** DrvOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:32.9/1:17:47.3 (0.0), mem = 2586.5M
[12/20 15:42:35    212s] Info: 21 io nets excluded
[12/20 15:42:35    212s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:35    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.19
[12/20 15:42:35    212s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:35    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=2586.5M
[12/20 15:42:35    212s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:42:35    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:2586.5M, EPOCH TIME: 1734689555.467707
[12/20 15:42:35    212s] Processing tracks to init pin-track alignment.
[12/20 15:42:35    212s] z: 2, totalTracks: 1
[12/20 15:42:35    212s] z: 4, totalTracks: 1
[12/20 15:42:35    212s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:35    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2586.5M, EPOCH TIME: 1734689555.471803
[12/20 15:42:35    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:35    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2586.5M, EPOCH TIME: 1734689555.480460
[12/20 15:42:35    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2586.5M, EPOCH TIME: 1734689555.480504
[12/20 15:42:35    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2586.5M, EPOCH TIME: 1734689555.480521
[12/20 15:42:35    212s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2586.5MB).
[12/20 15:42:35    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2586.5M, EPOCH TIME: 1734689555.481279
[12/20 15:42:35    212s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:35    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=2586.5M
[12/20 15:42:35    212s] ### Creating RouteCongInterface, started
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:42:35    212s] 
[12/20 15:42:35    212s] #optDebug: {0, 1.000}
[12/20 15:42:35    212s] ### Creating RouteCongInterface, finished
[12/20 15:42:35    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2586.5M
[12/20 15:42:35    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2586.5M
[12/20 15:42:35    213s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:42:35    213s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15559, Stn-len 0
[12/20 15:42:35    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2624.6M, EPOCH TIME: 1734689555.602961
[12/20 15:42:35    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2586.6M, EPOCH TIME: 1734689555.604866
[12/20 15:42:35    213s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:35    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.19
[12/20 15:42:35    213s] *** DrvOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:33.1/1:17:47.4 (0.0), mem = 2586.6M
[12/20 15:42:35    213s] 
[12/20 15:42:35    213s] =============================================================================================
[12/20 15:42:35    213s]  Step TAT Report : DrvOpt #1 / optDesign #4                                     21.15-s110_1
[12/20 15:42:35    213s] =============================================================================================
[12/20 15:42:35    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:35    213s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    213s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  27.2 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:42:35    213s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    213s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    213s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:35    213s] [ MISC                   ]          0:00:00.1  (  71.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:35    213s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    213s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:35    213s] ---------------------------------------------------------------------------------------------
[12/20 15:42:35    213s] 
[12/20 15:42:35    213s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/20 15:42:35    213s] End: GigaOpt high fanout net optimization
[12/20 15:42:35    213s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:42:35    213s] Deleting Lib Analyzer.
[12/20 15:42:35    213s] Begin: GigaOpt Global Optimization
[12/20 15:42:35    213s] *info: use new DP (enabled)
[12/20 15:42:35    213s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/20 15:42:35    213s] Info: 21 io nets excluded
[12/20 15:42:35    213s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:35    213s] *** GlobalOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:33.1/1:17:47.5 (0.0), mem = 2586.6M
[12/20 15:42:35    213s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.20
[12/20 15:42:35    213s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:35    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=2586.6M
[12/20 15:42:35    213s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:42:35    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:2586.6M, EPOCH TIME: 1734689555.638833
[12/20 15:42:35    213s] Processing tracks to init pin-track alignment.
[12/20 15:42:35    213s] z: 2, totalTracks: 1
[12/20 15:42:35    213s] z: 4, totalTracks: 1
[12/20 15:42:35    213s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:35    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2586.6M, EPOCH TIME: 1734689555.642935
[12/20 15:42:35    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:35    213s] 
[12/20 15:42:35    213s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:35    213s] 
[12/20 15:42:35    213s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:35    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2586.6M, EPOCH TIME: 1734689555.651203
[12/20 15:42:35    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2586.6M, EPOCH TIME: 1734689555.651238
[12/20 15:42:35    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2586.6M, EPOCH TIME: 1734689555.651254
[12/20 15:42:35    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2586.6MB).
[12/20 15:42:35    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2586.6M, EPOCH TIME: 1734689555.651925
[12/20 15:42:35    213s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:35    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=2586.6M
[12/20 15:42:35    213s] ### Creating RouteCongInterface, started
[12/20 15:42:35    213s] 
[12/20 15:42:35    213s] Creating Lib Analyzer ...
[12/20 15:42:35    213s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:35    213s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:42:35    213s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:35    213s] 
[12/20 15:42:36    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:34 mem=2586.6M
[12/20 15:42:36    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:34 mem=2586.6M
[12/20 15:42:36    213s] Creating Lib Analyzer, finished. 
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s] #optDebug: {0, 1.000}
[12/20 15:42:36    213s] ### Creating RouteCongInterface, finished
[12/20 15:42:36    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=2586.6M
[12/20 15:42:36    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=2586.6M
[12/20 15:42:36    213s] *info: 21 io nets excluded
[12/20 15:42:36    213s] *info: 1 clock net excluded
[12/20 15:42:36    213s] *info: 21 multi-driver nets excluded.
[12/20 15:42:36    213s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2653.9M, EPOCH TIME: 1734689556.332394
[12/20 15:42:36    213s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2653.9M, EPOCH TIME: 1734689556.332539
[12/20 15:42:36    213s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/20 15:42:36    213s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:42:36    213s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|          End Point           |
[12/20 15:42:36    213s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:42:36    213s] |   0.000|   0.000|  100.00%|   0:00:00.0| 2657.9M|my_analysis_view_setup|       NA| NA                           |
[12/20 15:42:36    213s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2657.9M) ***
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2657.9M) ***
[12/20 15:42:36    213s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/20 15:42:36    213s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15559, Stn-len 0
[12/20 15:42:36    213s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2638.8M, EPOCH TIME: 1734689556.408344
[12/20 15:42:36    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:42:36    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2598.8M, EPOCH TIME: 1734689556.410937
[12/20 15:42:36    213s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:36    213s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.20
[12/20 15:42:36    213s] *** GlobalOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:33.9/1:17:48.3 (0.0), mem = 2598.8M
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s] =============================================================================================
[12/20 15:42:36    213s]  Step TAT Report : GlobalOpt #1 / optDesign #4                                  21.15-s110_1
[12/20 15:42:36    213s] =============================================================================================
[12/20 15:42:36    213s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:36    213s] ---------------------------------------------------------------------------------------------
[12/20 15:42:36    213s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:36    213s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  67.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:36    213s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:36    213s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:42:36    213s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:36    213s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:36    213s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:36    213s] [ TransformInit          ]      1   0:00:00.1  (  15.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:36    213s] [ MISC                   ]          0:00:00.1  (  11.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:36    213s] ---------------------------------------------------------------------------------------------
[12/20 15:42:36    213s]  GlobalOpt #1 TOTAL                 0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:42:36    213s] ---------------------------------------------------------------------------------------------
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s] End: GigaOpt Global Optimization
[12/20 15:42:36    213s] *** Timing Is met
[12/20 15:42:36    213s] *** Check timing (0:00:00.0)
[12/20 15:42:36    213s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:42:36    213s] Deleting Lib Analyzer.
[12/20 15:42:36    213s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/20 15:42:36    213s] Info: 21 io nets excluded
[12/20 15:42:36    213s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:36    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=2598.8M
[12/20 15:42:36    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=2598.8M
[12/20 15:42:36    213s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/20 15:42:36    213s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2598.8M, EPOCH TIME: 1734689556.420183
[12/20 15:42:36    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:36    213s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2598.8M, EPOCH TIME: 1734689556.428917
[12/20 15:42:36    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] **INFO: Flow update: Design timing is met.
[12/20 15:42:36    213s] **INFO: Flow update: Design timing is met.
[12/20 15:42:36    213s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/20 15:42:36    213s] Info: 21 io nets excluded
[12/20 15:42:36    213s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:36    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=2596.8M
[12/20 15:42:36    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=2596.8M
[12/20 15:42:36    213s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:36    213s] ### Creating PhyDesignMc. totSessionCpu=0:03:34 mem=2654.0M
[12/20 15:42:36    213s] OPERPROF: Starting DPlace-Init at level 1, MEM:2654.0M, EPOCH TIME: 1734689556.456951
[12/20 15:42:36    213s] Processing tracks to init pin-track alignment.
[12/20 15:42:36    213s] z: 2, totalTracks: 1
[12/20 15:42:36    213s] z: 4, totalTracks: 1
[12/20 15:42:36    213s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:36    213s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2654.0M, EPOCH TIME: 1734689556.460867
[12/20 15:42:36    213s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:36    213s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.009, MEM:2654.0M, EPOCH TIME: 1734689556.469375
[12/20 15:42:36    213s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2654.0M, EPOCH TIME: 1734689556.469417
[12/20 15:42:36    213s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2654.0M, EPOCH TIME: 1734689556.469441
[12/20 15:42:36    213s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2654.0MB).
[12/20 15:42:36    213s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2654.0M, EPOCH TIME: 1734689556.470132
[12/20 15:42:36    213s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:36    213s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:34 mem=2654.0M
[12/20 15:42:36    213s] Begin: Area Reclaim Optimization
[12/20 15:42:36    213s] *** AreaOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:34.0/1:17:48.3 (0.0), mem = 2654.0M
[12/20 15:42:36    213s] 
[12/20 15:42:36    213s] Creating Lib Analyzer ...
[12/20 15:42:36    213s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:36    213s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:42:36    213s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:36    213s] 
[12/20 15:42:36    214s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:34 mem=2658.1M
[12/20 15:42:36    214s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:34 mem=2658.1M
[12/20 15:42:36    214s] Creating Lib Analyzer, finished. 
[12/20 15:42:36    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.21
[12/20 15:42:36    214s] ### Creating RouteCongInterface, started
[12/20 15:42:36    214s] 
[12/20 15:42:36    214s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:36    214s] 
[12/20 15:42:36    214s] #optDebug: {0, 1.000}
[12/20 15:42:36    214s] ### Creating RouteCongInterface, finished
[12/20 15:42:36    214s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=2658.1M
[12/20 15:42:36    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=2658.1M
[12/20 15:42:37    214s] Usable buffer cells for single buffer setup transform:
[12/20 15:42:37    214s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[12/20 15:42:37    214s] Number of usable buffer cells above: 13
[12/20 15:42:37    214s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2658.1M, EPOCH TIME: 1734689557.075184
[12/20 15:42:37    214s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2658.1M, EPOCH TIME: 1734689557.075284
[12/20 15:42:37    214s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 100.00
[12/20 15:42:37    214s] +---------+---------+--------+--------+------------+--------+
[12/20 15:42:37    214s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/20 15:42:37    214s] +---------+---------+--------+--------+------------+--------+
[12/20 15:42:37    214s] |  100.00%|        -|   0.100|   0.000|   0:00:00.0| 2658.1M|
[12/20 15:42:37    214s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2659.1M|
[12/20 15:42:37    214s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:42:37    214s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2659.1M|
[12/20 15:42:37    214s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2660.1M|
[12/20 15:42:37    214s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2660.1M|
[12/20 15:42:37    214s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:42:37    214s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[12/20 15:42:37    214s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2660.1M|
[12/20 15:42:37    214s] +---------+---------+--------+--------+------------+--------+
[12/20 15:42:37    214s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 100.00
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/20 15:42:37    214s] --------------------------------------------------------------
[12/20 15:42:37    214s] |                                   | Total     | Sequential |
[12/20 15:42:37    214s] --------------------------------------------------------------
[12/20 15:42:37    214s] | Num insts resized                 |       0  |       0    |
[12/20 15:42:37    214s] | Num insts undone                  |       0  |       0    |
[12/20 15:42:37    214s] | Num insts Downsized               |       0  |       0    |
[12/20 15:42:37    214s] | Num insts Samesized               |       0  |       0    |
[12/20 15:42:37    214s] | Num insts Upsized                 |       0  |       0    |
[12/20 15:42:37    214s] | Num multiple commits+uncommits    |       0  |       -    |
[12/20 15:42:37    214s] --------------------------------------------------------------
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/20 15:42:37    214s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[12/20 15:42:37    214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2660.1M, EPOCH TIME: 1734689557.096125
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2660.1M, EPOCH TIME: 1734689557.098237
[12/20 15:42:37    214s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2660.1M, EPOCH TIME: 1734689557.098704
[12/20 15:42:37    214s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2660.1M, EPOCH TIME: 1734689557.098739
[12/20 15:42:37    214s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2660.1M, EPOCH TIME: 1734689557.102809
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:37    214s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2660.1M, EPOCH TIME: 1734689557.111564
[12/20 15:42:37    214s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2660.1M, EPOCH TIME: 1734689557.111602
[12/20 15:42:37    214s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2660.1M, EPOCH TIME: 1734689557.111617
[12/20 15:42:37    214s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2660.1M, EPOCH TIME: 1734689557.112348
[12/20 15:42:37    214s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2660.1M, EPOCH TIME: 1734689557.112432
[12/20 15:42:37    214s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2660.1M, EPOCH TIME: 1734689557.112456
[12/20 15:42:37    214s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2660.1M, EPOCH TIME: 1734689557.112467
[12/20 15:42:37    214s] TDRefine: refinePlace mode is spiral
[12/20 15:42:37    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.8
[12/20 15:42:37    214s] OPERPROF: Starting RefinePlace at level 1, MEM:2660.1M, EPOCH TIME: 1734689557.112487
[12/20 15:42:37    214s] *** Starting refinePlace (0:03:35 mem=2660.1M) ***
[12/20 15:42:37    214s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:37    214s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/20 15:42:37    214s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:42:37    214s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:37    214s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:37    214s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:42:37    214s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2660.1MB
[12/20 15:42:37    214s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2660.1MB) @(0:03:35 - 0:03:35).
[12/20 15:42:37    214s] *** Finished refinePlace (0:03:35 mem=2660.1M) ***
[12/20 15:42:37    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.8
[12/20 15:42:37    214s] OPERPROF: Finished RefinePlace at level 1, CPU:0.005, REAL:0.005, MEM:2660.1M, EPOCH TIME: 1734689557.117949
[12/20 15:42:37    214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2660.1M, EPOCH TIME: 1734689557.118186
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2660.1M, EPOCH TIME: 1734689557.119715
[12/20 15:42:37    214s] *** maximum move = 0.00 um ***
[12/20 15:42:37    214s] *** Finished re-routing un-routed nets (2660.1M) ***
[12/20 15:42:37    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2660.1M, EPOCH TIME: 1734689557.120451
[12/20 15:42:37    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2660.1M, EPOCH TIME: 1734689557.124239
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:37    214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2660.1M, EPOCH TIME: 1734689557.132802
[12/20 15:42:37    214s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2660.1M, EPOCH TIME: 1734689557.132848
[12/20 15:42:37    214s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2660.1M, EPOCH TIME: 1734689557.132864
[12/20 15:42:37    214s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2660.1M, EPOCH TIME: 1734689557.133576
[12/20 15:42:37    214s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2660.1M, EPOCH TIME: 1734689557.133664
[12/20 15:42:37    214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2660.1M, EPOCH TIME: 1734689557.133691
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2660.1M) ***
[12/20 15:42:37    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.21
[12/20 15:42:37    214s] *** AreaOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:34.6/1:17:49.0 (0.0), mem = 2660.1M
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] =============================================================================================
[12/20 15:42:37    214s]  Step TAT Report : AreaOpt #1 / optDesign #4                                    21.15-s110_1
[12/20 15:42:37    214s] =============================================================================================
[12/20 15:42:37    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:37    214s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    214s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  75.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:37    214s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:42:37    214s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ OptGetWeight           ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ OptEval                ]     33   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ OptCommit              ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ PostCommitDelayUpdate  ]     33   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ RefinePlace            ]      1   0:00:00.1  (   9.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:37    214s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ MISC                   ]          0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:37    214s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    214s]  AreaOpt #1 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/20 15:42:37    214s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2641.0M, EPOCH TIME: 1734689557.158413
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2603.0M, EPOCH TIME: 1734689557.160066
[12/20 15:42:37    214s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:37    214s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2602.97M, totSessionCpu=0:03:35).
[12/20 15:42:37    214s] postCtsLateCongRepair #1 0
[12/20 15:42:37    214s] postCtsLateCongRepair #1 0
[12/20 15:42:37    214s] postCtsLateCongRepair #1 0
[12/20 15:42:37    214s] postCtsLateCongRepair #1 0
[12/20 15:42:37    214s] Starting local wire reclaim
[12/20 15:42:37    214s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:42:37    214s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:42:37    214s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2603.0M, EPOCH TIME: 1734689557.176107
[12/20 15:42:37    214s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2603.0M, EPOCH TIME: 1734689557.176156
[12/20 15:42:37    214s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2603.0M, EPOCH TIME: 1734689557.176176
[12/20 15:42:37    214s] Processing tracks to init pin-track alignment.
[12/20 15:42:37    214s] z: 2, totalTracks: 1
[12/20 15:42:37    214s] z: 4, totalTracks: 1
[12/20 15:42:37    214s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:37    214s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2603.0M, EPOCH TIME: 1734689557.180325
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:37    214s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.009, REAL:0.009, MEM:2603.0M, EPOCH TIME: 1734689557.188958
[12/20 15:42:37    214s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2603.0M, EPOCH TIME: 1734689557.188996
[12/20 15:42:37    214s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2603.0M, EPOCH TIME: 1734689557.189011
[12/20 15:42:37    214s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2603.0MB).
[12/20 15:42:37    214s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.014, REAL:0.014, MEM:2603.0M, EPOCH TIME: 1734689557.189728
[12/20 15:42:37    214s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.014, REAL:0.014, MEM:2603.0M, EPOCH TIME: 1734689557.189739
[12/20 15:42:37    214s] TDRefine: refinePlace mode is spiral
[12/20 15:42:37    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.9
[12/20 15:42:37    214s] OPERPROF:   Starting RefinePlace at level 2, MEM:2603.0M, EPOCH TIME: 1734689557.189757
[12/20 15:42:37    214s] *** Starting refinePlace (0:03:35 mem=2603.0M) ***
[12/20 15:42:37    214s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:37    214s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/20 15:42:37    214s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:37    214s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:37    214s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:42:37    214s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2603.0MB
[12/20 15:42:37    214s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2603.0MB) @(0:03:35 - 0:03:35).
[12/20 15:42:37    214s] *** Finished refinePlace (0:03:35 mem=2603.0M) ***
[12/20 15:42:37    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.9
[12/20 15:42:37    214s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.005, REAL:0.005, MEM:2603.0M, EPOCH TIME: 1734689557.195186
[12/20 15:42:37    214s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2603.0M, EPOCH TIME: 1734689557.195200
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2603.0M, EPOCH TIME: 1734689557.196623
[12/20 15:42:37    214s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.021, REAL:0.021, MEM:2603.0M, EPOCH TIME: 1734689557.196654
[12/20 15:42:37    214s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/20 15:42:37    214s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:37    214s] #################################################################################
[12/20 15:42:37    214s] # Design Stage: PreRoute
[12/20 15:42:37    214s] # Design Name: elevator
[12/20 15:42:37    214s] # Design Mode: 90nm
[12/20 15:42:37    214s] # Analysis Mode: MMMC OCV 
[12/20 15:42:37    214s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:37    214s] # Signoff Settings: SI Off 
[12/20 15:42:37    214s] #################################################################################
[12/20 15:42:37    214s] Calculate early delays in OCV mode...
[12/20 15:42:37    214s] Calculate late delays in OCV mode...
[12/20 15:42:37    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 2575.2M, InitMEM = 2575.2M)
[12/20 15:42:37    214s] Start delay calculation (fullDC) (1 T). (MEM=2575.25)
[12/20 15:42:37    214s] *** Calculating scaling factor for my_max_library_set libraries using the default operating condition of each library.
[12/20 15:42:37    214s] End AAE Lib Interpolated Model. (MEM=2594.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:37    214s] Total number of fetched objects 201
[12/20 15:42:37    214s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:37    214s] End delay calculation. (MEM=2611.41 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:37    214s] End delay calculation (fullDC). (MEM=2611.41 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:37    214s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2611.4M) ***
[12/20 15:42:37    214s] eGR doReRoute: optGuide
[12/20 15:42:37    214s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2619.4M, EPOCH TIME: 1734689557.364984
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] All LLGs are deleted
[12/20 15:42:37    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2619.4M, EPOCH TIME: 1734689557.365032
[12/20 15:42:37    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2619.4M, EPOCH TIME: 1734689557.365052
[12/20 15:42:37    214s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2575.4M, EPOCH TIME: 1734689557.365278
[12/20 15:42:37    214s] {MMLU 0 0 114}
[12/20 15:42:37    214s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2575.4M
[12/20 15:42:37    214s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2575.4M
[12/20 15:42:37    214s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:42:37    214s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:42:37    214s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2575.41 MB )
[12/20 15:42:37    214s] (I)      ======================= Layers =======================
[12/20 15:42:37    214s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:42:37    214s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:42:37    214s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:42:37    214s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:42:37    214s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:42:37    214s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:42:37    214s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:42:37    214s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:42:37    214s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:42:37    214s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:42:37    214s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:42:37    214s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:42:37    214s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:42:37    214s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:42:37    214s] (I)      Started Import and model ( Curr Mem: 2575.41 MB )
[12/20 15:42:37    214s] (I)      Default pattern map key = elevator_default.
[12/20 15:42:37    214s] (I)      == Non-default Options ==
[12/20 15:42:37    214s] (I)      Maximum routing layer                              : 4
[12/20 15:42:37    214s] (I)      Minimum routing layer                              : 1
[12/20 15:42:37    214s] (I)      Number of threads                                  : 1
[12/20 15:42:37    214s] (I)      Method to set GCell size                           : row
[12/20 15:42:37    214s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:42:37    214s] (I)      Use row-based GCell size
[12/20 15:42:37    214s] (I)      Use row-based GCell align
[12/20 15:42:37    214s] (I)      layer 0 area = 202000
[12/20 15:42:37    214s] (I)      layer 1 area = 202000
[12/20 15:42:37    214s] (I)      layer 2 area = 202000
[12/20 15:42:37    214s] (I)      layer 3 area = 562000
[12/20 15:42:37    214s] (I)      GCell unit size   : 5600
[12/20 15:42:37    214s] (I)      GCell multiplier  : 1
[12/20 15:42:37    214s] (I)      GCell row height  : 5600
[12/20 15:42:37    214s] (I)      Actual row height : 5600
[12/20 15:42:37    214s] (I)      GCell align ref   : 270000 270000
[12/20 15:42:37    214s] [NR-eGR] Track table information for default rule: 
[12/20 15:42:37    214s] [NR-eGR] M1 has single uniform track structure
[12/20 15:42:37    214s] [NR-eGR] M2 has single uniform track structure
[12/20 15:42:37    214s] [NR-eGR] M3 has single uniform track structure
[12/20 15:42:37    214s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:42:37    214s] (I)      ============== Default via ===============
[12/20 15:42:37    214s] (I)      +---+------------------+-----------------+
[12/20 15:42:37    214s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:42:37    214s] (I)      +---+------------------+-----------------+
[12/20 15:42:37    214s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:42:37    214s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:42:37    214s] (I)      | 3 |    3  VL         |    3  VL        |
[12/20 15:42:37    214s] (I)      +---+------------------+-----------------+
[12/20 15:42:37    214s] [NR-eGR] Read 11330 PG shapes
[12/20 15:42:37    214s] [NR-eGR] Read 0 clock shapes
[12/20 15:42:37    214s] [NR-eGR] Read 0 other shapes
[12/20 15:42:37    214s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:42:37    214s] [NR-eGR] #Instance Blockages : 29652
[12/20 15:42:37    214s] [NR-eGR] #PG Blockages       : 11330
[12/20 15:42:37    214s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:42:37    214s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:42:37    214s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:42:37    214s] [NR-eGR] #Other Blockages    : 0
[12/20 15:42:37    214s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:42:37    214s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:42:37    214s] [NR-eGR] Read 110 nets ( ignored 0 )
[12/20 15:42:37    214s] (I)      early_global_route_priority property id does not exist.
[12/20 15:42:37    214s] (I)      Read Num Blocks=40982  Num Prerouted Wires=0  Num CS=0
[12/20 15:42:37    214s] (I)      Layer 0 (H) : #blockages 29600 : #preroutes 0
[12/20 15:42:37    214s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:42:37    214s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:42:37    214s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:42:37    214s] (I)      Number of ignored nets                =      0
[12/20 15:42:37    214s] (I)      Number of connected nets              =      0
[12/20 15:42:37    214s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:42:37    214s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:42:37    214s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:42:37    214s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:42:37    214s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:42:37    214s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:42:37    214s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:42:37    214s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:42:37    214s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:42:37    214s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:42:37    214s] (I)      Ndr track 0 does not exist
[12/20 15:42:37    214s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:42:37    214s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:42:37    214s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:42:37    214s] (I)      Site width          :   560  (dbu)
[12/20 15:42:37    214s] (I)      Row height          :  5600  (dbu)
[12/20 15:42:37    214s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:42:37    214s] (I)      GCell width         :  5600  (dbu)
[12/20 15:42:37    214s] (I)      GCell height        :  5600  (dbu)
[12/20 15:42:37    214s] (I)      Grid                :   200   200     4
[12/20 15:42:37    214s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:42:37    214s] (I)      Vertical capacity   :     0  5600     0  5600
[12/20 15:42:37    214s] (I)      Horizontal capacity :  5600     0  5600     0
[12/20 15:42:37    214s] (I)      Default wire width  :   230   280   280   440
[12/20 15:42:37    214s] (I)      Default wire space  :   230   280   280   460
[12/20 15:42:37    214s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:42:37    214s] (I)      Default pitch size  :   560   560   560  1120
[12/20 15:42:37    214s] (I)      First track coord   :   640   360   640  1480
[12/20 15:42:37    214s] (I)      Num tracks per GCell: 10.00 10.00 10.00  5.00
[12/20 15:42:37    214s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:42:37    214s] (I)      Num of masks        :     1     1     1     1
[12/20 15:42:37    214s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:42:37    214s] (I)      --------------------------------------------------------
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] [NR-eGR] ============ Routing rule table ============
[12/20 15:42:37    214s] [NR-eGR] Rule id: 0  Nets: 110
[12/20 15:42:37    214s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:42:37    214s] (I)                    Layer    1    2    3     4 
[12/20 15:42:37    214s] (I)                    Pitch  560  560  560  1120 
[12/20 15:42:37    214s] (I)             #Used tracks    1    1    1     1 
[12/20 15:42:37    214s] (I)       #Fully used tracks    1    1    1     1 
[12/20 15:42:37    214s] [NR-eGR] ========================================
[12/20 15:42:37    214s] [NR-eGR] 
[12/20 15:42:37    214s] (I)      =============== Blocked Tracks ===============
[12/20 15:42:37    214s] (I)      +-------+---------+----------+---------------+
[12/20 15:42:37    214s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:42:37    214s] (I)      +-------+---------+----------+---------------+
[12/20 15:42:37    214s] (I)      |     1 |  398800 |   313715 |        78.66% |
[12/20 15:42:37    214s] (I)      |     2 |  398800 |   298464 |        74.84% |
[12/20 15:42:37    214s] (I)      |     3 |  398800 |   296814 |        74.43% |
[12/20 15:42:37    214s] (I)      |     4 |  199200 |   150455 |        75.53% |
[12/20 15:42:37    214s] (I)      +-------+---------+----------+---------------+
[12/20 15:42:37    214s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2580.20 MB )
[12/20 15:42:37    214s] (I)      Reset routing kernel
[12/20 15:42:37    214s] (I)      Started Global Routing ( Curr Mem: 2580.20 MB )
[12/20 15:42:37    214s] (I)      totalPins=391  totalGlobalPin=346 (88.49%)
[12/20 15:42:37    214s] (I)      total 2D Cap : 353318 = (192184 H, 161134 V)
[12/20 15:42:37    214s] [NR-eGR] Layer group 1: route 110 net(s) in layer range [1, 4]
[12/20 15:42:37    214s] (I)      
[12/20 15:42:37    214s] (I)      ============  Phase 1a Route ============
[12/20 15:42:37    214s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:37    214s] (I)      
[12/20 15:42:37    214s] (I)      ============  Phase 1b Route ============
[12/20 15:42:37    214s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:37    214s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533280e+04um
[12/20 15:42:37    214s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/20 15:42:37    214s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/20 15:42:37    214s] (I)      
[12/20 15:42:37    214s] (I)      ============  Phase 1c Route ============
[12/20 15:42:37    214s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:37    214s] (I)      
[12/20 15:42:37    214s] (I)      ============  Phase 1d Route ============
[12/20 15:42:37    214s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:37    214s] (I)      
[12/20 15:42:37    214s] (I)      ============  Phase 1e Route ============
[12/20 15:42:37    214s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:42:37    214s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533280e+04um
[12/20 15:42:37    214s] (I)      
[12/20 15:42:37    214s] (I)      ============  Phase 1l Route ============
[12/20 15:42:37    214s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/20 15:42:37    214s] (I)      Layer  1:      85279         5         3      277390      120610    (69.70%) 
[12/20 15:42:37    214s] (I)      Layer  2:     112560      1581         0      275150      122850    (69.13%) 
[12/20 15:42:37    214s] (I)      Layer  3:     106427      1189         0      273540      124460    (68.73%) 
[12/20 15:42:37    214s] (I)      Layer  4:      48842         0         0      140515       58485    (70.61%) 
[12/20 15:42:37    214s] (I)      Total:        353108      2775         3      966595      426405    (69.39%) 
[12/20 15:42:37    214s] (I)      
[12/20 15:42:37    214s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 15:42:37    214s] [NR-eGR]                        OverCon            
[12/20 15:42:37    214s] [NR-eGR]                         #Gcell     %Gcell
[12/20 15:42:37    214s] [NR-eGR]        Layer               (1)    OverCon
[12/20 15:42:37    214s] [NR-eGR] ----------------------------------------------
[12/20 15:42:37    214s] [NR-eGR]      M1 ( 1)         3( 0.02%)   ( 0.02%) 
[12/20 15:42:37    214s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/20 15:42:37    214s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/20 15:42:37    214s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/20 15:42:37    214s] [NR-eGR] ----------------------------------------------
[12/20 15:42:37    214s] [NR-eGR]        Total         3( 0.01%)   ( 0.01%) 
[12/20 15:42:37    214s] [NR-eGR] 
[12/20 15:42:37    214s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2588.20 MB )
[12/20 15:42:37    214s] (I)      total 2D Cap : 357668 = (194103 H, 163565 V)
[12/20 15:42:37    214s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:42:37    214s] (I)      ============= Track Assignment ============
[12/20 15:42:37    214s] (I)      Started Track Assignment (1T) ( Curr Mem: 2588.20 MB )
[12/20 15:42:37    214s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/20 15:42:37    214s] (I)      Run Multi-thread track assignment
[12/20 15:42:37    214s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2588.20 MB )
[12/20 15:42:37    214s] (I)      Started Export ( Curr Mem: 2588.20 MB )
[12/20 15:42:37    214s] [NR-eGR]                Length (um)  Vias 
[12/20 15:42:37    214s] [NR-eGR] ---------------------------------
[12/20 15:42:37    214s] [NR-eGR]  M1     (1H)           315   342 
[12/20 15:42:37    214s] [NR-eGR]  M2     (2V)          8500   284 
[12/20 15:42:37    214s] [NR-eGR]  M3     (3H)          6727    15 
[12/20 15:42:37    214s] [NR-eGR]  TOP_M  (4V)            18     0 
[12/20 15:42:37    214s] [NR-eGR] ---------------------------------
[12/20 15:42:37    214s] [NR-eGR]         Total        15559   641 
[12/20 15:42:37    214s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:42:37    214s] [NR-eGR] Total half perimeter of net bounding box: 14979um
[12/20 15:42:37    214s] [NR-eGR] Total length: 15559um, number of vias: 641
[12/20 15:42:37    214s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:42:37    214s] [NR-eGR] Total eGR-routed clock nets wire length: 1071um, number of vias: 35
[12/20 15:42:37    214s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:42:37    214s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2562.48 MB )
[12/20 15:42:37    214s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2562.48 MB )
[12/20 15:42:37    214s] (I)      ======================================= Runtime Summary =======================================
[12/20 15:42:37    214s] (I)       Step                                          %        Start       Finish      Real       CPU 
[12/20 15:42:37    214s] (I)      -----------------------------------------------------------------------------------------------
[12/20 15:42:37    214s] (I)       Early Global Route kernel               100.00%  2427.95 sec  2428.01 sec  0.06 sec  0.06 sec 
[12/20 15:42:37    214s] (I)       +-Import and model                       25.33%  2427.95 sec  2427.96 sec  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)       | +-Create place DB                       8.58%  2427.95 sec  2427.96 sec  0.01 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Import place data                   8.54%  2427.95 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Read instances and placement      8.27%  2427.95 sec  2427.95 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Read nets                         0.17%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Create route DB                      12.97%  2427.96 sec  2427.96 sec  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)       | | +-Import route data (1T)             12.73%  2427.96 sec  2427.96 sec  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)       | | | +-Read blockages ( Layer 1-4 )      4.02%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Read routing blockages          0.00%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Read instance blockages         2.61%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Read PG blockages               0.96%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Read clock blockages            0.01%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Read other blockages            0.01%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Read halo blockages             0.08%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Read boundary cut boxes         0.00%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Read blackboxes                   0.01%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Read prerouted                    0.08%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Read unlegalized nets             0.01%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Read nets                         0.05%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Set up via pillars                0.00%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Initialize 3D grid graph          0.43%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Model blockage capacity           7.22%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Initialize 3D capacity          6.55%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Read aux data                         0.00%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Others data preparation               0.15%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Create route kernel                   2.81%  2427.96 sec  2427.96 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       +-Global Routing                         15.92%  2427.96 sec  2427.97 sec  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)       | +-Initialization                        0.20%  2427.96 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Net group 1                          13.11%  2427.97 sec  2427.97 sec  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)       | | +-Generate topology                   0.17%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Phase 1a                            1.44%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Pattern routing (1T)              0.85%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Add via demand to 2D              0.47%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Phase 1b                            0.12%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Phase 1c                            0.01%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Phase 1d                            0.01%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Phase 1e                            0.21%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Route legalization                0.06%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | | +-Legalize Blockage Violations    0.03%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Phase 1l                            8.39%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | | +-Layer assignment (1T)             6.80%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Clean cong LA                         0.00%  2427.97 sec  2427.97 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       +-Export 3D cong map                      3.25%  2427.97 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Export 2D cong map                    0.63%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       +-Extract Global 3D Wires                 0.05%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       +-Track Assignment (1T)                   7.22%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Initialization                        0.02%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Track Assignment Kernel               6.98%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Free Memory                           0.00%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       +-Export                                 46.43%  2427.98 sec  2428.01 sec  0.03 sec  0.03 sec 
[12/20 15:42:37    214s] (I)       | +-Export DB wires                       0.46%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Export all nets                     0.31%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | | +-Set wire vias                       0.06%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Report wirelength                     0.68%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Update net boxes                      0.16%  2427.98 sec  2427.98 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)       | +-Update timing                        44.92%  2427.98 sec  2428.01 sec  0.03 sec  0.03 sec 
[12/20 15:42:37    214s] (I)       +-Postprocess design                      0.07%  2428.01 sec  2428.01 sec  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)      ==================== Summary by functions =====================
[12/20 15:42:37    214s] (I)       Lv  Step                                %      Real       CPU 
[12/20 15:42:37    214s] (I)      ---------------------------------------------------------------
[12/20 15:42:37    214s] (I)        0  Early Global Route kernel     100.00%  0.06 sec  0.06 sec 
[12/20 15:42:37    214s] (I)        1  Export                         46.43%  0.03 sec  0.03 sec 
[12/20 15:42:37    214s] (I)        1  Import and model               25.33%  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)        1  Global Routing                 15.92%  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)        1  Track Assignment (1T)           7.22%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        1  Export 3D cong map              3.25%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        1  Postprocess design              0.07%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        1  Extract Global 3D Wires         0.05%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Update timing                  44.92%  0.03 sec  0.03 sec 
[12/20 15:42:37    214s] (I)        2  Net group 1                    13.11%  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)        2  Create route DB                12.97%  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)        2  Create place DB                 8.58%  0.01 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Track Assignment Kernel         6.98%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Create route kernel             2.81%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Report wirelength               0.68%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Export 2D cong map              0.63%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Export DB wires                 0.46%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Initialization                  0.22%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Update net boxes                0.16%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Others data preparation         0.15%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Import route data (1T)         12.73%  0.01 sec  0.01 sec 
[12/20 15:42:37    214s] (I)        3  Import place data               8.54%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Phase 1l                        8.39%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Phase 1a                        1.44%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Export all nets                 0.31%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Phase 1e                        0.21%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Generate topology               0.17%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Phase 1b                        0.12%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Set wire vias                   0.06%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Phase 1c                        0.01%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        3  Phase 1d                        0.01%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Read instances and placement    8.27%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Model blockage capacity         7.22%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Layer assignment (1T)           6.80%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Read blockages ( Layer 1-4 )    4.02%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Pattern routing (1T)            0.85%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Add via demand to 2D            0.47%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Initialize 3D grid graph        0.43%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Read nets                       0.21%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Read prerouted                  0.08%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Route legalization              0.06%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Initialize 3D capacity          6.55%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Read instance blockages         2.61%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Read PG blockages               0.96%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Read halo blockages             0.08%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Legalize Blockage Violations    0.03%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/20 15:42:37    214s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:42:37    214s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:42:37    214s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:42:37    214s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:42:37    214s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:42:37    214s] PreRoute RC Extraction called for design elevator.
[12/20 15:42:37    214s] RC Extraction called in multi-corner(1) mode.
[12/20 15:42:37    214s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:42:37    214s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:42:37    214s] RCMode: PreRoute
[12/20 15:42:37    214s]       RC Corner Indexes            0   
[12/20 15:42:37    214s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:42:37    214s] Resistance Scaling Factor    : 1.00000 
[12/20 15:42:37    214s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:42:37    214s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:42:37    214s] Shrink Factor                : 1.00000
[12/20 15:42:37    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] Trim Metal Layers:
[12/20 15:42:37    214s] LayerId::1 widthSet size::1
[12/20 15:42:37    214s] LayerId::2 widthSet size::1
[12/20 15:42:37    214s] LayerId::3 widthSet size::1
[12/20 15:42:37    214s] LayerId::4 widthSet size::1
[12/20 15:42:37    214s] Updating RC grid for preRoute extraction ...
[12/20 15:42:37    214s] eee: pegSigSF::1.070000
[12/20 15:42:37    214s] Initializing multi-corner resistance tables ...
[12/20 15:42:37    214s] eee: l::1 avDens::0.112324 usedTrk::1125.127142 availTrk::10016.766417 sigTrk::1125.127142
[12/20 15:42:37    214s] eee: l::2 avDens::0.035757 usedTrk::195.174642 availTrk::5458.310384 sigTrk::195.174642
[12/20 15:42:37    214s] eee: l::3 avDens::0.018780 usedTrk::181.379018 availTrk::9658.153337 sigTrk::181.379018
[12/20 15:42:37    214s] eee: l::4 avDens::0.045887 usedTrk::448.051786 availTrk::9764.308548 sigTrk::448.051786
[12/20 15:42:37    214s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.433484 aWlH=0.000000 lMod=0 pMax=0.878400 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:42:37    214s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2562.477M)
[12/20 15:42:37    214s] Compute RC Scale Done ...
[12/20 15:42:37    214s] OPERPROF: Starting HotSpotCal at level 1, MEM:2581.6M, EPOCH TIME: 1734689557.438178
[12/20 15:42:37    214s] [hotspot] +------------+---------------+---------------+
[12/20 15:42:37    214s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 15:42:37    214s] [hotspot] +------------+---------------+---------------+
[12/20 15:42:37    214s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 15:42:37    214s] [hotspot] +------------+---------------+---------------+
[12/20 15:42:37    214s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:42:37    214s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:42:37    214s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2581.6M, EPOCH TIME: 1734689557.439250
[12/20 15:42:37    214s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/20 15:42:37    214s] Begin: GigaOpt Route Type Constraints Refinement
[12/20 15:42:37    214s] *** CongRefineRouteType #2 [begin] (optDesign #4) : totSession cpu/real = 0:03:34.9/1:17:49.3 (0.0), mem = 2581.6M
[12/20 15:42:37    214s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.22
[12/20 15:42:37    214s] ### Creating RouteCongInterface, started
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] #optDebug: {0, 1.000}
[12/20 15:42:37    214s] ### Creating RouteCongInterface, finished
[12/20 15:42:37    214s] Updated routing constraints on 0 nets.
[12/20 15:42:37    214s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.22
[12/20 15:42:37    214s] Bottom Preferred Layer:
[12/20 15:42:37    214s]     None
[12/20 15:42:37    214s] Via Pillar Rule:
[12/20 15:42:37    214s]     None
[12/20 15:42:37    214s] *** CongRefineRouteType #2 [finish] (optDesign #4) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:34.9/1:17:49.3 (0.0), mem = 2581.6M
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] =============================================================================================
[12/20 15:42:37    214s]  Step TAT Report : CongRefineRouteType #2 / optDesign #4                        21.15-s110_1
[12/20 15:42:37    214s] =============================================================================================
[12/20 15:42:37    214s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:37    214s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    214s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  42.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] [ MISC                   ]          0:00:00.0  (  57.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    214s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    214s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    214s] 
[12/20 15:42:37    214s] End: GigaOpt Route Type Constraints Refinement
[12/20 15:42:37    214s] skip EGR on cluster skew clock nets.
[12/20 15:42:37    214s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:37    214s] #################################################################################
[12/20 15:42:37    214s] # Design Stage: PreRoute
[12/20 15:42:37    214s] # Design Name: elevator
[12/20 15:42:37    214s] # Design Mode: 90nm
[12/20 15:42:37    214s] # Analysis Mode: MMMC OCV 
[12/20 15:42:37    214s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:37    214s] # Signoff Settings: SI Off 
[12/20 15:42:37    214s] #################################################################################
[12/20 15:42:37    214s] Calculate early delays in OCV mode...
[12/20 15:42:37    214s] Calculate late delays in OCV mode...
[12/20 15:42:37    214s] Topological Sorting (REAL = 0:00:00.0, MEM = 2579.6M, InitMEM = 2579.6M)
[12/20 15:42:37    214s] Start delay calculation (fullDC) (1 T). (MEM=2579.55)
[12/20 15:42:37    214s] End AAE Lib Interpolated Model. (MEM=2599.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:37    215s] Total number of fetched objects 201
[12/20 15:42:37    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:37    215s] End delay calculation. (MEM=2614.88 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:37    215s] End delay calculation (fullDC). (MEM=2614.88 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:37    215s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2614.9M) ***
[12/20 15:42:37    215s] Begin: GigaOpt postEco DRV Optimization
[12/20 15:42:37    215s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/20 15:42:37    215s] *** DrvOpt #2 [begin] (optDesign #4) : totSession cpu/real = 0:03:35.0/1:17:49.4 (0.0), mem = 2622.9M
[12/20 15:42:37    215s] Info: 21 io nets excluded
[12/20 15:42:37    215s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:37    215s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.23
[12/20 15:42:37    215s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:37    215s] ### Creating PhyDesignMc. totSessionCpu=0:03:35 mem=2622.9M
[12/20 15:42:37    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:2622.9M, EPOCH TIME: 1734689557.579611
[12/20 15:42:37    215s] Processing tracks to init pin-track alignment.
[12/20 15:42:37    215s] z: 2, totalTracks: 1
[12/20 15:42:37    215s] z: 4, totalTracks: 1
[12/20 15:42:37    215s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:37    215s] All LLGs are deleted
[12/20 15:42:37    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2622.9M, EPOCH TIME: 1734689557.582974
[12/20 15:42:37    215s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2622.9M, EPOCH TIME: 1734689557.583198
[12/20 15:42:37    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.9M, EPOCH TIME: 1734689557.584185
[12/20 15:42:37    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2622.9M, EPOCH TIME: 1734689557.584375
[12/20 15:42:37    215s] Max number of tech site patterns supported in site array is 256.
[12/20 15:42:37    215s] Core basic site is CoreSite
[12/20 15:42:37    215s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2622.9M, EPOCH TIME: 1734689557.590677
[12/20 15:42:37    215s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:42:37    215s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:42:37    215s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2622.9M, EPOCH TIME: 1734689557.591307
[12/20 15:42:37    215s] Fast DP-INIT is on for default
[12/20 15:42:37    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:42:37    215s] Atter site array init, number of instance map data is 0.
[12/20 15:42:37    215s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2622.9M, EPOCH TIME: 1734689557.593117
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:37    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2622.9M, EPOCH TIME: 1734689557.594325
[12/20 15:42:37    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2622.9M, EPOCH TIME: 1734689557.594345
[12/20 15:42:37    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2622.9M, EPOCH TIME: 1734689557.594359
[12/20 15:42:37    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2622.9MB).
[12/20 15:42:37    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2622.9M, EPOCH TIME: 1734689557.595017
[12/20 15:42:37    215s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:37    215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:35 mem=2622.9M
[12/20 15:42:37    215s] ### Creating RouteCongInterface, started
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] #optDebug: {0, 1.000}
[12/20 15:42:37    215s] ### Creating RouteCongInterface, finished
[12/20 15:42:37    215s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=2622.9M
[12/20 15:42:37    215s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=2622.9M
[12/20 15:42:37    215s] [GPS-DRV] Optimizer parameters ============================= 
[12/20 15:42:37    215s] [GPS-DRV] maxDensity (design): 0.95
[12/20 15:42:37    215s] [GPS-DRV] maxLocalDensity: 0.98
[12/20 15:42:37    215s] [GPS-DRV] All active and enabled setup views
[12/20 15:42:37    215s] [GPS-DRV]     my_analysis_view_setup
[12/20 15:42:37    215s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:42:37    215s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:42:37    215s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/20 15:42:37    215s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/20 15:42:37    215s] [GPS-DRV] timing-driven DRV settings
[12/20 15:42:37    215s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/20 15:42:37    215s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2657.2M, EPOCH TIME: 1734689557.702728
[12/20 15:42:37    215s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2657.2M, EPOCH TIME: 1734689557.702842
[12/20 15:42:37    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:42:37    215s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/20 15:42:37    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:42:37    215s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 15:42:37    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:42:37    215s] Info: violation cost 1.384875 (cap = 0.000000, tran = 1.384875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:42:37    215s] |    12|    12|   -46.80|    20|    28|    -3.40|    20|    28|     0|     0|   972.48|     0.00|       0|       0|       0|100.00%|          |         |
[12/20 15:42:37    215s] Info: violation cost 1.384875 (cap = 0.000000, tran = 1.384875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:42:37    215s] |    12|    12|   -46.80|    20|    28|    -3.40|    20|    28|     0|     0|   972.48|     0.00|       0|       0|       0|100.00%| 0:00:00.0|  2673.2M|
[12/20 15:42:37    215s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] ###############################################################################
[12/20 15:42:37    215s] #
[12/20 15:42:37    215s] #  Large fanout net report:  
[12/20 15:42:37    215s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 15:42:37    215s] #     - current density: 100.00
[12/20 15:42:37    215s] #
[12/20 15:42:37    215s] #  List of high fanout nets:
[12/20 15:42:37    215s] #
[12/20 15:42:37    215s] ###############################################################################
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] =======================================================================
[12/20 15:42:37    215s]                 Reasons for remaining drv violations
[12/20 15:42:37    215s] =======================================================================
[12/20 15:42:37    215s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] MultiBuffering failure reasons
[12/20 15:42:37    215s] ------------------------------------------------
[12/20 15:42:37    215s] *info:    20 net(s): Could not be fixed because it is multi driver net.
[12/20 15:42:37    215s] *info:     4 net(s): Could not be fixed because of exceeding max local density.
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2673.2M) ***
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15559, Stn-len 0
[12/20 15:42:37    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2654.1M, EPOCH TIME: 1734689557.721625
[12/20 15:42:37    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:42:37    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.003, REAL:0.003, MEM:2612.1M, EPOCH TIME: 1734689557.724302
[12/20 15:42:37    215s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:37    215s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.23
[12/20 15:42:37    215s] *** DrvOpt #2 [finish] (optDesign #4) : cpu/real = 0:00:00.2/0:00:00.1 (1.0), totSession cpu/real = 0:03:35.2/1:17:49.6 (0.0), mem = 2612.1M
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] =============================================================================================
[12/20 15:42:37    215s]  Step TAT Report : DrvOpt #2 / optDesign #4                                     21.15-s110_1
[12/20 15:42:37    215s] =============================================================================================
[12/20 15:42:37    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:37    215s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    215s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  26.4 % )     0:00:00.0 /  0:00:00.0    1.0
[12/20 15:42:37    215s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   6.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ OptEval                ]      2   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:37    215s] [ MISC                   ]          0:00:00.1  (  60.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:37    215s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    215s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.2    1.0
[12/20 15:42:37    215s] ---------------------------------------------------------------------------------------------
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] End: GigaOpt postEco DRV Optimization
[12/20 15:42:37    215s] **INFO: Flow update: Design timing is met.
[12/20 15:42:37    215s] **INFO: Skipping refine place as no non-legal commits were detected
[12/20 15:42:37    215s] **INFO: Flow update: Design timing is met.
[12/20 15:42:37    215s] **INFO: Flow update: Design timing is met.
[12/20 15:42:37    215s] **INFO: Flow update: Design timing is met.
[12/20 15:42:37    215s] #optDebug: fT-D <X 1 0 0 0>
[12/20 15:42:37    215s] Register exp ratio and priority group on 0 nets on 114 nets : 
[12/20 15:42:37    215s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:42:37    215s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:42:37    215s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:42:37    215s] PreRoute RC Extraction called for design elevator.
[12/20 15:42:37    215s] RC Extraction called in multi-corner(1) mode.
[12/20 15:42:37    215s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:42:37    215s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:42:37    215s] RCMode: PreRoute
[12/20 15:42:37    215s]       RC Corner Indexes            0   
[12/20 15:42:37    215s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:42:37    215s] Resistance Scaling Factor    : 1.00000 
[12/20 15:42:37    215s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:42:37    215s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:42:37    215s] Shrink Factor                : 1.00000
[12/20 15:42:37    215s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s] Trim Metal Layers:
[12/20 15:42:37    215s] LayerId::1 widthSet size::1
[12/20 15:42:37    215s] LayerId::2 widthSet size::1
[12/20 15:42:37    215s] LayerId::3 widthSet size::1
[12/20 15:42:37    215s] LayerId::4 widthSet size::1
[12/20 15:42:37    215s] Updating RC grid for preRoute extraction ...
[12/20 15:42:37    215s] eee: pegSigSF::1.070000
[12/20 15:42:37    215s] Initializing multi-corner resistance tables ...
[12/20 15:42:37    215s] eee: l::1 avDens::0.112324 usedTrk::1125.127142 availTrk::10016.766417 sigTrk::1125.127142
[12/20 15:42:37    215s] eee: l::2 avDens::0.035757 usedTrk::195.174642 availTrk::5458.310384 sigTrk::195.174642
[12/20 15:42:37    215s] eee: l::3 avDens::0.018780 usedTrk::181.379018 availTrk::9658.153337 sigTrk::181.379018
[12/20 15:42:37    215s] eee: l::4 avDens::0.045887 usedTrk::448.051786 availTrk::9764.308548 sigTrk::448.051786
[12/20 15:42:37    215s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.433484 aWlH=0.000000 lMod=0 pMax=0.878400 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:42:37    215s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2586.418M)
[12/20 15:42:37    215s] Starting delay calculation for Setup views
[12/20 15:42:37    215s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:37    215s] #################################################################################
[12/20 15:42:37    215s] # Design Stage: PreRoute
[12/20 15:42:37    215s] # Design Name: elevator
[12/20 15:42:37    215s] # Design Mode: 90nm
[12/20 15:42:37    215s] # Analysis Mode: MMMC OCV 
[12/20 15:42:37    215s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:37    215s] # Signoff Settings: SI Off 
[12/20 15:42:37    215s] #################################################################################
[12/20 15:42:37    215s] Calculate early delays in OCV mode...
[12/20 15:42:37    215s] Calculate late delays in OCV mode...
[12/20 15:42:37    215s] Topological Sorting (REAL = 0:00:00.0, MEM = 2584.4M, InitMEM = 2584.4M)
[12/20 15:42:37    215s] Start delay calculation (fullDC) (1 T). (MEM=2584.42)
[12/20 15:42:37    215s] End AAE Lib Interpolated Model. (MEM=2604.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:37    215s] Total number of fetched objects 201
[12/20 15:42:37    215s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:37    215s] End delay calculation. (MEM=2620.58 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:37    215s] End delay calculation (fullDC). (MEM=2620.58 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:37    215s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2620.6M) ***
[12/20 15:42:37    215s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:35 mem=2628.6M)
[12/20 15:42:37    215s] Reported timing to dir ./timingReports
[12/20 15:42:37    215s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 2184.9M, totSessionCpu=0:03:35 **
[12/20 15:42:37    215s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2574.6M, EPOCH TIME: 1734689557.918333
[12/20 15:42:37    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] 
[12/20 15:42:37    215s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:37    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2574.6M, EPOCH TIME: 1734689557.926673
[12/20 15:42:37    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:37    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2598.0M, EPOCH TIME: 1734689558.879665
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:38    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2598.0M, EPOCH TIME: 1734689558.888458
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2598.0M, EPOCH TIME: 1734689558.894873
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:38    215s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2598.0M, EPOCH TIME: 1734689558.903538
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2187.8M, totSessionCpu=0:03:35 **
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:38    215s] Deleting Lib Analyzer.
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:38    215s] *** Finished optDesign ***
[12/20 15:42:38    215s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:42:38    215s] Info: Destroy the CCOpt slew target map.
[12/20 15:42:38    215s] clean pInstBBox. size 0
[12/20 15:42:38    215s] All LLGs are deleted
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2590.0M, EPOCH TIME: 1734689558.937707
[12/20 15:42:38    215s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2590.0M, EPOCH TIME: 1734689558.937772
[12/20 15:42:38    215s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:42:38    215s] *** optDesign #4 [finish] : cpu/real = 0:00:04.0/0:00:04.9 (0.8), totSession cpu/real = 0:03:35.5/1:17:50.8 (0.0), mem = 2590.0M
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] =============================================================================================
[12/20 15:42:38    215s]  Final TAT Report : optDesign #4                                                21.15-s110_1
[12/20 15:42:38    215s] =============================================================================================
[12/20 15:42:38    215s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:38    215s] ---------------------------------------------------------------------------------------------
[12/20 15:42:38    215s] [ InitOpt                ]      1   0:00:01.3  (  26.6 % )     0:00:01.3 /  0:00:01.3    1.0
[12/20 15:42:38    215s] [ GlobalOpt              ]      1   0:00:00.8  (  15.9 % )     0:00:00.8 /  0:00:00.8    1.0
[12/20 15:42:38    215s] [ DrvOpt                 ]      2   0:00:00.3  (   5.8 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:42:38    215s] [ AreaOpt                ]      1   0:00:00.6  (  12.4 % )     0:00:00.7 /  0:00:00.7    1.0
[12/20 15:42:38    215s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:38    215s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.6 % )     0:00:01.0 /  0:00:00.1    0.1
[12/20 15:42:38    215s] [ DrvReport              ]      2   0:00:00.9  (  18.7 % )     0:00:00.9 /  0:00:00.0    0.0
[12/20 15:42:38    215s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:38    215s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:38    215s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:38    215s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:42:38    215s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:38    215s] [ RefinePlace            ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:38    215s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:38    215s] [ ExtractRC              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/20 15:42:38    215s] [ TimingUpdate           ]     20   0:00:00.1  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.1
[12/20 15:42:38    215s] [ FullDelayCalc          ]      3   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.1    0.9
[12/20 15:42:38    215s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:42:38    215s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.3
[12/20 15:42:38    215s] [ MISC                   ]          0:00:00.4  (   9.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/20 15:42:38    215s] ---------------------------------------------------------------------------------------------
[12/20 15:42:38    215s]  optDesign #4 TOTAL                 0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.0    0.8
[12/20 15:42:38    215s] ---------------------------------------------------------------------------------------------
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] <CMD> optDesign -postCTS -hold
[12/20 15:42:38    215s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2138.3M, totSessionCpu=0:03:36 **
[12/20 15:42:38    215s] *** optDesign #5 [begin] : totSession cpu/real = 0:03:35.5/1:17:50.8 (0.0), mem = 2550.0M
[12/20 15:42:38    215s] Info: 1 threads available for lower-level modules during optimization.
[12/20 15:42:38    215s] GigaOpt running with 1 threads.
[12/20 15:42:38    215s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:03:35.5/1:17:50.8 (0.0), mem = 2550.0M
[12/20 15:42:38    215s] **INFO: User settings:
[12/20 15:42:38    215s] setExtractRCMode -basic                    true
[12/20 15:42:38    215s] setExtractRCMode -coupled                  true
[12/20 15:42:38    215s] setExtractRCMode -effortLevel              low
[12/20 15:42:38    215s] setExtractRCMode -engine                   preRoute
[12/20 15:42:38    215s] setExtractRCMode -extended                 false
[12/20 15:42:38    215s] setExtractRCMode -noCleanRCDB              true
[12/20 15:42:38    215s] setExtractRCMode -nrNetInMemory            100000
[12/20 15:42:38    215s] setUsefulSkewMode -ecoRoute                false
[12/20 15:42:38    215s] setDelayCalMode -enable_high_fanout        true
[12/20 15:42:38    215s] setDelayCalMode -engine                    aae
[12/20 15:42:38    215s] setDelayCalMode -ignoreNetLoad             false
[12/20 15:42:38    215s] setDelayCalMode -signOff                   true
[12/20 15:42:38    215s] setDelayCalMode -socv_accuracy_mode        low
[12/20 15:42:38    215s] setOptMode -activeSetupViews               { my_analysis_view_setup }
[12/20 15:42:38    215s] setOptMode -autoSetupViews                 { my_analysis_view_setup}
[12/20 15:42:38    215s] setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
[12/20 15:42:38    215s] setOptMode -autoViewOpt                    false
[12/20 15:42:38    215s] setOptMode -deleteInst                     true
[12/20 15:42:38    215s] setOptMode -drcMargin                      0
[12/20 15:42:38    215s] setOptMode -fixCap                         false
[12/20 15:42:38    215s] setOptMode -fixDrc                         true
[12/20 15:42:38    215s] setOptMode -fixFanoutLoad                  false
[12/20 15:42:38    215s] setOptMode -fixTran                        false
[12/20 15:42:38    215s] setOptMode -optimizeFF                     true
[12/20 15:42:38    215s] setOptMode -setupTargetSlack               0
[12/20 15:42:38    215s] setPlaceMode -place_design_floorplan_mode  false
[12/20 15:42:38    215s] setAnalysisMode -analysisType              onChipVariation
[12/20 15:42:38    215s] setAnalysisMode -checkType                 setup
[12/20 15:42:38    215s] setAnalysisMode -clkSrcPath                true
[12/20 15:42:38    215s] setAnalysisMode -clockPropagation          sdcControl
[12/20 15:42:38    215s] setAnalysisMode -cppr                      both
[12/20 15:42:38    215s] setAnalysisMode -skew                      true
[12/20 15:42:38    215s] setAnalysisMode -usefulSkew                true
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:38    215s] Summary for sequential cells identification: 
[12/20 15:42:38    215s]   Identified SBFF number: 114
[12/20 15:42:38    215s]   Identified MBFF number: 0
[12/20 15:42:38    215s]   Identified SB Latch number: 0
[12/20 15:42:38    215s]   Identified MB Latch number: 0
[12/20 15:42:38    215s]   Not identified SBFF number: 6
[12/20 15:42:38    215s]   Not identified MBFF number: 0
[12/20 15:42:38    215s]   Not identified SB Latch number: 0
[12/20 15:42:38    215s]   Not identified MB Latch number: 0
[12/20 15:42:38    215s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:38    215s]  Visiting view : my_analysis_view_setup
[12/20 15:42:38    215s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:38    215s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:38    215s]  Visiting view : my_analysis_view_hold
[12/20 15:42:38    215s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:38    215s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:38    215s] TLC MultiMap info (StdDelay):
[12/20 15:42:38    215s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:38    215s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:38    215s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:38    215s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:38    215s]  Setting StdDelay to: 50.6ps
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:38    215s] Need call spDPlaceInit before registerPrioInstLoc.
[12/20 15:42:38    215s] OPERPROF: Starting DPlace-Init at level 1, MEM:2552.0M, EPOCH TIME: 1734689558.959999
[12/20 15:42:38    215s] Processing tracks to init pin-track alignment.
[12/20 15:42:38    215s] z: 2, totalTracks: 1
[12/20 15:42:38    215s] z: 4, totalTracks: 1
[12/20 15:42:38    215s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:38    215s] All LLGs are deleted
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2552.0M, EPOCH TIME: 1734689558.963319
[12/20 15:42:38    215s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2552.0M, EPOCH TIME: 1734689558.963543
[12/20 15:42:38    215s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2552.0M, EPOCH TIME: 1734689558.964544
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2552.0M, EPOCH TIME: 1734689558.964744
[12/20 15:42:38    215s] Max number of tech site patterns supported in site array is 256.
[12/20 15:42:38    215s] Core basic site is CoreSite
[12/20 15:42:38    215s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2552.0M, EPOCH TIME: 1734689558.971199
[12/20 15:42:38    215s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:42:38    215s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:42:38    215s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2552.0M, EPOCH TIME: 1734689558.971828
[12/20 15:42:38    215s] Fast DP-INIT is on for default
[12/20 15:42:38    215s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:42:38    215s] Atter site array init, number of instance map data is 0.
[12/20 15:42:38    215s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2552.0M, EPOCH TIME: 1734689558.973612
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:38    215s] OPERPROF:     Starting CMU at level 3, MEM:2552.0M, EPOCH TIME: 1734689558.974363
[12/20 15:42:38    215s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2552.0M, EPOCH TIME: 1734689558.974879
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:42:38    215s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.011, REAL:0.011, MEM:2552.0M, EPOCH TIME: 1734689558.975399
[12/20 15:42:38    215s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2552.0M, EPOCH TIME: 1734689558.975416
[12/20 15:42:38    215s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2552.0M, EPOCH TIME: 1734689558.975430
[12/20 15:42:38    215s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2552.0MB).
[12/20 15:42:38    215s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.017, REAL:0.017, MEM:2552.0M, EPOCH TIME: 1734689558.976989
[12/20 15:42:38    215s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2552.0M, EPOCH TIME: 1734689558.977045
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:38    215s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2550.0M, EPOCH TIME: 1734689558.978501
[12/20 15:42:38    215s] 
[12/20 15:42:38    215s] Creating Lib Analyzer ...
[12/20 15:42:39    215s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:39    215s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:39    215s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:39    215s] 
[12/20 15:42:39    216s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:36 mem=2572.0M
[12/20 15:42:39    216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:36 mem=2572.0M
[12/20 15:42:39    216s] Creating Lib Analyzer, finished. 
[12/20 15:42:39    216s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2144.1M, totSessionCpu=0:03:36 **
[12/20 15:42:39    216s] *** optDesign -postCTS ***
[12/20 15:42:39    216s] DRC Margin: user margin 0.0
[12/20 15:42:39    216s] Hold Target Slack: user slack 0
[12/20 15:42:39    216s] Setup Target Slack: user slack 0;
[12/20 15:42:39    216s] setUsefulSkewMode -ecoRoute false
[12/20 15:42:39    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2572.0M, EPOCH TIME: 1734689559.482467
[12/20 15:42:39    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:39    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:39    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2572.0M, EPOCH TIME: 1734689559.490850
[12/20 15:42:39    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:39    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:39    216s] Deleting Lib Analyzer.
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:39    216s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:39    216s] Summary for sequential cells identification: 
[12/20 15:42:39    216s]   Identified SBFF number: 114
[12/20 15:42:39    216s]   Identified MBFF number: 0
[12/20 15:42:39    216s]   Identified SB Latch number: 0
[12/20 15:42:39    216s]   Identified MB Latch number: 0
[12/20 15:42:39    216s]   Not identified SBFF number: 6
[12/20 15:42:39    216s]   Not identified MBFF number: 0
[12/20 15:42:39    216s]   Not identified SB Latch number: 0
[12/20 15:42:39    216s]   Not identified MB Latch number: 0
[12/20 15:42:39    216s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:39    216s]  Visiting view : my_analysis_view_setup
[12/20 15:42:39    216s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:39    216s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:39    216s]  Visiting view : my_analysis_view_hold
[12/20 15:42:39    216s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:39    216s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:39    216s] TLC MultiMap info (StdDelay):
[12/20 15:42:39    216s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:39    216s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:39    216s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:39    216s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:39    216s]  Setting StdDelay to: 50.6ps
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:39    216s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2572.0M, EPOCH TIME: 1734689559.502734
[12/20 15:42:39    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:39    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:39    216s] All LLGs are deleted
[12/20 15:42:39    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:39    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:39    216s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2572.0M, EPOCH TIME: 1734689559.502782
[12/20 15:42:39    216s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2572.0M, EPOCH TIME: 1734689559.502800
[12/20 15:42:39    216s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2566.0M, EPOCH TIME: 1734689559.503001
[12/20 15:42:39    216s] Start to check current routing status for nets...
[12/20 15:42:39    216s] All nets are already routed correctly.
[12/20 15:42:39    216s] End to check current routing status for nets (mem=2566.0M)
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] Creating Lib Analyzer ...
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:39    216s] Summary for sequential cells identification: 
[12/20 15:42:39    216s]   Identified SBFF number: 114
[12/20 15:42:39    216s]   Identified MBFF number: 0
[12/20 15:42:39    216s]   Identified SB Latch number: 0
[12/20 15:42:39    216s]   Identified MB Latch number: 0
[12/20 15:42:39    216s]   Not identified SBFF number: 6
[12/20 15:42:39    216s]   Not identified MBFF number: 0
[12/20 15:42:39    216s]   Not identified SB Latch number: 0
[12/20 15:42:39    216s]   Not identified MB Latch number: 0
[12/20 15:42:39    216s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:39    216s]  Visiting view : my_analysis_view_setup
[12/20 15:42:39    216s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:39    216s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:39    216s]  Visiting view : my_analysis_view_hold
[12/20 15:42:39    216s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:39    216s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:39    216s] TLC MultiMap info (StdDelay):
[12/20 15:42:39    216s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:39    216s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:39    216s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:39    216s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:39    216s]  Setting StdDelay to: 50.6ps
[12/20 15:42:39    216s] 
[12/20 15:42:39    216s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:39    216s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:39    216s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:39    216s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:39    216s] 
[12/20 15:42:40    216s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:37 mem=2572.0M
[12/20 15:42:40    216s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:37 mem=2572.0M
[12/20 15:42:40    216s] Creating Lib Analyzer, finished. 
[12/20 15:42:40    216s] #optDebug: Start CG creation (mem=2600.7M)
[12/20 15:42:40    216s]  ...initializing CG  maxDriveDist 3987.607000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 398.760000 
[12/20 15:42:40    216s] (cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s]  ...processing cgPrt (cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s]  ...processing cgEgp (cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s]  ...processing cgPbk (cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s]  ...processing cgNrb(cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s]  ...processing cgObs (cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s]  ...processing cgCon (cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s]  ...processing cgPdm (cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2674.1M)
[12/20 15:42:40    216s] Compute RC Scale Done ...
[12/20 15:42:40    216s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:36.7/1:17:51.9 (0.0), mem = 2664.6M
[12/20 15:42:40    216s] 
[12/20 15:42:40    216s] =============================================================================================
[12/20 15:42:40    216s]  Step TAT Report : InitOpt #1 / optDesign #5                                    21.15-s110_1
[12/20 15:42:40    216s] =============================================================================================
[12/20 15:42:40    216s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:40    216s] ---------------------------------------------------------------------------------------------
[12/20 15:42:40    216s] [ CellServerInit         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.9
[12/20 15:42:40    216s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  85.3 % )     0:00:01.0 /  0:00:01.0    1.0
[12/20 15:42:40    216s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:40    216s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:40    216s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:40    216s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.0    0.8
[12/20 15:42:40    216s] ---------------------------------------------------------------------------------------------
[12/20 15:42:40    216s]  InitOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/20 15:42:40    216s] ---------------------------------------------------------------------------------------------
[12/20 15:42:40    216s] 
[12/20 15:42:40    216s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:40    216s] ### Creating PhyDesignMc. totSessionCpu=0:03:37 mem=2664.6M
[12/20 15:42:40    216s] OPERPROF: Starting DPlace-Init at level 1, MEM:2664.6M, EPOCH TIME: 1734689560.102231
[12/20 15:42:40    216s] Processing tracks to init pin-track alignment.
[12/20 15:42:40    216s] z: 2, totalTracks: 1
[12/20 15:42:40    216s] z: 4, totalTracks: 1
[12/20 15:42:40    216s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:40    216s] All LLGs are deleted
[12/20 15:42:40    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:40    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:40    216s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2664.6M, EPOCH TIME: 1734689560.105507
[12/20 15:42:40    216s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2664.6M, EPOCH TIME: 1734689560.105700
[12/20 15:42:40    216s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2664.6M, EPOCH TIME: 1734689560.106613
[12/20 15:42:40    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:40    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:40    216s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2664.6M, EPOCH TIME: 1734689560.106794
[12/20 15:42:40    216s] Max number of tech site patterns supported in site array is 256.
[12/20 15:42:40    216s] Core basic site is CoreSite
[12/20 15:42:40    216s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2664.6M, EPOCH TIME: 1734689560.112685
[12/20 15:42:40    216s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:42:40    216s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:42:40    216s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2664.6M, EPOCH TIME: 1734689560.113372
[12/20 15:42:40    216s] Fast DP-INIT is on for default
[12/20 15:42:40    216s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:42:40    216s] Atter site array init, number of instance map data is 0.
[12/20 15:42:40    216s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2664.6M, EPOCH TIME: 1734689560.115016
[12/20 15:42:40    216s] 
[12/20 15:42:40    216s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:40    216s] 
[12/20 15:42:40    216s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:40    216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2664.6M, EPOCH TIME: 1734689560.116163
[12/20 15:42:40    216s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2664.6M, EPOCH TIME: 1734689560.116182
[12/20 15:42:40    216s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2664.6M, EPOCH TIME: 1734689560.116195
[12/20 15:42:40    216s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2664.6MB).
[12/20 15:42:40    216s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2664.6M, EPOCH TIME: 1734689560.116854
[12/20 15:42:40    216s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:40    216s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:37 mem=2664.6M
[12/20 15:42:40    216s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.6M, EPOCH TIME: 1734689560.121647
[12/20 15:42:40    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:40    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:40    216s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:40    216s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:40    216s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2607.6M, EPOCH TIME: 1734689560.123123
[12/20 15:42:40    216s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:40    216s] GigaOpt Hold Optimizer is used
[12/20 15:42:40    216s] Deleting Lib Analyzer.
[12/20 15:42:40    216s] End AAE Lib Interpolated Model. (MEM=2607.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:40    216s] 
[12/20 15:42:40    216s] Creating Lib Analyzer ...
[12/20 15:42:40    216s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:40    216s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:40    216s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:40    216s] 
[12/20 15:42:40    217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:37 mem=2607.6M
[12/20 15:42:40    217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:37 mem=2607.6M
[12/20 15:42:40    217s] Creating Lib Analyzer, finished. 
[12/20 15:42:40    217s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:37 mem=2607.6M ***
[12/20 15:42:40    217s] *** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:03:37.2/1:17:52.5 (0.0), mem = 2607.6M
[12/20 15:42:40    217s] Effort level <high> specified for reg2reg path_group
[12/20 15:42:40    217s] Saving timing graph ...
[12/20 15:42:40    217s] Done save timing graph
[12/20 15:42:40    217s] 
[12/20 15:42:40    217s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:40    217s] Deleting Lib Analyzer.
[12/20 15:42:40    217s] 
[12/20 15:42:40    217s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:40    217s] Starting delay calculation for Hold views
[12/20 15:42:40    217s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:40    217s] #################################################################################
[12/20 15:42:40    217s] # Design Stage: PreRoute
[12/20 15:42:40    217s] # Design Name: elevator
[12/20 15:42:40    217s] # Design Mode: 90nm
[12/20 15:42:40    217s] # Analysis Mode: MMMC OCV 
[12/20 15:42:40    217s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:40    217s] # Signoff Settings: SI Off 
[12/20 15:42:40    217s] #################################################################################
[12/20 15:42:40    217s] Calculate late delays in OCV mode...
[12/20 15:42:40    217s] Calculate early delays in OCV mode...
[12/20 15:42:40    217s] Topological Sorting (REAL = 0:00:00.0, MEM = 2620.3M, InitMEM = 2620.3M)
[12/20 15:42:40    217s] Start delay calculation (fullDC) (1 T). (MEM=2620.35)
[12/20 15:42:40    217s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:42:40    217s] End AAE Lib Interpolated Model. (MEM=2640.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:40    217s] Total number of fetched objects 201
[12/20 15:42:40    217s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:40    217s] End delay calculation. (MEM=2627.89 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:40    217s] End delay calculation (fullDC). (MEM=2627.89 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:40    217s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2627.9M) ***
[12/20 15:42:40    217s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:37 mem=2635.9M)
[12/20 15:42:40    217s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:37 mem=2635.9M ***
[12/20 15:42:40    217s] Done building hold timer [103 node(s), 132 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:37 mem=2651.2M ***
[12/20 15:42:40    217s] Restoring timing graph ...
[12/20 15:42:41    217s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/20 15:42:41    217s] Done restore timing graph
[12/20 15:42:41    217s] Done building cte setup timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:03:38 mem=2667.7M ***
[12/20 15:42:41    217s] *info: category slack lower bound [L 0.0] default
[12/20 15:42:41    217s] *info: category slack lower bound [H 0.0] reg2reg 
[12/20 15:42:41    217s] --------------------------------------------------- 
[12/20 15:42:41    217s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/20 15:42:41    217s] --------------------------------------------------- 
[12/20 15:42:41    217s]          WNS    reg2regWNS
[12/20 15:42:41    217s]   972.481 ns    972.481 ns
[12/20 15:42:41    217s] --------------------------------------------------- 
[12/20 15:42:41    217s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:42:41    217s] 
[12/20 15:42:41    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:41    217s] Summary for sequential cells identification: 
[12/20 15:42:41    217s]   Identified SBFF number: 114
[12/20 15:42:41    217s]   Identified MBFF number: 0
[12/20 15:42:41    217s]   Identified SB Latch number: 0
[12/20 15:42:41    217s]   Identified MB Latch number: 0
[12/20 15:42:41    217s]   Not identified SBFF number: 6
[12/20 15:42:41    217s]   Not identified MBFF number: 0
[12/20 15:42:41    217s]   Not identified SB Latch number: 0
[12/20 15:42:41    217s]   Not identified MB Latch number: 0
[12/20 15:42:41    217s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:41    217s]  Visiting view : my_analysis_view_setup
[12/20 15:42:41    217s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:41    217s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:41    217s]  Visiting view : my_analysis_view_hold
[12/20 15:42:41    217s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:41    217s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:41    217s] TLC MultiMap info (StdDelay):
[12/20 15:42:41    217s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:41    217s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:41    217s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:41    217s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:41    217s]  Setting StdDelay to: 50.6ps
[12/20 15:42:41    217s] 
[12/20 15:42:41    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:41    217s] 
[12/20 15:42:41    217s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:41    217s] 
[12/20 15:42:41    217s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:41    217s] 
[12/20 15:42:41    217s] Creating Lib Analyzer ...
[12/20 15:42:41    217s] 
[12/20 15:42:41    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:42:41    217s] Summary for sequential cells identification: 
[12/20 15:42:41    217s]   Identified SBFF number: 114
[12/20 15:42:41    217s]   Identified MBFF number: 0
[12/20 15:42:41    217s]   Identified SB Latch number: 0
[12/20 15:42:41    217s]   Identified MB Latch number: 0
[12/20 15:42:41    217s]   Not identified SBFF number: 6
[12/20 15:42:41    217s]   Not identified MBFF number: 0
[12/20 15:42:41    217s]   Not identified SB Latch number: 0
[12/20 15:42:41    217s]   Not identified MB Latch number: 0
[12/20 15:42:41    217s]   Number of sequential cells which are not FFs: 83
[12/20 15:42:41    217s]  Visiting view : my_analysis_view_setup
[12/20 15:42:41    217s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:42:41    217s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:42:41    217s]  Visiting view : my_analysis_view_hold
[12/20 15:42:41    217s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:41    217s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:41    217s] TLC MultiMap info (StdDelay):
[12/20 15:42:41    217s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:42:41    217s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:42:41    217s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:42:41    217s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:42:41    217s]  Setting StdDelay to: 50.6ps
[12/20 15:42:41    217s] 
[12/20 15:42:41    217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:42:41    217s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:42:41    217s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:42:41    217s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:42:41    217s] 
[12/20 15:42:41    218s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:38 mem=2691.7M
[12/20 15:42:41    218s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:38 mem=2691.7M
[12/20 15:42:41    218s] Creating Lib Analyzer, finished. 
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] *Info: minBufDelay = 116.6 ps, libStdDelay = 50.6 ps, minBufSize = 12544000 (4.0)
[12/20 15:42:41    218s] *Info: worst delay setup view: my_analysis_view_setup
[12/20 15:42:41    218s] Footprint list for hold buffering (delay unit: ps)
[12/20 15:42:41    218s] =================================================================
[12/20 15:42:41    218s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[12/20 15:42:41    218s] ------------------------------------------------------------------
[12/20 15:42:41    218s] *Info:       55.7       2.34     40.05    4.0  37.93 buffd1 (I,Z)
[12/20 15:42:41    218s] *Info:       54.4       2.19     16.80    5.0  13.39 buffd3 (I,Z)
[12/20 15:42:41    218s] *Info:       60.1       2.48     35.01    5.0  34.44 bufbd1 (I,Z)
[12/20 15:42:41    218s] *Info:       63.6       2.16     19.61    6.0  17.13 buffd2 (I,Z)
[12/20 15:42:41    218s] *Info:       62.7       2.34     19.89    6.0  17.39 bufbd2 (I,Z)
[12/20 15:42:41    218s] *Info:       67.8       2.35     15.68    7.0   9.11 bufbd4 (I,Z)
[12/20 15:42:41    218s] *Info:       58.5       2.27     12.88    7.0  11.32 bufbd3 (I,Z)
[12/20 15:42:41    218s] *Info:       64.5       2.14     14.56    8.0   8.58 buffd4 (I,Z)
[12/20 15:42:41    218s] *Info:      283.8       2.14     60.22    8.0  56.37 dl01d1 (I,Z)
[12/20 15:42:41    218s] *Info:      275.2       2.06     31.93    9.0  19.38 dl01d2 (I,Z)
[12/20 15:42:41    218s] *Info:      581.1       2.18     70.58    9.0  59.47 dl02d1 (I,Z)
[12/20 15:42:41    218s] *Info:       54.1       2.16      8.96   10.0   5.44 buffd7 (I,Z)
[12/20 15:42:41    218s] *Info:      548.3       2.12     36.97   10.0  20.56 dl02d2 (I,Z)
[12/20 15:42:41    218s] *Info:     1202.3       2.16     85.98   10.0  64.00 dl03d1 (I,Z)
[12/20 15:42:41    218s] *Info:      272.2       2.23     22.69   11.0   9.35 dl01d4 (I,Z)
[12/20 15:42:41    218s] *Info:      553.6       2.00     29.69   11.0  11.10 dl02d4 (I,Z)
[12/20 15:42:41    218s] *Info:       55.3       2.18      6.16   13.0   3.86 buffda (I,Z)
[12/20 15:42:41    218s] *Info:     2554.2       2.12    106.99   13.0  75.57 dl04d1 (I,Z)
[12/20 15:42:41    218s] *Info:       61.9       2.27      8.40   14.0   5.37 bufbd7 (I,Z)
[12/20 15:42:41    218s] *Info:     1161.8       2.19     26.05   14.0  17.23 dl03d2 (I,Z)
[12/20 15:42:41    218s] *Info:     1130.2       2.22     21.85   16.0   9.08 dl03d4 (I,Z)
[12/20 15:42:41    218s] *Info:       72.8       2.27      5.88   17.0   3.42 bufbda (I,Z)
[12/20 15:42:41    218s] *Info:     2364.6       2.17     28.01   17.0  17.92 dl04d2 (I,Z)
[12/20 15:42:41    218s] *Info:     2406.9       2.17     24.93   18.0  10.01 dl04d4 (I,Z)
[12/20 15:42:41    218s] *Info:       91.0       2.27      4.76   19.0   2.36 bufbdf (I,Z)
[12/20 15:42:41    218s] *Info:      107.8       2.24      3.92   24.0   1.79 bufbdk (I,Z)
[12/20 15:42:41    218s] =================================================================
[12/20 15:42:41    218s] Hold Timer stdDelay = 24.5ps
[12/20 15:42:41    218s]  Visiting view : my_analysis_view_hold
[12/20 15:42:41    218s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:42:41    218s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:42:41    218s] Hold Timer stdDelay = 24.5ps (my_analysis_view_hold)
[12/20 15:42:41    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2691.7M, EPOCH TIME: 1734689561.697543
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:41    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2691.7M, EPOCH TIME: 1734689561.705718
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup
Hold views included:
 my_analysis_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  0.000  |
|           TNS (ns):| -1.377  | -1.377  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2710.8M, EPOCH TIME: 1734689561.715444
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:41    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2710.8M, EPOCH TIME: 1734689561.723553
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2184.8M, totSessionCpu=0:03:38 **
[12/20 15:42:41    218s] *** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:03:38.3/1:17:53.6 (0.0), mem = 2614.8M
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] =============================================================================================
[12/20 15:42:41    218s]  Step TAT Report : BuildHoldData #1 / optDesign #5                              21.15-s110_1
[12/20 15:42:41    218s] =============================================================================================
[12/20 15:42:41    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:41    218s] ---------------------------------------------------------------------------------------------
[12/20 15:42:41    218s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:42:41    218s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  46.0 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:41    218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ TimingUpdate           ]      9   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:42:41    218s] [ FullDelayCalc          ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:42:41    218s] [ TimingReport           ]      2   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.1    1.0
[12/20 15:42:41    218s] [ SaveTimingGraph        ]      1   0:00:00.1  (   6.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:41    218s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:41    218s] [ MISC                   ]          0:00:00.2  (  19.1 % )     0:00:00.2 /  0:00:00.2    0.9
[12/20 15:42:41    218s] ---------------------------------------------------------------------------------------------
[12/20 15:42:41    218s]  BuildHoldData #1 TOTAL             0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[12/20 15:42:41    218s] ---------------------------------------------------------------------------------------------
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] *** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:03:38.3/1:17:53.6 (0.0), mem = 2614.8M
[12/20 15:42:41    218s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.24
[12/20 15:42:41    218s] {MMLU 0 0 114}
[12/20 15:42:41    218s] ### Creating LA Mngr. totSessionCpu=0:03:38 mem=2614.8M
[12/20 15:42:41    218s] ### Creating LA Mngr, finished. totSessionCpu=0:03:38 mem=2614.8M
[12/20 15:42:41    218s] HoldSingleBuffer minRootGain=0.000
[12/20 15:42:41    218s] HoldSingleBuffer minRootGain=0.000
[12/20 15:42:41    218s] HoldSingleBuffer minRootGain=0.000
[12/20 15:42:41    218s] HoldSingleBuffer minRootGain=0.000
[12/20 15:42:41    218s] *info: Run optDesign holdfix with 1 thread.
[12/20 15:42:41    218s] Info: 21 io nets excluded
[12/20 15:42:41    218s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:42:41    218s] --------------------------------------------------- 
[12/20 15:42:41    218s]    Hold Timing Summary  - Initial 
[12/20 15:42:41    218s] --------------------------------------------------- 
[12/20 15:42:41    218s]  Target slack:       0.0000 ns
[12/20 15:42:41    218s]  View: my_analysis_view_hold 
[12/20 15:42:41    218s]    WNS:      -0.2613
[12/20 15:42:41    218s]    TNS:      -1.3772
[12/20 15:42:41    218s]    VP :            9
[12/20 15:42:41    218s]    Worst hold path end point: door_timer_reg[0]/D 
[12/20 15:42:41    218s] --------------------------------------------------- 
[12/20 15:42:41    218s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:42:41    218s] ### Creating PhyDesignMc. totSessionCpu=0:03:38 mem=2672.0M
[12/20 15:42:41    218s] OPERPROF: Starting DPlace-Init at level 1, MEM:2672.0M, EPOCH TIME: 1734689561.758113
[12/20 15:42:41    218s] Processing tracks to init pin-track alignment.
[12/20 15:42:41    218s] z: 2, totalTracks: 1
[12/20 15:42:41    218s] z: 4, totalTracks: 1
[12/20 15:42:41    218s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:42:41    218s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2672.0M, EPOCH TIME: 1734689561.762422
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:42:41    218s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.009, REAL:0.009, MEM:2672.0M, EPOCH TIME: 1734689561.771057
[12/20 15:42:41    218s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2672.0M, EPOCH TIME: 1734689561.771101
[12/20 15:42:41    218s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2672.0M, EPOCH TIME: 1734689561.771123
[12/20 15:42:41    218s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2672.0MB).
[12/20 15:42:41    218s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2672.0M, EPOCH TIME: 1734689561.771790
[12/20 15:42:41    218s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:42:41    218s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=2672.0M
[12/20 15:42:41    218s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2672.0M, EPOCH TIME: 1734689561.795635
[12/20 15:42:41    218s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2672.0M, EPOCH TIME: 1734689561.795711
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] *** Starting Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:38 mem=2672.0M density=100.000% ***
[12/20 15:42:41    218s] Optimizer Target Slack 0.000 StdDelay is 0.02450  
[12/20 15:42:41    218s] ### Creating RouteCongInterface, started
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] #optDebug: {0, 0.900}
[12/20 15:42:41    218s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
[12/20 15:42:41    218s] *info: Hold Batch Commit is enabled
[12/20 15:42:41    218s] *info: Levelized Batch Commit is enabled
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] Phase I ......
[12/20 15:42:41    218s] Executing transform: ECO Safe Resize
[12/20 15:42:41    218s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:41    218s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/20 15:42:41    218s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:41    218s] Worst hold path end point:
[12/20 15:42:41    218s]   door_timer_reg[0]/D
[12/20 15:42:41    218s]     net: n_67 (nrTerm=2)
[12/20 15:42:41    218s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[12/20 15:42:41    218s] |   0|  -0.261|    -1.38|       9|          0|       0(     0)|  100.00%|   0:00:00.0|  2682.0M|
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] Capturing REF for hold ...
[12/20 15:42:41    218s]    Hold Timing Snapshot: (REF)
[12/20 15:42:41    218s]              All PG WNS: -0.261
[12/20 15:42:41    218s]              All PG TNS: -1.377
[12/20 15:42:41    218s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:41    218s] Executing transform: AddBuffer + LegalResize
[12/20 15:42:41    218s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:41    218s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/20 15:42:41    218s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:41    218s] Worst hold path end point:
[12/20 15:42:41    218s]   door_timer_reg[0]/D
[12/20 15:42:41    218s]     net: n_67 (nrTerm=2)
[12/20 15:42:41    218s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[12/20 15:42:41    218s] |   0|  -0.261|    -1.38|       9|          0|       0(     0)|  100.00%|   0:00:00.0|  2682.0M|
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] Capturing REF for hold ...
[12/20 15:42:41    218s]    Hold Timing Snapshot: (REF)
[12/20 15:42:41    218s]              All PG WNS: -0.261
[12/20 15:42:41    218s]              All PG TNS: -1.377
[12/20 15:42:41    218s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:42:41    218s] --------------------------------------------------- 
[12/20 15:42:41    218s]    Hold Timing Summary  - Phase I 
[12/20 15:42:41    218s] --------------------------------------------------- 
[12/20 15:42:41    218s]  Target slack:       0.0000 ns
[12/20 15:42:41    218s]  View: my_analysis_view_hold 
[12/20 15:42:41    218s]    WNS:      -0.2613
[12/20 15:42:41    218s]    TNS:      -1.3772
[12/20 15:42:41    218s]    VP :            9
[12/20 15:42:41    218s]    Worst hold path end point: door_timer_reg[0]/D 
[12/20 15:42:41    218s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] =======================================================================
[12/20 15:42:41    218s]                 Reasons for remaining hold violations
[12/20 15:42:41    218s] =======================================================================
[12/20 15:42:41    218s] *info: Total 31 net(s) have violated hold timing slacks.
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] Buffering failure reasons
[12/20 15:42:41    218s] ------------------------------------------------
[12/20 15:42:41    218s] *info:    31 net(s): Could not be fixed because of internal reason: UnknownReason.
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] Resizing failure reasons
[12/20 15:42:41    218s] ------------------------------------------------
[12/20 15:42:41    218s] *info:    31 net(s): Could not be fixed because of internal reason: UnknownReason.
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] *** Finished Core Fixing (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:38 mem=2682.0M density=100.000% ***
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:03:38 mem=2682.0M density=100.000%) ***
[12/20 15:42:41    218s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.24
[12/20 15:42:41    218s] **INFO: total 26 insts, 31 nets marked don't touch
[12/20 15:42:41    218s] **INFO: total 26 insts, 31 nets marked don't touch DB property
[12/20 15:42:41    218s] **INFO: total 26 insts, 31 nets unmarked don't touch

[12/20 15:42:41    218s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2662.9M, EPOCH TIME: 1734689561.822050
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2614.9M, EPOCH TIME: 1734689561.824102
[12/20 15:42:41    218s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:42:41    218s] *** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:38.4/1:17:53.7 (0.0), mem = 2614.9M
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] =============================================================================================
[12/20 15:42:41    218s]  Step TAT Report : HoldOpt #1 / optDesign #5                                    21.15-s110_1
[12/20 15:42:41    218s] =============================================================================================
[12/20 15:42:41    218s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:41    218s] ---------------------------------------------------------------------------------------------
[12/20 15:42:41    218s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.6
[12/20 15:42:41    218s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  38.7 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:42:41    218s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   9.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ OptimizationStep       ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ HoldCollectNode        ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ HoldSortNodeList       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ HoldBottleneckCount    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ HoldTimerCalcSummary   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ TimingUpdate           ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:41    218s] [ TimingReport           ]      2   0:00:00.0  (  11.1 % )     0:00:00.0 /  0:00:00.0    1.9
[12/20 15:42:41    218s] [ MISC                   ]          0:00:00.0  (  35.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:42:41    218s] ---------------------------------------------------------------------------------------------
[12/20 15:42:41    218s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:41    218s] ---------------------------------------------------------------------------------------------
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] Reported timing to dir ./timingReports
[12/20 15:42:41    218s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2189.6M, totSessionCpu=0:03:38 **
[12/20 15:42:41    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2614.9M, EPOCH TIME: 1734689561.830274
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:41    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2614.9M, EPOCH TIME: 1734689561.839157
[12/20 15:42:41    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:41    218s] Saving timing graph ...
[12/20 15:42:41    218s] Done save timing graph
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:42:41    218s] 
[12/20 15:42:41    218s] TimeStamp Deleting Cell Server End ...
[12/20 15:42:41    218s] Starting delay calculation for Hold views
[12/20 15:42:42    218s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:42:42    218s] #################################################################################
[12/20 15:42:42    218s] # Design Stage: PreRoute
[12/20 15:42:42    218s] # Design Name: elevator
[12/20 15:42:42    218s] # Design Mode: 90nm
[12/20 15:42:42    218s] # Analysis Mode: MMMC OCV 
[12/20 15:42:42    218s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:42:42    218s] # Signoff Settings: SI Off 
[12/20 15:42:42    218s] #################################################################################
[12/20 15:42:42    218s] Calculate late delays in OCV mode...
[12/20 15:42:42    218s] Calculate early delays in OCV mode...
[12/20 15:42:42    218s] Topological Sorting (REAL = 0:00:00.0, MEM = 2617.7M, InitMEM = 2617.7M)
[12/20 15:42:42    218s] Start delay calculation (fullDC) (1 T). (MEM=2617.71)
[12/20 15:42:42    218s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:42:42    218s] End AAE Lib Interpolated Model. (MEM=2637.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:42    218s] Total number of fetched objects 201
[12/20 15:42:42    218s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:42:42    218s] End delay calculation. (MEM=2625.26 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:42    218s] End delay calculation (fullDC). (MEM=2625.26 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:42:42    218s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2625.3M) ***
[12/20 15:42:42    218s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:03:39 mem=2633.3M)
[12/20 15:42:42    218s] Restoring timing graph ...
[12/20 15:42:42    218s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/20 15:42:42    218s] Done restore timing graph
[12/20 15:42:43    218s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 
Hold views included:
 my_analysis_view_hold 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  0.000  |
|           TNS (ns):| -1.377  | -1.377  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:42:43    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2639.3M, EPOCH TIME: 1734689563.301044
[12/20 15:42:43    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] 
[12/20 15:42:43    218s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:43    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2639.3M, EPOCH TIME: 1734689563.309888
[12/20 15:42:43    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] Density: 0.763%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2639.3M, EPOCH TIME: 1734689563.316267
[12/20 15:42:43    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] 
[12/20 15:42:43    218s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:43    218s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2639.3M, EPOCH TIME: 1734689563.325076
[12/20 15:42:43    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2639.3M, EPOCH TIME: 1734689563.331359
[12/20 15:42:43    218s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    218s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    219s] 
[12/20 15:42:43    219s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:42:43    219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2639.3M, EPOCH TIME: 1734689563.340114
[12/20 15:42:43    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    219s] *** Final Summary (holdfix) CPU=0:00:00.6, REAL=0:00:02.0, MEM=2639.3M
[12/20 15:42:43    219s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 2226.0M, totSessionCpu=0:03:39 **
[12/20 15:42:43    219s] *** Finished optDesign ***
[12/20 15:42:43    219s] Info: Destroy the CCOpt slew target map.
[12/20 15:42:43    219s] clean pInstBBox. size 0
[12/20 15:42:43    219s] All LLGs are deleted
[12/20 15:42:43    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:42:43    219s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2631.3M, EPOCH TIME: 1734689563.378292
[12/20 15:42:43    219s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2631.3M, EPOCH TIME: 1734689563.378341
[12/20 15:42:43    219s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:42:43    219s] *** optDesign #5 [finish] : cpu/real = 0:00:03.5/0:00:04.4 (0.8), totSession cpu/real = 0:03:39.0/1:17:55.2 (0.0), mem = 2631.3M
[12/20 15:42:43    219s] 
[12/20 15:42:43    219s] =============================================================================================
[12/20 15:42:43    219s]  Final TAT Report : optDesign #5                                                21.15-s110_1
[12/20 15:42:43    219s] =============================================================================================
[12/20 15:42:43    219s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:42:43    219s] ---------------------------------------------------------------------------------------------
[12/20 15:42:43    219s] [ InitOpt                ]      1   0:00:01.2  (  26.1 % )     0:00:01.2 /  0:00:01.2    1.0
[12/20 15:42:43    219s] [ HoldOpt                ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:43    219s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:42:43    219s] [ BuildHoldData          ]      1   0:00:00.9  (  19.5 % )     0:00:01.1 /  0:00:01.1    1.0
[12/20 15:42:43    219s] [ OptSummaryReport       ]      4   0:00:00.4  (   9.9 % )     0:00:01.6 /  0:00:00.7    0.4
[12/20 15:42:43    219s] [ DrvReport              ]      2   0:00:00.9  (  20.3 % )     0:00:00.9 /  0:00:00.0    0.0
[12/20 15:42:43    219s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  11.4 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:42:43    219s] [ TimingUpdate           ]     18   0:00:00.2  (   4.2 % )     0:00:00.3 /  0:00:00.3    1.1
[12/20 15:42:43    219s] [ FullDelayCalc          ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.8
[12/20 15:42:43    219s] [ TimingReport           ]      6   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:43    219s] [ GenerateReports        ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:42:43    219s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:42:43    219s] ---------------------------------------------------------------------------------------------
[12/20 15:42:43    219s]  optDesign #5 TOTAL                 0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:03.5    0.8
[12/20 15:42:43    219s] ---------------------------------------------------------------------------------------------
[12/20 15:42:43    219s] 
[12/20 15:43:03    219s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[12/20 15:43:03    219s] <CMD> optDesign -postCTS
[12/20 15:43:03    219s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2180.2M, totSessionCpu=0:03:40 **
[12/20 15:43:03    219s] *** optDesign #6 [begin] : totSession cpu/real = 0:03:39.9/1:18:15.1 (0.0), mem = 2598.3M
[12/20 15:43:03    219s] Info: 1 threads available for lower-level modules during optimization.
[12/20 15:43:03    219s] GigaOpt running with 1 threads.
[12/20 15:43:03    219s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:39.9/1:18:15.1 (0.0), mem = 2598.3M
[12/20 15:43:03    219s] **INFO: User settings:
[12/20 15:43:03    219s] setExtractRCMode -basic                    true
[12/20 15:43:03    219s] setExtractRCMode -coupled                  true
[12/20 15:43:03    219s] setExtractRCMode -effortLevel              low
[12/20 15:43:03    219s] setExtractRCMode -engine                   preRoute
[12/20 15:43:03    219s] setExtractRCMode -extended                 false
[12/20 15:43:03    219s] setExtractRCMode -noCleanRCDB              true
[12/20 15:43:03    219s] setExtractRCMode -nrNetInMemory            100000
[12/20 15:43:03    219s] setUsefulSkewMode -ecoRoute                false
[12/20 15:43:03    219s] setDelayCalMode -enable_high_fanout        true
[12/20 15:43:03    219s] setDelayCalMode -engine                    aae
[12/20 15:43:03    219s] setDelayCalMode -ignoreNetLoad             false
[12/20 15:43:03    219s] setDelayCalMode -signOff                   true
[12/20 15:43:03    219s] setDelayCalMode -socv_accuracy_mode        low
[12/20 15:43:03    219s] setOptMode -activeSetupViews               { my_analysis_view_setup }
[12/20 15:43:03    219s] setOptMode -autoSetupViews                 { my_analysis_view_setup}
[12/20 15:43:03    219s] setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
[12/20 15:43:03    219s] setOptMode -autoViewOpt                    false
[12/20 15:43:03    219s] setOptMode -deleteInst                     true
[12/20 15:43:03    219s] setOptMode -drcMargin                      0
[12/20 15:43:03    219s] setOptMode -fixCap                         true
[12/20 15:43:03    219s] setOptMode -fixDrc                         true
[12/20 15:43:03    219s] setOptMode -fixFanoutLoad                  true
[12/20 15:43:03    219s] setOptMode -fixTran                        true
[12/20 15:43:03    219s] setOptMode -optimizeFF                     true
[12/20 15:43:03    219s] setOptMode -setupTargetSlack               0
[12/20 15:43:03    219s] setPlaceMode -place_design_floorplan_mode  false
[12/20 15:43:03    219s] setAnalysisMode -analysisType              onChipVariation
[12/20 15:43:03    219s] setAnalysisMode -checkType                 setup
[12/20 15:43:03    219s] setAnalysisMode -clkSrcPath                true
[12/20 15:43:03    219s] setAnalysisMode -clockPropagation          sdcControl
[12/20 15:43:03    219s] setAnalysisMode -cppr                      both
[12/20 15:43:03    219s] setAnalysisMode -skew                      true
[12/20 15:43:03    219s] setAnalysisMode -usefulSkew                true
[12/20 15:43:03    219s] 
[12/20 15:43:03    219s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 15:43:03    219s] 
[12/20 15:43:03    219s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:43:03    219s] Summary for sequential cells identification: 
[12/20 15:43:03    219s]   Identified SBFF number: 114
[12/20 15:43:03    219s]   Identified MBFF number: 0
[12/20 15:43:03    219s]   Identified SB Latch number: 0
[12/20 15:43:03    219s]   Identified MB Latch number: 0
[12/20 15:43:03    219s]   Not identified SBFF number: 6
[12/20 15:43:03    219s]   Not identified MBFF number: 0
[12/20 15:43:03    219s]   Not identified SB Latch number: 0
[12/20 15:43:03    219s]   Not identified MB Latch number: 0
[12/20 15:43:03    219s]   Number of sequential cells which are not FFs: 83
[12/20 15:43:03    219s]  Visiting view : my_analysis_view_setup
[12/20 15:43:03    219s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:43:03    219s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:43:03    219s]  Visiting view : my_analysis_view_hold
[12/20 15:43:03    219s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:03    219s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:03    219s] TLC MultiMap info (StdDelay):
[12/20 15:43:03    219s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:43:03    219s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:43:03    219s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:43:03    219s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:43:03    219s]  Setting StdDelay to: 50.6ps
[12/20 15:43:03    219s] 
[12/20 15:43:03    219s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:43:03    219s] Need call spDPlaceInit before registerPrioInstLoc.
[12/20 15:43:03    219s] OPERPROF: Starting DPlace-Init at level 1, MEM:2598.3M, EPOCH TIME: 1734689583.323886
[12/20 15:43:03    219s] Processing tracks to init pin-track alignment.
[12/20 15:43:03    219s] z: 2, totalTracks: 1
[12/20 15:43:03    219s] z: 4, totalTracks: 1
[12/20 15:43:03    219s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:03    219s] All LLGs are deleted
[12/20 15:43:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    219s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2598.3M, EPOCH TIME: 1734689583.327128
[12/20 15:43:03    219s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2598.3M, EPOCH TIME: 1734689583.327330
[12/20 15:43:03    219s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2598.3M, EPOCH TIME: 1734689583.328264
[12/20 15:43:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    219s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2598.3M, EPOCH TIME: 1734689583.328448
[12/20 15:43:03    219s] Max number of tech site patterns supported in site array is 256.
[12/20 15:43:03    219s] Core basic site is CoreSite
[12/20 15:43:03    219s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2598.3M, EPOCH TIME: 1734689583.334556
[12/20 15:43:03    219s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:43:03    219s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:43:03    219s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2598.3M, EPOCH TIME: 1734689583.335214
[12/20 15:43:03    219s] Fast DP-INIT is on for default
[12/20 15:43:03    219s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:43:03    219s] Atter site array init, number of instance map data is 0.
[12/20 15:43:03    219s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2598.3M, EPOCH TIME: 1734689583.336923
[12/20 15:43:03    219s] 
[12/20 15:43:03    219s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:03    219s] OPERPROF:     Starting CMU at level 3, MEM:2598.3M, EPOCH TIME: 1734689583.337634
[12/20 15:43:03    219s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2598.3M, EPOCH TIME: 1734689583.338138
[12/20 15:43:03    219s] 
[12/20 15:43:03    219s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:43:03    219s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2598.3M, EPOCH TIME: 1734689583.338627
[12/20 15:43:03    219s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2598.3M, EPOCH TIME: 1734689583.338644
[12/20 15:43:03    219s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2598.3M, EPOCH TIME: 1734689583.338662
[12/20 15:43:03    219s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2598.3MB).
[12/20 15:43:03    219s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2598.3M, EPOCH TIME: 1734689583.340112
[12/20 15:43:03    219s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2598.3M, EPOCH TIME: 1734689583.340165
[12/20 15:43:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    219s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    219s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    219s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2553.3M, EPOCH TIME: 1734689583.341772
[12/20 15:43:03    219s] 
[12/20 15:43:03    219s] Creating Lib Analyzer ...
[12/20 15:43:03    219s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:43:03    219s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:43:03    219s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:43:03    219s] 
[12/20 15:43:03    220s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:40 mem=2575.3M
[12/20 15:43:03    220s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:40 mem=2575.3M
[12/20 15:43:03    220s] Creating Lib Analyzer, finished. 
[12/20 15:43:03    220s] Effort level <high> specified for reg2reg path_group
[12/20 15:43:03    220s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2142.0M, totSessionCpu=0:03:40 **
[12/20 15:43:03    220s] *** optDesign -postCTS ***
[12/20 15:43:03    220s] DRC Margin: user margin 0.0; extra margin 0.2
[12/20 15:43:03    220s] Hold Target Slack: user slack 0
[12/20 15:43:03    220s] Setup Target Slack: user slack 0; extra slack 0.0
[12/20 15:43:03    220s] setUsefulSkewMode -ecoRoute false
[12/20 15:43:03    220s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2585.3M, EPOCH TIME: 1734689583.903244
[12/20 15:43:03    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:03    220s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2585.3M, EPOCH TIME: 1734689583.911403
[12/20 15:43:03    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:43:03    220s] Deleting Lib Analyzer.
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] TimeStamp Deleting Cell Server End ...
[12/20 15:43:03    220s] Multi-VT timing optimization disabled based on library information.
[12/20 15:43:03    220s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:43:03    220s] Summary for sequential cells identification: 
[12/20 15:43:03    220s]   Identified SBFF number: 114
[12/20 15:43:03    220s]   Identified MBFF number: 0
[12/20 15:43:03    220s]   Identified SB Latch number: 0
[12/20 15:43:03    220s]   Identified MB Latch number: 0
[12/20 15:43:03    220s]   Not identified SBFF number: 6
[12/20 15:43:03    220s]   Not identified MBFF number: 0
[12/20 15:43:03    220s]   Not identified SB Latch number: 0
[12/20 15:43:03    220s]   Not identified MB Latch number: 0
[12/20 15:43:03    220s]   Number of sequential cells which are not FFs: 83
[12/20 15:43:03    220s]  Visiting view : my_analysis_view_setup
[12/20 15:43:03    220s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:43:03    220s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:43:03    220s]  Visiting view : my_analysis_view_hold
[12/20 15:43:03    220s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:03    220s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:03    220s] TLC MultiMap info (StdDelay):
[12/20 15:43:03    220s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:43:03    220s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:43:03    220s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:43:03    220s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:43:03    220s]  Setting StdDelay to: 50.6ps
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] TimeStamp Deleting Cell Server End ...
[12/20 15:43:03    220s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2585.3M, EPOCH TIME: 1734689583.942268
[12/20 15:43:03    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    220s] All LLGs are deleted
[12/20 15:43:03    220s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    220s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:03    220s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2585.3M, EPOCH TIME: 1734689583.942335
[12/20 15:43:03    220s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2585.3M, EPOCH TIME: 1734689583.942354
[12/20 15:43:03    220s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2579.3M, EPOCH TIME: 1734689583.942537
[12/20 15:43:03    220s] Start to check current routing status for nets...
[12/20 15:43:03    220s] All nets are already routed correctly.
[12/20 15:43:03    220s] End to check current routing status for nets (mem=2579.3M)
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] Creating Lib Analyzer ...
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:43:03    220s] Summary for sequential cells identification: 
[12/20 15:43:03    220s]   Identified SBFF number: 114
[12/20 15:43:03    220s]   Identified MBFF number: 0
[12/20 15:43:03    220s]   Identified SB Latch number: 0
[12/20 15:43:03    220s]   Identified MB Latch number: 0
[12/20 15:43:03    220s]   Not identified SBFF number: 6
[12/20 15:43:03    220s]   Not identified MBFF number: 0
[12/20 15:43:03    220s]   Not identified SB Latch number: 0
[12/20 15:43:03    220s]   Not identified MB Latch number: 0
[12/20 15:43:03    220s]   Number of sequential cells which are not FFs: 83
[12/20 15:43:03    220s]  Visiting view : my_analysis_view_setup
[12/20 15:43:03    220s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:43:03    220s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:43:03    220s]  Visiting view : my_analysis_view_hold
[12/20 15:43:03    220s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:03    220s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:03    220s] TLC MultiMap info (StdDelay):
[12/20 15:43:03    220s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:43:03    220s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:43:03    220s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:43:03    220s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:43:03    220s]  Setting StdDelay to: 50.6ps
[12/20 15:43:03    220s] 
[12/20 15:43:03    220s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:43:03    220s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:43:03    220s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:43:03    220s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:43:03    220s] 
[12/20 15:43:04    221s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:41 mem=2585.3M
[12/20 15:43:04    221s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:41 mem=2585.3M
[12/20 15:43:04    221s] Creating Lib Analyzer, finished. 
[12/20 15:43:04    221s] #optDebug: Start CG creation (mem=2613.9M)
[12/20 15:43:04    221s]  ...initializing CG  maxDriveDist 3987.607000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 398.760000 
[12/20 15:43:04    221s] (cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s]  ...processing cgPrt (cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s]  ...processing cgEgp (cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s]  ...processing cgPbk (cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s]  ...processing cgNrb(cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s]  ...processing cgObs (cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s]  ...processing cgCon (cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s]  ...processing cgPdm (cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2687.3M)
[12/20 15:43:04    221s] Compute RC Scale Done ...
[12/20 15:43:04    221s] All LLGs are deleted
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2677.8M, EPOCH TIME: 1734689584.540368
[12/20 15:43:04    221s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2677.8M, EPOCH TIME: 1734689584.540573
[12/20 15:43:04    221s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2677.8M, EPOCH TIME: 1734689584.541513
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2677.8M, EPOCH TIME: 1734689584.541693
[12/20 15:43:04    221s] Max number of tech site patterns supported in site array is 256.
[12/20 15:43:04    221s] Core basic site is CoreSite
[12/20 15:43:04    221s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2677.8M, EPOCH TIME: 1734689584.547484
[12/20 15:43:04    221s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:43:04    221s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:43:04    221s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.001, REAL:0.001, MEM:2677.8M, EPOCH TIME: 1734689584.548086
[12/20 15:43:04    221s] Fast DP-INIT is on for default
[12/20 15:43:04    221s] Atter site array init, number of instance map data is 0.
[12/20 15:43:04    221s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2677.8M, EPOCH TIME: 1734689584.549666
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:04    221s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2677.8M, EPOCH TIME: 1734689584.550777
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.481 | 972.481 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2677.8M, EPOCH TIME: 1734689584.566226
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:04    221s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2677.8M, EPOCH TIME: 1734689584.574367
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] Density: 0.763%
       (100.000% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2186.7M, totSessionCpu=0:03:41 **
[12/20 15:43:04    221s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:03:41.2/1:18:16.4 (0.0), mem = 2618.8M
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] =============================================================================================
[12/20 15:43:04    221s]  Step TAT Report : InitOpt #1 / optDesign #6                                    21.15-s110_1
[12/20 15:43:04    221s] =============================================================================================
[12/20 15:43:04    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.0
[12/20 15:43:04    221s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ CellServerInit         ]      3   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.4
[12/20 15:43:04    221s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  76.7 % )     0:00:01.0 /  0:00:01.0    1.0
[12/20 15:43:04    221s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:43:04    221s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ TimingUpdate           ]      2   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:43:04    221s] [ TimingReport           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ MISC                   ]          0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s]  InitOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] ** INFO : this run is activating low effort ccoptDesign flow
[12/20 15:43:04    221s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:43:04    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:41 mem=2618.8M
[12/20 15:43:04    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:2618.8M, EPOCH TIME: 1734689584.577603
[12/20 15:43:04    221s] Processing tracks to init pin-track alignment.
[12/20 15:43:04    221s] z: 2, totalTracks: 1
[12/20 15:43:04    221s] z: 4, totalTracks: 1
[12/20 15:43:04    221s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:04    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2618.8M, EPOCH TIME: 1734689584.581572
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:04    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2618.8M, EPOCH TIME: 1734689584.589690
[12/20 15:43:04    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2618.8M, EPOCH TIME: 1734689584.589726
[12/20 15:43:04    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2618.8M, EPOCH TIME: 1734689584.589742
[12/20 15:43:04    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2618.8MB).
[12/20 15:43:04    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2618.8M, EPOCH TIME: 1734689584.590413
[12/20 15:43:04    221s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:43:04    221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=2618.8M
[12/20 15:43:04    221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2618.8M, EPOCH TIME: 1734689584.595767
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2618.8M, EPOCH TIME: 1734689584.597264
[12/20 15:43:04    221s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:43:04    221s] OPTC: m1 20.0 20.0
[12/20 15:43:04    221s] #optDebug: fT-E <X 2 0 0 1>
[12/20 15:43:04    221s] -congRepairInPostCTS false                 # bool, default=false, private
[12/20 15:43:04    221s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 101.2
[12/20 15:43:04    221s] Begin: GigaOpt Route Type Constraints Refinement
[12/20 15:43:04    221s] *** CongRefineRouteType #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:41.2/1:18:16.5 (0.0), mem = 2618.8M
[12/20 15:43:04    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.25
[12/20 15:43:04    221s] ### Creating RouteCongInterface, started
[12/20 15:43:04    221s] {MMLU 0 0 114}
[12/20 15:43:04    221s] ### Creating LA Mngr. totSessionCpu=0:03:41 mem=2618.8M
[12/20 15:43:04    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:41 mem=2618.8M
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] #optDebug: {0, 1.000}
[12/20 15:43:04    221s] ### Creating RouteCongInterface, finished
[12/20 15:43:04    221s] Updated routing constraints on 0 nets.
[12/20 15:43:04    221s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.25
[12/20 15:43:04    221s] Bottom Preferred Layer:
[12/20 15:43:04    221s]     None
[12/20 15:43:04    221s] Via Pillar Rule:
[12/20 15:43:04    221s]     None
[12/20 15:43:04    221s] *** CongRefineRouteType #1 [finish] (optDesign #6) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:41.2/1:18:16.5 (0.0), mem = 2618.8M
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] =============================================================================================
[12/20 15:43:04    221s]  Step TAT Report : CongRefineRouteType #1 / optDesign #6                        21.15-s110_1
[12/20 15:43:04    221s] =============================================================================================
[12/20 15:43:04    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ MISC                   ]          0:00:00.0  (  50.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] End: GigaOpt Route Type Constraints Refinement
[12/20 15:43:04    221s] *** Starting optimizing excluded clock nets MEM= 2618.8M) ***
[12/20 15:43:04    221s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2618.8M) ***
[12/20 15:43:04    221s] *** Starting optimizing excluded clock nets MEM= 2618.8M) ***
[12/20 15:43:04    221s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2618.8M) ***
[12/20 15:43:04    221s] Begin: GigaOpt high fanout net optimization
[12/20 15:43:04    221s] GigaOpt HFN: use maxLocalDensity 1.2
[12/20 15:43:04    221s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/20 15:43:04    221s] *** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:41.2/1:18:16.5 (0.0), mem = 2618.8M
[12/20 15:43:04    221s] Info: 21 io nets excluded
[12/20 15:43:04    221s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:43:04    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.26
[12/20 15:43:04    221s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:43:04    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:41 mem=2618.8M
[12/20 15:43:04    221s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:43:04    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:2618.8M, EPOCH TIME: 1734689584.631709
[12/20 15:43:04    221s] Processing tracks to init pin-track alignment.
[12/20 15:43:04    221s] z: 2, totalTracks: 1
[12/20 15:43:04    221s] z: 4, totalTracks: 1
[12/20 15:43:04    221s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:04    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2618.8M, EPOCH TIME: 1734689584.635652
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:04    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2618.8M, EPOCH TIME: 1734689584.643831
[12/20 15:43:04    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2618.8M, EPOCH TIME: 1734689584.643861
[12/20 15:43:04    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2618.8M, EPOCH TIME: 1734689584.643875
[12/20 15:43:04    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2618.8MB).
[12/20 15:43:04    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2618.8M, EPOCH TIME: 1734689584.644552
[12/20 15:43:04    221s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:43:04    221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=2618.8M
[12/20 15:43:04    221s] ### Creating RouteCongInterface, started
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] #optDebug: {0, 1.000}
[12/20 15:43:04    221s] ### Creating RouteCongInterface, finished
[12/20 15:43:04    221s] ### Creating LA Mngr. totSessionCpu=0:03:41 mem=2618.8M
[12/20 15:43:04    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:41 mem=2618.8M
[12/20 15:43:04    221s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:43:04    221s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15559, Stn-len 0
[12/20 15:43:04    221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2657.0M, EPOCH TIME: 1734689584.763860
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2619.0M, EPOCH TIME: 1734689584.765567
[12/20 15:43:04    221s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:43:04    221s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.26
[12/20 15:43:04    221s] *** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:41.4/1:18:16.6 (0.0), mem = 2619.0M
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] =============================================================================================
[12/20 15:43:04    221s]  Step TAT Report : DrvOpt #1 / optDesign #6                                     21.15-s110_1
[12/20 15:43:04    221s] =============================================================================================
[12/20 15:43:04    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  26.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:43:04    221s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:04    221s] [ MISC                   ]          0:00:00.1  (  72.2 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:43:04    221s] ---------------------------------------------------------------------------------------------
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/20 15:43:04    221s] End: GigaOpt high fanout net optimization
[12/20 15:43:04    221s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:43:04    221s] Deleting Lib Analyzer.
[12/20 15:43:04    221s] Begin: GigaOpt Global Optimization
[12/20 15:43:04    221s] *info: use new DP (enabled)
[12/20 15:43:04    221s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/20 15:43:04    221s] Info: 21 io nets excluded
[12/20 15:43:04    221s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:43:04    221s] *** GlobalOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:41.4/1:18:16.6 (0.0), mem = 2619.0M
[12/20 15:43:04    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.27
[12/20 15:43:04    221s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:43:04    221s] ### Creating PhyDesignMc. totSessionCpu=0:03:41 mem=2619.0M
[12/20 15:43:04    221s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:43:04    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:2619.0M, EPOCH TIME: 1734689584.800693
[12/20 15:43:04    221s] Processing tracks to init pin-track alignment.
[12/20 15:43:04    221s] z: 2, totalTracks: 1
[12/20 15:43:04    221s] z: 4, totalTracks: 1
[12/20 15:43:04    221s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:04    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2619.0M, EPOCH TIME: 1734689584.804745
[12/20 15:43:04    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:04    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2619.0M, EPOCH TIME: 1734689584.812973
[12/20 15:43:04    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2619.0M, EPOCH TIME: 1734689584.813011
[12/20 15:43:04    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2619.0M, EPOCH TIME: 1734689584.813026
[12/20 15:43:04    221s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2619.0MB).
[12/20 15:43:04    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2619.0M, EPOCH TIME: 1734689584.813682
[12/20 15:43:04    221s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:43:04    221s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:41 mem=2619.0M
[12/20 15:43:04    221s] ### Creating RouteCongInterface, started
[12/20 15:43:04    221s] 
[12/20 15:43:04    221s] Creating Lib Analyzer ...
[12/20 15:43:04    221s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:43:04    221s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:43:04    221s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:43:04    221s] 
[12/20 15:43:05    221s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:42 mem=2619.0M
[12/20 15:43:05    221s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:42 mem=2619.0M
[12/20 15:43:05    221s] Creating Lib Analyzer, finished. 
[12/20 15:43:05    221s] 
[12/20 15:43:05    221s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:43:05    221s] 
[12/20 15:43:05    221s] #optDebug: {0, 1.000}
[12/20 15:43:05    221s] ### Creating RouteCongInterface, finished
[12/20 15:43:05    221s] ### Creating LA Mngr. totSessionCpu=0:03:42 mem=2619.0M
[12/20 15:43:05    221s] ### Creating LA Mngr, finished. totSessionCpu=0:03:42 mem=2619.0M
[12/20 15:43:05    222s] *info: 21 io nets excluded
[12/20 15:43:05    222s] *info: 1 clock net excluded
[12/20 15:43:05    222s] *info: 21 multi-driver nets excluded.
[12/20 15:43:05    222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2682.2M, EPOCH TIME: 1734689585.451955
[12/20 15:43:05    222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2682.2M, EPOCH TIME: 1734689585.452128
[12/20 15:43:05    222s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/20 15:43:05    222s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:43:05    222s] |  WNS   |  TNS   | Density |    Real    |  Mem   |      Worst View      |Pathgroup|          End Point           |
[12/20 15:43:05    222s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:43:05    222s] |   0.000|   0.000|  100.00%|   0:00:00.0| 2687.2M|my_analysis_view_setup|       NA| NA                           |
[12/20 15:43:05    222s] +--------+--------+---------+------------+--------+----------------------+---------+------------------------------+
[12/20 15:43:05    222s] 
[12/20 15:43:05    222s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2687.2M) ***
[12/20 15:43:05    222s] 
[12/20 15:43:05    222s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2687.2M) ***
[12/20 15:43:05    222s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/20 15:43:05    222s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15559, Stn-len 0
[12/20 15:43:05    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2668.1M, EPOCH TIME: 1734689585.526667
[12/20 15:43:05    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:43:05    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2628.1M, EPOCH TIME: 1734689585.528877
[12/20 15:43:05    222s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:43:05    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.27
[12/20 15:43:05    222s] *** GlobalOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:42.1/1:18:17.4 (0.0), mem = 2628.1M
[12/20 15:43:05    222s] 
[12/20 15:43:05    222s] =============================================================================================
[12/20 15:43:05    222s]  Step TAT Report : GlobalOpt #1 / optDesign #6                                  21.15-s110_1
[12/20 15:43:05    222s] =============================================================================================
[12/20 15:43:05    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:05    222s] ---------------------------------------------------------------------------------------------
[12/20 15:43:05    222s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:05    222s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  66.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:43:05    222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:05    222s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:43:05    222s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:05    222s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:43:05    222s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:05    222s] [ TransformInit          ]      1   0:00:00.1  (  15.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:43:05    222s] [ MISC                   ]          0:00:00.1  (  11.7 % )     0:00:00.1 /  0:00:00.1    0.8
[12/20 15:43:05    222s] ---------------------------------------------------------------------------------------------
[12/20 15:43:05    222s]  GlobalOpt #1 TOTAL                 0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[12/20 15:43:05    222s] ---------------------------------------------------------------------------------------------
[12/20 15:43:05    222s] 
[12/20 15:43:05    222s] End: GigaOpt Global Optimization
[12/20 15:43:05    222s] *** Timing Is met
[12/20 15:43:05    222s] *** Check timing (0:00:00.0)
[12/20 15:43:05    222s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:43:05    222s] Deleting Lib Analyzer.
[12/20 15:43:05    222s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/20 15:43:05    222s] Info: 21 io nets excluded
[12/20 15:43:05    222s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:43:05    222s] ### Creating LA Mngr. totSessionCpu=0:03:42 mem=2628.1M
[12/20 15:43:05    222s] ### Creating LA Mngr, finished. totSessionCpu=0:03:42 mem=2628.1M
[12/20 15:43:05    222s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/20 15:43:05    222s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2628.1M, EPOCH TIME: 1734689585.537670
[12/20 15:43:05    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] 
[12/20 15:43:05    222s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:05    222s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2628.1M, EPOCH TIME: 1734689585.545908
[12/20 15:43:05    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] **INFO: Flow update: Design timing is met.
[12/20 15:43:05    222s] **INFO: Flow update: Design timing is met.
[12/20 15:43:05    222s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/20 15:43:05    222s] Info: 21 io nets excluded
[12/20 15:43:05    222s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:43:05    222s] ### Creating LA Mngr. totSessionCpu=0:03:42 mem=2626.1M
[12/20 15:43:05    222s] ### Creating LA Mngr, finished. totSessionCpu=0:03:42 mem=2626.1M
[12/20 15:43:05    222s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:43:05    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=2683.4M
[12/20 15:43:05    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2683.4M, EPOCH TIME: 1734689585.574760
[12/20 15:43:05    222s] Processing tracks to init pin-track alignment.
[12/20 15:43:05    222s] z: 2, totalTracks: 1
[12/20 15:43:05    222s] z: 4, totalTracks: 1
[12/20 15:43:05    222s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:05    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2683.4M, EPOCH TIME: 1734689585.578677
[12/20 15:43:05    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:05    222s] 
[12/20 15:43:05    222s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:05    222s] 
[12/20 15:43:05    222s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:05    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2683.4M, EPOCH TIME: 1734689585.586967
[12/20 15:43:05    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2683.4M, EPOCH TIME: 1734689585.587016
[12/20 15:43:05    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2683.4M, EPOCH TIME: 1734689585.587040
[12/20 15:43:05    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2683.4MB).
[12/20 15:43:05    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2683.4M, EPOCH TIME: 1734689585.587707
[12/20 15:43:05    222s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:43:05    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=2683.4M
[12/20 15:43:05    222s] Begin: Area Reclaim Optimization
[12/20 15:43:05    222s] *** AreaOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:42.2/1:18:17.5 (0.0), mem = 2683.4M
[12/20 15:43:05    222s] 
[12/20 15:43:05    222s] Creating Lib Analyzer ...
[12/20 15:43:05    222s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:43:05    222s] Total number of usable inverters from Lib Analyzer: 11 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 invbda invbdf invbdk)
[12/20 15:43:05    222s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:43:05    222s] 
[12/20 15:43:06    222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=2687.4M
[12/20 15:43:06    222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=2687.4M
[12/20 15:43:06    222s] Creating Lib Analyzer, finished. 
[12/20 15:43:06    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.28
[12/20 15:43:06    222s] ### Creating RouteCongInterface, started
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s] #optDebug: {0, 1.000}
[12/20 15:43:06    222s] ### Creating RouteCongInterface, finished
[12/20 15:43:06    222s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=2687.4M
[12/20 15:43:06    222s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=2687.4M
[12/20 15:43:06    222s] Usable buffer cells for single buffer setup transform:
[12/20 15:43:06    222s] buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf 
[12/20 15:43:06    222s] Number of usable buffer cells above: 13
[12/20 15:43:06    222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2687.4M, EPOCH TIME: 1734689586.154843
[12/20 15:43:06    222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2687.4M, EPOCH TIME: 1734689586.154935
[12/20 15:43:06    222s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 100.00
[12/20 15:43:06    222s] +---------+---------+--------+--------+------------+--------+
[12/20 15:43:06    222s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/20 15:43:06    222s] +---------+---------+--------+--------+------------+--------+
[12/20 15:43:06    222s] |  100.00%|        -|   0.100|   0.000|   0:00:00.0| 2687.4M|
[12/20 15:43:06    222s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2688.4M|
[12/20 15:43:06    222s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:43:06    222s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2688.4M|
[12/20 15:43:06    222s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2689.4M|
[12/20 15:43:06    222s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2689.4M|
[12/20 15:43:06    222s] #optDebug: <stH: 5.6000 MiSeL: 135.9400>
[12/20 15:43:06    222s] #optDebug: RTR_SNLTF <10.0000 5.6000> <56.0000> 
[12/20 15:43:06    222s] |  100.00%|        0|   0.100|   0.000|   0:00:00.0| 2689.4M|
[12/20 15:43:06    222s] +---------+---------+--------+--------+------------+--------+
[12/20 15:43:06    222s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 100.00
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[12/20 15:43:06    222s] --------------------------------------------------------------
[12/20 15:43:06    222s] |                                   | Total     | Sequential |
[12/20 15:43:06    222s] --------------------------------------------------------------
[12/20 15:43:06    222s] | Num insts resized                 |       0  |       0    |
[12/20 15:43:06    222s] | Num insts undone                  |       0  |       0    |
[12/20 15:43:06    222s] | Num insts Downsized               |       0  |       0    |
[12/20 15:43:06    222s] | Num insts Samesized               |       0  |       0    |
[12/20 15:43:06    222s] | Num insts Upsized                 |       0  |       0    |
[12/20 15:43:06    222s] | Num multiple commits+uncommits    |       0  |       -    |
[12/20 15:43:06    222s] --------------------------------------------------------------
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[12/20 15:43:06    222s] End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
[12/20 15:43:06    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2689.4M, EPOCH TIME: 1734689586.176216
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2689.4M, EPOCH TIME: 1734689586.178278
[12/20 15:43:06    222s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2689.4M, EPOCH TIME: 1734689586.178719
[12/20 15:43:06    222s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2689.4M, EPOCH TIME: 1734689586.178751
[12/20 15:43:06    222s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2689.4M, EPOCH TIME: 1734689586.182888
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:06    222s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2689.4M, EPOCH TIME: 1734689586.191790
[12/20 15:43:06    222s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2689.4M, EPOCH TIME: 1734689586.191831
[12/20 15:43:06    222s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2689.4M, EPOCH TIME: 1734689586.191847
[12/20 15:43:06    222s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2689.4M, EPOCH TIME: 1734689586.192528
[12/20 15:43:06    222s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2689.4M, EPOCH TIME: 1734689586.192613
[12/20 15:43:06    222s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.014, MEM:2689.4M, EPOCH TIME: 1734689586.192640
[12/20 15:43:06    222s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.014, REAL:0.014, MEM:2689.4M, EPOCH TIME: 1734689586.192651
[12/20 15:43:06    222s] TDRefine: refinePlace mode is spiral
[12/20 15:43:06    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.10
[12/20 15:43:06    222s] OPERPROF: Starting RefinePlace at level 1, MEM:2689.4M, EPOCH TIME: 1734689586.192673
[12/20 15:43:06    222s] *** Starting refinePlace (0:03:43 mem=2689.4M) ***
[12/20 15:43:06    222s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:06    222s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/20 15:43:06    222s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/20 15:43:06    222s] (I)      Default pattern map key = elevator_default.
[12/20 15:43:06    222s] (I)      Default pattern map key = elevator_default.
[12/20 15:43:06    222s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:43:06    222s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2689.4MB
[12/20 15:43:06    222s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2689.4MB) @(0:03:43 - 0:03:43).
[12/20 15:43:06    222s] *** Finished refinePlace (0:03:43 mem=2689.4M) ***
[12/20 15:43:06    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.10
[12/20 15:43:06    222s] OPERPROF: Finished RefinePlace at level 1, CPU:0.005, REAL:0.005, MEM:2689.4M, EPOCH TIME: 1734689586.198076
[12/20 15:43:06    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2689.4M, EPOCH TIME: 1734689586.198285
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2689.4M, EPOCH TIME: 1734689586.199741
[12/20 15:43:06    222s] *** maximum move = 0.00 um ***
[12/20 15:43:06    222s] *** Finished re-routing un-routed nets (2689.4M) ***
[12/20 15:43:06    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2689.4M, EPOCH TIME: 1734689586.200434
[12/20 15:43:06    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2689.4M, EPOCH TIME: 1734689586.204326
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:06    222s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2689.4M, EPOCH TIME: 1734689586.212596
[12/20 15:43:06    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2689.4M, EPOCH TIME: 1734689586.212636
[12/20 15:43:06    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2689.4M, EPOCH TIME: 1734689586.212650
[12/20 15:43:06    222s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2689.4M, EPOCH TIME: 1734689586.213323
[12/20 15:43:06    222s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2689.4M, EPOCH TIME: 1734689586.213405
[12/20 15:43:06    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.013, REAL:0.013, MEM:2689.4M, EPOCH TIME: 1734689586.213428
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2689.4M) ***
[12/20 15:43:06    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.28
[12/20 15:43:06    222s] *** AreaOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:03:42.9/1:18:18.1 (0.0), mem = 2689.4M
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s] =============================================================================================
[12/20 15:43:06    222s]  Step TAT Report : AreaOpt #1 / optDesign #6                                    21.15-s110_1
[12/20 15:43:06    222s] =============================================================================================
[12/20 15:43:06    222s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:06    222s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    222s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  74.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:43:06    222s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:43:06    222s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ OptGetWeight           ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ OptEval                ]     33   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ OptCommit              ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ PostCommitDelayUpdate  ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ RefinePlace            ]      1   0:00:00.1  (   9.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:43:06    222s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    222s] [ MISC                   ]          0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:43:06    222s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    222s]  AreaOpt #1 TOTAL                   0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/20 15:43:06    222s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2670.3M, EPOCH TIME: 1734689586.236845
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2632.3M, EPOCH TIME: 1734689586.238486
[12/20 15:43:06    222s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:43:06    222s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2632.29M, totSessionCpu=0:03:43).
[12/20 15:43:06    222s] postCtsLateCongRepair #1 0
[12/20 15:43:06    222s] postCtsLateCongRepair #1 0
[12/20 15:43:06    222s] postCtsLateCongRepair #1 0
[12/20 15:43:06    222s] postCtsLateCongRepair #1 0
[12/20 15:43:06    222s] Starting local wire reclaim
[12/20 15:43:06    222s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:43:06    222s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:43:06    222s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2632.3M, EPOCH TIME: 1734689586.253678
[12/20 15:43:06    222s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2632.3M, EPOCH TIME: 1734689586.253723
[12/20 15:43:06    222s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2632.3M, EPOCH TIME: 1734689586.253742
[12/20 15:43:06    222s] Processing tracks to init pin-track alignment.
[12/20 15:43:06    222s] z: 2, totalTracks: 1
[12/20 15:43:06    222s] z: 4, totalTracks: 1
[12/20 15:43:06    222s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:06    222s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2632.3M, EPOCH TIME: 1734689586.257689
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:06    222s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.008, REAL:0.008, MEM:2632.3M, EPOCH TIME: 1734689586.265822
[12/20 15:43:06    222s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2632.3M, EPOCH TIME: 1734689586.265857
[12/20 15:43:06    222s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2632.3M, EPOCH TIME: 1734689586.265871
[12/20 15:43:06    222s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2632.3MB).
[12/20 15:43:06    222s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.013, MEM:2632.3M, EPOCH TIME: 1734689586.266547
[12/20 15:43:06    222s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.013, REAL:0.013, MEM:2632.3M, EPOCH TIME: 1734689586.266558
[12/20 15:43:06    222s] TDRefine: refinePlace mode is spiral
[12/20 15:43:06    222s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.11
[12/20 15:43:06    222s] OPERPROF:   Starting RefinePlace at level 2, MEM:2632.3M, EPOCH TIME: 1734689586.266575
[12/20 15:43:06    222s] *** Starting refinePlace (0:03:43 mem=2632.3M) ***
[12/20 15:43:06    222s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:43:06    222s] 
[12/20 15:43:06    222s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:06    222s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/20 15:43:06    222s] (I)      Default pattern map key = elevator_default.
[12/20 15:43:06    222s] (I)      Default pattern map key = elevator_default.
[12/20 15:43:06    222s] Total net bbox length = 1.498e+04 (6.754e+03 8.225e+03) (ext = 3.955e+03)
[12/20 15:43:06    222s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2632.3MB
[12/20 15:43:06    222s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2632.3MB) @(0:03:43 - 0:03:43).
[12/20 15:43:06    222s] *** Finished refinePlace (0:03:43 mem=2632.3M) ***
[12/20 15:43:06    222s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.11
[12/20 15:43:06    222s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.005, REAL:0.005, MEM:2632.3M, EPOCH TIME: 1734689586.271754
[12/20 15:43:06    222s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2632.3M, EPOCH TIME: 1734689586.271766
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    222s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2632.3M, EPOCH TIME: 1734689586.273256
[12/20 15:43:06    222s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.020, REAL:0.020, MEM:2632.3M, EPOCH TIME: 1734689586.273287
[12/20 15:43:06    222s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/20 15:43:06    222s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:43:06    222s] #################################################################################
[12/20 15:43:06    222s] # Design Stage: PreRoute
[12/20 15:43:06    222s] # Design Name: elevator
[12/20 15:43:06    222s] # Design Mode: 90nm
[12/20 15:43:06    222s] # Analysis Mode: MMMC OCV 
[12/20 15:43:06    222s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:43:06    222s] # Signoff Settings: SI Off 
[12/20 15:43:06    222s] #################################################################################
[12/20 15:43:06    222s] Calculate early delays in OCV mode...
[12/20 15:43:06    222s] Calculate late delays in OCV mode...
[12/20 15:43:06    222s] Topological Sorting (REAL = 0:00:00.0, MEM = 2604.6M, InitMEM = 2604.6M)
[12/20 15:43:06    222s] Start delay calculation (fullDC) (1 T). (MEM=2604.57)
[12/20 15:43:06    222s] *** Calculating scaling factor for my_max_library_set libraries using the default operating condition of each library.
[12/20 15:43:06    222s] End AAE Lib Interpolated Model. (MEM=2624.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:06    223s] Total number of fetched objects 201
[12/20 15:43:06    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:06    223s] End delay calculation. (MEM=2645.25 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:06    223s] End delay calculation (fullDC). (MEM=2645.25 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:06    223s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2645.2M) ***
[12/20 15:43:06    223s] eGR doReRoute: optGuide
[12/20 15:43:06    223s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2653.2M, EPOCH TIME: 1734689586.437433
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] All LLGs are deleted
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2653.2M, EPOCH TIME: 1734689586.437471
[12/20 15:43:06    223s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2653.2M, EPOCH TIME: 1734689586.437488
[12/20 15:43:06    223s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2605.2M, EPOCH TIME: 1734689586.437686
[12/20 15:43:06    223s] {MMLU 0 0 114}
[12/20 15:43:06    223s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=2605.2M
[12/20 15:43:06    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=2605.2M
[12/20 15:43:06    223s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:43:06    223s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:43:06    223s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2605.25 MB )
[12/20 15:43:06    223s] (I)      ======================= Layers =======================
[12/20 15:43:06    223s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:43:06    223s] (I)      | DB# | ID |         Name |    Type | #Masks | Extra |
[12/20 15:43:06    223s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:43:06    223s] (I)      |   1 |  1 |           M1 |    wire |      1 |       |
[12/20 15:43:06    223s] (I)      |  34 |  1 |           V2 |     cut |      1 |       |
[12/20 15:43:06    223s] (I)      |   2 |  2 |           M2 |    wire |      1 |       |
[12/20 15:43:06    223s] (I)      |  35 |  2 |           V3 |     cut |      1 |       |
[12/20 15:43:06    223s] (I)      |   3 |  3 |           M3 |    wire |      1 |       |
[12/20 15:43:06    223s] (I)      |  36 |  3 |        TOP_V |     cut |      1 |       |
[12/20 15:43:06    223s] (I)      |   4 |  4 |        TOP_M |    wire |      1 |       |
[12/20 15:43:06    223s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:43:06    223s] (I)      |   0 |  0 |           GC |   other |        |    MS |
[12/20 15:43:06    223s] (I)      |  64 | 64 | OverlapCheck | overlap |        |       |
[12/20 15:43:06    223s] (I)      +-----+----+--------------+---------+--------+-------+
[12/20 15:43:06    223s] (I)      Started Import and model ( Curr Mem: 2605.25 MB )
[12/20 15:43:06    223s] (I)      Default pattern map key = elevator_default.
[12/20 15:43:06    223s] (I)      == Non-default Options ==
[12/20 15:43:06    223s] (I)      Maximum routing layer                              : 4
[12/20 15:43:06    223s] (I)      Minimum routing layer                              : 1
[12/20 15:43:06    223s] (I)      Number of threads                                  : 1
[12/20 15:43:06    223s] (I)      Method to set GCell size                           : row
[12/20 15:43:06    223s] (I)      Counted 5966 PG shapes. We will not process PG shapes layer by layer.
[12/20 15:43:06    223s] (I)      Use row-based GCell size
[12/20 15:43:06    223s] (I)      Use row-based GCell align
[12/20 15:43:06    223s] (I)      layer 0 area = 202000
[12/20 15:43:06    223s] (I)      layer 1 area = 202000
[12/20 15:43:06    223s] (I)      layer 2 area = 202000
[12/20 15:43:06    223s] (I)      layer 3 area = 562000
[12/20 15:43:06    223s] (I)      GCell unit size   : 5600
[12/20 15:43:06    223s] (I)      GCell multiplier  : 1
[12/20 15:43:06    223s] (I)      GCell row height  : 5600
[12/20 15:43:06    223s] (I)      Actual row height : 5600
[12/20 15:43:06    223s] (I)      GCell align ref   : 270000 270000
[12/20 15:43:06    223s] [NR-eGR] Track table information for default rule: 
[12/20 15:43:06    223s] [NR-eGR] M1 has single uniform track structure
[12/20 15:43:06    223s] [NR-eGR] M2 has single uniform track structure
[12/20 15:43:06    223s] [NR-eGR] M3 has single uniform track structure
[12/20 15:43:06    223s] [NR-eGR] TOP_M has single uniform track structure
[12/20 15:43:06    223s] (I)      ============== Default via ===============
[12/20 15:43:06    223s] (I)      +---+------------------+-----------------+
[12/20 15:43:06    223s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[12/20 15:43:06    223s] (I)      +---+------------------+-----------------+
[12/20 15:43:06    223s] (I)      | 1 |    1  V2         |    4  V2_cross  |
[12/20 15:43:06    223s] (I)      | 2 |    5  V3_cross   |    5  V3_cross  |
[12/20 15:43:06    223s] (I)      | 3 |    3  VL         |    3  VL        |
[12/20 15:43:06    223s] (I)      +---+------------------+-----------------+
[12/20 15:43:06    223s] [NR-eGR] Read 11330 PG shapes
[12/20 15:43:06    223s] [NR-eGR] Read 0 clock shapes
[12/20 15:43:06    223s] [NR-eGR] Read 0 other shapes
[12/20 15:43:06    223s] [NR-eGR] #Routing Blockages  : 0
[12/20 15:43:06    223s] [NR-eGR] #Instance Blockages : 29652
[12/20 15:43:06    223s] [NR-eGR] #PG Blockages       : 11330
[12/20 15:43:06    223s] [NR-eGR] #Halo Blockages     : 0
[12/20 15:43:06    223s] [NR-eGR] #Boundary Blockages : 0
[12/20 15:43:06    223s] [NR-eGR] #Clock Blockages    : 0
[12/20 15:43:06    223s] [NR-eGR] #Other Blockages    : 0
[12/20 15:43:06    223s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/20 15:43:06    223s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/20 15:43:06    223s] [NR-eGR] Read 110 nets ( ignored 0 )
[12/20 15:43:06    223s] (I)      early_global_route_priority property id does not exist.
[12/20 15:43:06    223s] (I)      Read Num Blocks=40982  Num Prerouted Wires=0  Num CS=0
[12/20 15:43:06    223s] (I)      Layer 0 (H) : #blockages 29600 : #preroutes 0
[12/20 15:43:06    223s] (I)      Layer 1 (V) : #blockages 4332 : #preroutes 0
[12/20 15:43:06    223s] (I)      Layer 2 (H) : #blockages 4682 : #preroutes 0
[12/20 15:43:06    223s] (I)      Layer 3 (V) : #blockages 2368 : #preroutes 0
[12/20 15:43:06    223s] (I)      Number of ignored nets                =      0
[12/20 15:43:06    223s] (I)      Number of connected nets              =      0
[12/20 15:43:06    223s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/20 15:43:06    223s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/20 15:43:06    223s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/20 15:43:06    223s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/20 15:43:06    223s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/20 15:43:06    223s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/20 15:43:06    223s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/20 15:43:06    223s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/20 15:43:06    223s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/20 15:43:06    223s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/20 15:43:06    223s] (I)      Ndr track 0 does not exist
[12/20 15:43:06    223s] (I)      ---------------------Grid Graph Info--------------------
[12/20 15:43:06    223s] (I)      Routing area        : (0, 0) - (1117000, 1117000)
[12/20 15:43:06    223s] (I)      Core area           : (270000, 270000) - (847000, 847000)
[12/20 15:43:06    223s] (I)      Site width          :   560  (dbu)
[12/20 15:43:06    223s] (I)      Row height          :  5600  (dbu)
[12/20 15:43:06    223s] (I)      GCell row height    :  5600  (dbu)
[12/20 15:43:06    223s] (I)      GCell width         :  5600  (dbu)
[12/20 15:43:06    223s] (I)      GCell height        :  5600  (dbu)
[12/20 15:43:06    223s] (I)      Grid                :   200   200     4
[12/20 15:43:06    223s] (I)      Layer numbers       :     1     2     3     4
[12/20 15:43:06    223s] (I)      Vertical capacity   :     0  5600     0  5600
[12/20 15:43:06    223s] (I)      Horizontal capacity :  5600     0  5600     0
[12/20 15:43:06    223s] (I)      Default wire width  :   230   280   280   440
[12/20 15:43:06    223s] (I)      Default wire space  :   230   280   280   460
[12/20 15:43:06    223s] (I)      Default wire pitch  :   460   560   560   900
[12/20 15:43:06    223s] (I)      Default pitch size  :   560   560   560  1120
[12/20 15:43:06    223s] (I)      First track coord   :   640   360   640  1480
[12/20 15:43:06    223s] (I)      Num tracks per GCell: 10.00 10.00 10.00  5.00
[12/20 15:43:06    223s] (I)      Total num of tracks :  1994  1994  1994   996
[12/20 15:43:06    223s] (I)      Num of masks        :     1     1     1     1
[12/20 15:43:06    223s] (I)      Num of trim masks   :     0     0     0     0
[12/20 15:43:06    223s] (I)      --------------------------------------------------------
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] [NR-eGR] ============ Routing rule table ============
[12/20 15:43:06    223s] [NR-eGR] Rule id: 0  Nets: 110
[12/20 15:43:06    223s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/20 15:43:06    223s] (I)                    Layer    1    2    3     4 
[12/20 15:43:06    223s] (I)                    Pitch  560  560  560  1120 
[12/20 15:43:06    223s] (I)             #Used tracks    1    1    1     1 
[12/20 15:43:06    223s] (I)       #Fully used tracks    1    1    1     1 
[12/20 15:43:06    223s] [NR-eGR] ========================================
[12/20 15:43:06    223s] [NR-eGR] 
[12/20 15:43:06    223s] (I)      =============== Blocked Tracks ===============
[12/20 15:43:06    223s] (I)      +-------+---------+----------+---------------+
[12/20 15:43:06    223s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/20 15:43:06    223s] (I)      +-------+---------+----------+---------------+
[12/20 15:43:06    223s] (I)      |     1 |  398800 |   313715 |        78.66% |
[12/20 15:43:06    223s] (I)      |     2 |  398800 |   298464 |        74.84% |
[12/20 15:43:06    223s] (I)      |     3 |  398800 |   296814 |        74.43% |
[12/20 15:43:06    223s] (I)      |     4 |  199200 |   150455 |        75.53% |
[12/20 15:43:06    223s] (I)      +-------+---------+----------+---------------+
[12/20 15:43:06    223s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2610.05 MB )
[12/20 15:43:06    223s] (I)      Reset routing kernel
[12/20 15:43:06    223s] (I)      Started Global Routing ( Curr Mem: 2610.05 MB )
[12/20 15:43:06    223s] (I)      totalPins=391  totalGlobalPin=346 (88.49%)
[12/20 15:43:06    223s] (I)      total 2D Cap : 353318 = (192184 H, 161134 V)
[12/20 15:43:06    223s] [NR-eGR] Layer group 1: route 110 net(s) in layer range [1, 4]
[12/20 15:43:06    223s] (I)      
[12/20 15:43:06    223s] (I)      ============  Phase 1a Route ============
[12/20 15:43:06    223s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:43:06    223s] (I)      
[12/20 15:43:06    223s] (I)      ============  Phase 1b Route ============
[12/20 15:43:06    223s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:43:06    223s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533280e+04um
[12/20 15:43:06    223s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/20 15:43:06    223s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/20 15:43:06    223s] (I)      
[12/20 15:43:06    223s] (I)      ============  Phase 1c Route ============
[12/20 15:43:06    223s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:43:06    223s] (I)      
[12/20 15:43:06    223s] (I)      ============  Phase 1d Route ============
[12/20 15:43:06    223s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:43:06    223s] (I)      
[12/20 15:43:06    223s] (I)      ============  Phase 1e Route ============
[12/20 15:43:06    223s] (I)      Usage: 2738 = (1227 H, 1511 V) = (0.64% H, 0.94% V) = (6.871e+03um H, 8.462e+03um V)
[12/20 15:43:06    223s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533280e+04um
[12/20 15:43:06    223s] (I)      
[12/20 15:43:06    223s] (I)      ============  Phase 1l Route ============
[12/20 15:43:06    223s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/20 15:43:06    223s] (I)      Layer  1:      85279         5         3      277390      120610    (69.70%) 
[12/20 15:43:06    223s] (I)      Layer  2:     112560      1581         0      275150      122850    (69.13%) 
[12/20 15:43:06    223s] (I)      Layer  3:     106427      1189         0      273540      124460    (68.73%) 
[12/20 15:43:06    223s] (I)      Layer  4:      48842         0         0      140515       58485    (70.61%) 
[12/20 15:43:06    223s] (I)      Total:        353108      2775         3      966595      426405    (69.39%) 
[12/20 15:43:06    223s] (I)      
[12/20 15:43:06    223s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/20 15:43:06    223s] [NR-eGR]                        OverCon            
[12/20 15:43:06    223s] [NR-eGR]                         #Gcell     %Gcell
[12/20 15:43:06    223s] [NR-eGR]        Layer               (1)    OverCon
[12/20 15:43:06    223s] [NR-eGR] ----------------------------------------------
[12/20 15:43:06    223s] [NR-eGR]      M1 ( 1)         3( 0.02%)   ( 0.02%) 
[12/20 15:43:06    223s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/20 15:43:06    223s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/20 15:43:06    223s] [NR-eGR]   TOP_M ( 4)         0( 0.00%)   ( 0.00%) 
[12/20 15:43:06    223s] [NR-eGR] ----------------------------------------------
[12/20 15:43:06    223s] [NR-eGR]        Total         3( 0.01%)   ( 0.01%) 
[12/20 15:43:06    223s] [NR-eGR] 
[12/20 15:43:06    223s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2618.05 MB )
[12/20 15:43:06    223s] (I)      total 2D Cap : 357668 = (194103 H, 163565 V)
[12/20 15:43:06    223s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/20 15:43:06    223s] (I)      ============= Track Assignment ============
[12/20 15:43:06    223s] (I)      Started Track Assignment (1T) ( Curr Mem: 2618.05 MB )
[12/20 15:43:06    223s] (I)      Initialize Track Assignment ( max pin layer : 4 )
[12/20 15:43:06    223s] (I)      Run Multi-thread track assignment
[12/20 15:43:06    223s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2618.05 MB )
[12/20 15:43:06    223s] (I)      Started Export ( Curr Mem: 2618.05 MB )
[12/20 15:43:06    223s] [NR-eGR]                Length (um)  Vias 
[12/20 15:43:06    223s] [NR-eGR] ---------------------------------
[12/20 15:43:06    223s] [NR-eGR]  M1     (1H)           315   342 
[12/20 15:43:06    223s] [NR-eGR]  M2     (2V)          8500   284 
[12/20 15:43:06    223s] [NR-eGR]  M3     (3H)          6727    15 
[12/20 15:43:06    223s] [NR-eGR]  TOP_M  (4V)            18     0 
[12/20 15:43:06    223s] [NR-eGR] ---------------------------------
[12/20 15:43:06    223s] [NR-eGR]         Total        15559   641 
[12/20 15:43:06    223s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:43:06    223s] [NR-eGR] Total half perimeter of net bounding box: 14979um
[12/20 15:43:06    223s] [NR-eGR] Total length: 15559um, number of vias: 641
[12/20 15:43:06    223s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:43:06    223s] [NR-eGR] Total eGR-routed clock nets wire length: 1071um, number of vias: 35
[12/20 15:43:06    223s] [NR-eGR] --------------------------------------------------------------------------
[12/20 15:43:06    223s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2592.32 MB )
[12/20 15:43:06    223s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2592.32 MB )
[12/20 15:43:06    223s] (I)      ======================================= Runtime Summary =======================================
[12/20 15:43:06    223s] (I)       Step                                          %        Start       Finish      Real       CPU 
[12/20 15:43:06    223s] (I)      -----------------------------------------------------------------------------------------------
[12/20 15:43:06    223s] (I)       Early Global Route kernel               100.00%  2457.02 sec  2457.08 sec  0.06 sec  0.06 sec 
[12/20 15:43:06    223s] (I)       +-Import and model                       23.64%  2457.02 sec  2457.04 sec  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)       | +-Create place DB                       7.73%  2457.02 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Import place data                   7.69%  2457.02 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Read instances and placement      7.43%  2457.02 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Read nets                         0.16%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Create route DB                      12.39%  2457.03 sec  2457.03 sec  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)       | | +-Import route data (1T)             12.17%  2457.03 sec  2457.03 sec  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)       | | | +-Read blockages ( Layer 1-4 )      3.83%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Read routing blockages          0.00%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Read instance blockages         2.48%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Read PG blockages               0.93%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Read clock blockages            0.01%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Read other blockages            0.01%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Read halo blockages             0.08%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Read boundary cut boxes         0.00%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Read blackboxes                   0.01%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Read prerouted                    0.08%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Read unlegalized nets             0.01%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Read nets                         0.05%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Set up via pillars                0.00%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Initialize 3D grid graph          0.45%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Model blockage capacity           6.86%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Initialize 3D capacity          6.27%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Read aux data                         0.00%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Others data preparation               0.16%  2457.03 sec  2457.03 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Create route kernel                   2.62%  2457.03 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       +-Global Routing                         15.82%  2457.04 sec  2457.04 sec  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)       | +-Initialization                        0.18%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Net group 1                          13.02%  2457.04 sec  2457.04 sec  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)       | | +-Generate topology                   0.15%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Phase 1a                            1.39%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Pattern routing (1T)              0.75%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Add via demand to 2D              0.51%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Phase 1b                            0.12%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Phase 1c                            0.01%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Phase 1d                            0.01%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Phase 1e                            0.20%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Route legalization                0.06%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | | +-Legalize Blockage Violations    0.03%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Phase 1l                            8.43%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | | +-Layer assignment (1T)             6.87%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Clean cong LA                         0.00%  2457.04 sec  2457.04 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       +-Export 3D cong map                      3.31%  2457.04 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Export 2D cong map                    0.62%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       +-Extract Global 3D Wires                 0.05%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       +-Track Assignment (1T)                   7.07%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Initialization                        0.03%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Track Assignment Kernel               6.81%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Free Memory                           0.00%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       +-Export                                 48.36%  2457.05 sec  2457.08 sec  0.03 sec  0.03 sec 
[12/20 15:43:06    223s] (I)       | +-Export DB wires                       0.50%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Export all nets                     0.33%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | | +-Set wire vias                       0.06%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Report wirelength                     0.68%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Update net boxes                      0.16%  2457.05 sec  2457.05 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)       | +-Update timing                        46.79%  2457.05 sec  2457.08 sec  0.03 sec  0.03 sec 
[12/20 15:43:06    223s] (I)       +-Postprocess design                      0.07%  2457.08 sec  2457.08 sec  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)      ==================== Summary by functions =====================
[12/20 15:43:06    223s] (I)       Lv  Step                                %      Real       CPU 
[12/20 15:43:06    223s] (I)      ---------------------------------------------------------------
[12/20 15:43:06    223s] (I)        0  Early Global Route kernel     100.00%  0.06 sec  0.06 sec 
[12/20 15:43:06    223s] (I)        1  Export                         48.36%  0.03 sec  0.03 sec 
[12/20 15:43:06    223s] (I)        1  Import and model               23.64%  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)        1  Global Routing                 15.82%  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)        1  Track Assignment (1T)           7.07%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        1  Export 3D cong map              3.31%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        1  Postprocess design              0.07%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        1  Extract Global 3D Wires         0.05%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Update timing                  46.79%  0.03 sec  0.03 sec 
[12/20 15:43:06    223s] (I)        2  Net group 1                    13.02%  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)        2  Create route DB                12.39%  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)        2  Create place DB                 7.73%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Track Assignment Kernel         6.81%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Create route kernel             2.62%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Report wirelength               0.68%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Export 2D cong map              0.62%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Export DB wires                 0.50%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Initialization                  0.21%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Others data preparation         0.16%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Update net boxes                0.16%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        2  Clean cong LA                   0.00%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Import route data (1T)         12.17%  0.01 sec  0.01 sec 
[12/20 15:43:06    223s] (I)        3  Phase 1l                        8.43%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Import place data               7.69%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Phase 1a                        1.39%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Export all nets                 0.33%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Phase 1e                        0.20%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Generate topology               0.15%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Phase 1b                        0.12%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Set wire vias                   0.06%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Phase 1c                        0.01%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        3  Phase 1d                        0.01%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Read instances and placement    7.43%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Layer assignment (1T)           6.87%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Model blockage capacity         6.86%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Read blockages ( Layer 1-4 )    3.83%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Pattern routing (1T)            0.75%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Add via demand to 2D            0.51%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Initialize 3D grid graph        0.45%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Read nets                       0.21%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Read prerouted                  0.08%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Route legalization              0.06%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Read unlegalized nets           0.01%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Read blackboxes                 0.01%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Initialize 3D capacity          6.27%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Read instance blockages         2.48%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Read PG blockages               0.93%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Read halo blockages             0.08%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Legalize Blockage Violations    0.03%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Read clock blockages            0.01%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Read other blockages            0.01%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/20 15:43:06    223s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/20 15:43:06    223s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/20 15:43:06    223s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:43:06    223s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:43:06    223s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:43:06    223s] PreRoute RC Extraction called for design elevator.
[12/20 15:43:06    223s] RC Extraction called in multi-corner(1) mode.
[12/20 15:43:06    223s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:43:06    223s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:43:06    223s] RCMode: PreRoute
[12/20 15:43:06    223s]       RC Corner Indexes            0   
[12/20 15:43:06    223s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:43:06    223s] Resistance Scaling Factor    : 1.00000 
[12/20 15:43:06    223s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:43:06    223s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:43:06    223s] Shrink Factor                : 1.00000
[12/20 15:43:06    223s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] Trim Metal Layers:
[12/20 15:43:06    223s] LayerId::1 widthSet size::1
[12/20 15:43:06    223s] LayerId::2 widthSet size::1
[12/20 15:43:06    223s] LayerId::3 widthSet size::1
[12/20 15:43:06    223s] LayerId::4 widthSet size::1
[12/20 15:43:06    223s] Updating RC grid for preRoute extraction ...
[12/20 15:43:06    223s] eee: pegSigSF::1.070000
[12/20 15:43:06    223s] Initializing multi-corner resistance tables ...
[12/20 15:43:06    223s] eee: l::1 avDens::0.112324 usedTrk::1125.127142 availTrk::10016.766417 sigTrk::1125.127142
[12/20 15:43:06    223s] eee: l::2 avDens::0.035757 usedTrk::195.174642 availTrk::5458.310384 sigTrk::195.174642
[12/20 15:43:06    223s] eee: l::3 avDens::0.018780 usedTrk::181.379018 availTrk::9658.153337 sigTrk::181.379018
[12/20 15:43:06    223s] eee: l::4 avDens::0.045887 usedTrk::448.051786 availTrk::9764.308548 sigTrk::448.051786
[12/20 15:43:06    223s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.433484 aWlH=0.000000 lMod=0 pMax=0.878400 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:43:06    223s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2592.320M)
[12/20 15:43:06    223s] Compute RC Scale Done ...
[12/20 15:43:06    223s] OPERPROF: Starting HotSpotCal at level 1, MEM:2611.4M, EPOCH TIME: 1734689586.508398
[12/20 15:43:06    223s] [hotspot] +------------+---------------+---------------+
[12/20 15:43:06    223s] [hotspot] |            |   max hotspot | total hotspot |
[12/20 15:43:06    223s] [hotspot] +------------+---------------+---------------+
[12/20 15:43:06    223s] [hotspot] | normalized |          0.00 |          0.00 |
[12/20 15:43:06    223s] [hotspot] +------------+---------------+---------------+
[12/20 15:43:06    223s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/20 15:43:06    223s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/20 15:43:06    223s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:2611.4M, EPOCH TIME: 1734689586.509491
[12/20 15:43:06    223s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/20 15:43:06    223s] Begin: GigaOpt Route Type Constraints Refinement
[12/20 15:43:06    223s] *** CongRefineRouteType #2 [begin] (optDesign #6) : totSession cpu/real = 0:03:43.1/1:18:18.4 (0.0), mem = 2611.4M
[12/20 15:43:06    223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.29
[12/20 15:43:06    223s] ### Creating RouteCongInterface, started
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] #optDebug: {0, 1.000}
[12/20 15:43:06    223s] ### Creating RouteCongInterface, finished
[12/20 15:43:06    223s] Updated routing constraints on 0 nets.
[12/20 15:43:06    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.29
[12/20 15:43:06    223s] Bottom Preferred Layer:
[12/20 15:43:06    223s]     None
[12/20 15:43:06    223s] Via Pillar Rule:
[12/20 15:43:06    223s]     None
[12/20 15:43:06    223s] *** CongRefineRouteType #2 [finish] (optDesign #6) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:43.1/1:18:18.4 (0.0), mem = 2611.4M
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] =============================================================================================
[12/20 15:43:06    223s]  Step TAT Report : CongRefineRouteType #2 / optDesign #6                        21.15-s110_1
[12/20 15:43:06    223s] =============================================================================================
[12/20 15:43:06    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:06    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    223s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  57.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ MISC                   ]          0:00:00.0  (  42.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    223s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] End: GigaOpt Route Type Constraints Refinement
[12/20 15:43:06    223s] skip EGR on cluster skew clock nets.
[12/20 15:43:06    223s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:43:06    223s] #################################################################################
[12/20 15:43:06    223s] # Design Stage: PreRoute
[12/20 15:43:06    223s] # Design Name: elevator
[12/20 15:43:06    223s] # Design Mode: 90nm
[12/20 15:43:06    223s] # Analysis Mode: MMMC OCV 
[12/20 15:43:06    223s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:43:06    223s] # Signoff Settings: SI Off 
[12/20 15:43:06    223s] #################################################################################
[12/20 15:43:06    223s] Calculate early delays in OCV mode...
[12/20 15:43:06    223s] Calculate late delays in OCV mode...
[12/20 15:43:06    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 2609.4M, InitMEM = 2609.4M)
[12/20 15:43:06    223s] Start delay calculation (fullDC) (1 T). (MEM=2609.4)
[12/20 15:43:06    223s] End AAE Lib Interpolated Model. (MEM=2629.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:06    223s] Total number of fetched objects 201
[12/20 15:43:06    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:06    223s] End delay calculation. (MEM=2644.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:06    223s] End delay calculation (fullDC). (MEM=2644.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:06    223s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2644.7M) ***
[12/20 15:43:06    223s] Begin: GigaOpt postEco DRV Optimization
[12/20 15:43:06    223s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/20 15:43:06    223s] *** DrvOpt #2 [begin] (optDesign #6) : totSession cpu/real = 0:03:43.3/1:18:18.5 (0.0), mem = 2652.7M
[12/20 15:43:06    223s] Info: 21 io nets excluded
[12/20 15:43:06    223s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:43:06    223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.30
[12/20 15:43:06    223s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:43:06    223s] ### Creating PhyDesignMc. totSessionCpu=0:03:43 mem=2652.7M
[12/20 15:43:06    223s] OPERPROF: Starting DPlace-Init at level 1, MEM:2652.7M, EPOCH TIME: 1734689586.649735
[12/20 15:43:06    223s] Processing tracks to init pin-track alignment.
[12/20 15:43:06    223s] z: 2, totalTracks: 1
[12/20 15:43:06    223s] z: 4, totalTracks: 1
[12/20 15:43:06    223s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:06    223s] All LLGs are deleted
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2652.7M, EPOCH TIME: 1734689586.652920
[12/20 15:43:06    223s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2652.7M, EPOCH TIME: 1734689586.653136
[12/20 15:43:06    223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2652.7M, EPOCH TIME: 1734689586.654039
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2652.7M, EPOCH TIME: 1734689586.654217
[12/20 15:43:06    223s] Max number of tech site patterns supported in site array is 256.
[12/20 15:43:06    223s] Core basic site is CoreSite
[12/20 15:43:06    223s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2652.7M, EPOCH TIME: 1734689586.660199
[12/20 15:43:06    223s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:43:06    223s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:43:06    223s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2652.7M, EPOCH TIME: 1734689586.660790
[12/20 15:43:06    223s] Fast DP-INIT is on for default
[12/20 15:43:06    223s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:43:06    223s] Atter site array init, number of instance map data is 0.
[12/20 15:43:06    223s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2652.7M, EPOCH TIME: 1734689586.662449
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:06    223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2652.7M, EPOCH TIME: 1734689586.663628
[12/20 15:43:06    223s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2652.7M, EPOCH TIME: 1734689586.663646
[12/20 15:43:06    223s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2652.7M, EPOCH TIME: 1734689586.663661
[12/20 15:43:06    223s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2652.7MB).
[12/20 15:43:06    223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.015, REAL:0.015, MEM:2652.7M, EPOCH TIME: 1734689586.664323
[12/20 15:43:06    223s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:43:06    223s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:43 mem=2652.7M
[12/20 15:43:06    223s] ### Creating RouteCongInterface, started
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.5342} {4, 0.237, 0.5342} 
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] #optDebug: {0, 1.000}
[12/20 15:43:06    223s] ### Creating RouteCongInterface, finished
[12/20 15:43:06    223s] ### Creating LA Mngr. totSessionCpu=0:03:43 mem=2652.7M
[12/20 15:43:06    223s] ### Creating LA Mngr, finished. totSessionCpu=0:03:43 mem=2652.7M
[12/20 15:43:06    223s] [GPS-DRV] Optimizer parameters ============================= 
[12/20 15:43:06    223s] [GPS-DRV] maxDensity (design): 0.95
[12/20 15:43:06    223s] [GPS-DRV] maxLocalDensity: 0.98
[12/20 15:43:06    223s] [GPS-DRV] All active and enabled setup views
[12/20 15:43:06    223s] [GPS-DRV]     my_analysis_view_setup
[12/20 15:43:06    223s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:43:06    223s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/20 15:43:06    223s] [GPS-DRV] maxFanoutLoad on
[12/20 15:43:06    223s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/20 15:43:06    223s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/20 15:43:06    223s] [GPS-DRV] timing-driven DRV settings
[12/20 15:43:06    223s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[12/20 15:43:06    223s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2687.1M, EPOCH TIME: 1734689586.765416
[12/20 15:43:06    223s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2687.1M, EPOCH TIME: 1734689586.765490
[12/20 15:43:06    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:43:06    223s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/20 15:43:06    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:43:06    223s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/20 15:43:06    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:43:06    223s] Info: violation cost 1.384875 (cap = 0.000000, tran = 1.384875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:43:06    223s] |    12|    12|   -46.80|    20|    28|    -3.40|    20|    28|     0|     0|   972.48|     0.00|       0|       0|       0|100.00%|          |         |
[12/20 15:43:06    223s] Info: violation cost 2.407792 (cap = 0.000000, tran = 2.407792, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:43:06    223s] |    12|    12|   -46.75|    20|    28|    -3.39|    20|    28|     0|     0|   972.39|     0.00|       0|       0|       4|100.00%| 0:00:00.0|  2733.1M|
[12/20 15:43:06    223s] Info: violation cost 2.407792 (cap = 0.000000, tran = 2.407792, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/20 15:43:06    223s] |    12|    12|   -46.75|    20|    28|    -3.39|    20|    28|     0|     0|   972.39|     0.00|       0|       0|       0|100.00%| 0:00:00.0|  2733.1M|
[12/20 15:43:06    223s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] ###############################################################################
[12/20 15:43:06    223s] #
[12/20 15:43:06    223s] #  Large fanout net report:  
[12/20 15:43:06    223s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/20 15:43:06    223s] #     - current density: 100.00
[12/20 15:43:06    223s] #
[12/20 15:43:06    223s] #  List of high fanout nets:
[12/20 15:43:06    223s] #
[12/20 15:43:06    223s] ###############################################################################
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] =======================================================================
[12/20 15:43:06    223s]                 Reasons for remaining drv violations
[12/20 15:43:06    223s] =======================================================================
[12/20 15:43:06    223s] *info: Total 24 net(s) have violations which can't be fixed by DRV optimization.
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] MultiBuffering failure reasons
[12/20 15:43:06    223s] ------------------------------------------------
[12/20 15:43:06    223s] *info:    20 net(s): Could not be fixed because it is multi driver net.
[12/20 15:43:06    223s] *info:     4 net(s): Could not be fixed because of exceeding max local density.
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2733.1M) ***
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] Total-nets :: 110, Stn-nets :: 0, ratio :: 0 %, Total-len 15559, Stn-len 0
[12/20 15:43:06    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2714.1M, EPOCH TIME: 1734689586.804740
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2653.1M, EPOCH TIME: 1734689586.807098
[12/20 15:43:06    223s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:43:06    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.30
[12/20 15:43:06    223s] *** DrvOpt #2 [finish] (optDesign #6) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:43.4/1:18:18.6 (0.0), mem = 2653.1M
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] =============================================================================================
[12/20 15:43:06    223s]  Step TAT Report : DrvOpt #2 / optDesign #6                                     21.15-s110_1
[12/20 15:43:06    223s] =============================================================================================
[12/20 15:43:06    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:06    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    223s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  23.5 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:43:06    223s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:43:06    223s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:43:06    223s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ OptEval                ]      2   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:43:06    223s] [ OptCommit              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:43:06    223s] [ IncrDelayCalc          ]      6   0:00:00.0  (   8.6 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:43:06    223s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:06    223s] [ MISC                   ]          0:00:00.1  (  51.5 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:43:06    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    223s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:43:06    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] End: GigaOpt postEco DRV Optimization
[12/20 15:43:06    223s] **INFO: Flow update: Design timing is met.
[12/20 15:43:06    223s] Running refinePlace -preserveRouting true -hardFence false
[12/20 15:43:06    223s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[12/20 15:43:06    223s] ThreeLayerMode is on. Timing-driven placement option disabled.
[12/20 15:43:06    223s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2653.1M, EPOCH TIME: 1734689586.808300
[12/20 15:43:06    223s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2653.1M, EPOCH TIME: 1734689586.808319
[12/20 15:43:06    223s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2653.1M, EPOCH TIME: 1734689586.808337
[12/20 15:43:06    223s] Processing tracks to init pin-track alignment.
[12/20 15:43:06    223s] z: 2, totalTracks: 1
[12/20 15:43:06    223s] z: 4, totalTracks: 1
[12/20 15:43:06    223s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:06    223s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2653.1M, EPOCH TIME: 1734689586.812262
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:06    223s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.008, REAL:0.008, MEM:2653.1M, EPOCH TIME: 1734689586.820660
[12/20 15:43:06    223s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2653.1M, EPOCH TIME: 1734689586.820701
[12/20 15:43:06    223s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2653.1M, EPOCH TIME: 1734689586.820717
[12/20 15:43:06    223s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2653.1MB).
[12/20 15:43:06    223s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.013, REAL:0.013, MEM:2653.1M, EPOCH TIME: 1734689586.821417
[12/20 15:43:06    223s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.013, REAL:0.013, MEM:2653.1M, EPOCH TIME: 1734689586.821428
[12/20 15:43:06    223s] TDRefine: refinePlace mode is spiral
[12/20 15:43:06    223s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14558.12
[12/20 15:43:06    223s] OPERPROF:   Starting RefinePlace at level 2, MEM:2653.1M, EPOCH TIME: 1734689586.821446
[12/20 15:43:06    223s] *** Starting refinePlace (0:03:43 mem=2653.1M) ***
[12/20 15:43:06    223s] Total net bbox length = 1.498e+04 (6.755e+03 8.221e+03) (ext = 3.955e+03)
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:06    223s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[12/20 15:43:06    223s] (I)      Default pattern map key = elevator_default.
[12/20 15:43:06    223s] (I)      Default pattern map key = elevator_default.
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] Starting Small incrNP...
[12/20 15:43:06    223s] User Input Parameters:
[12/20 15:43:06    223s] - Congestion Driven    : Off
[12/20 15:43:06    223s] - Timing Driven        : Off
[12/20 15:43:06    223s] - Area-Violation Based : Off
[12/20 15:43:06    223s] - Start Rollback Level : -5
[12/20 15:43:06    223s] - Legalized            : On
[12/20 15:43:06    223s] - Window Based         : Off
[12/20 15:43:06    223s] - eDen incr mode       : Off
[12/20 15:43:06    223s] - Small incr mode      : On
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2653.1M, EPOCH TIME: 1734689586.826674
[12/20 15:43:06    223s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2653.1M, EPOCH TIME: 1734689586.827442
[12/20 15:43:06    223s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.001, REAL:0.001, MEM:2653.1M, EPOCH TIME: 1734689586.828504
[12/20 15:43:06    223s] default core: bins with density > 0.750 = 82.64 % ( 100 / 121 )
[12/20 15:43:06    223s] Density distribution unevenness ratio = 0.003%
[12/20 15:43:06    223s] Density distribution unevenness ratio (U70) = 0.003%
[12/20 15:43:06    223s] Density distribution unevenness ratio (U80) = 0.003%
[12/20 15:43:06    223s] Density distribution unevenness ratio (U90) = 0.003%
[12/20 15:43:06    223s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.002, REAL:0.002, MEM:2653.1M, EPOCH TIME: 1734689586.828540
[12/20 15:43:06    223s] cost 1.000000, thresh 1.000000
[12/20 15:43:06    223s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2653.1M)
[12/20 15:43:06    223s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/20 15:43:06    223s] Total net bbox length = 1.498e+04 (6.755e+03 8.221e+03) (ext = 3.955e+03)
[12/20 15:43:06    223s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2653.1MB
[12/20 15:43:06    223s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2653.1MB) @(0:03:43 - 0:03:43).
[12/20 15:43:06    223s] *** Finished refinePlace (0:03:43 mem=2653.1M) ***
[12/20 15:43:06    223s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14558.12
[12/20 15:43:06    223s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.007, REAL:0.007, MEM:2653.1M, EPOCH TIME: 1734689586.828792
[12/20 15:43:06    223s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2653.1M, EPOCH TIME: 1734689586.828804
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:06    223s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2653.1M, EPOCH TIME: 1734689586.830224
[12/20 15:43:06    223s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.022, REAL:0.022, MEM:2653.1M, EPOCH TIME: 1734689586.830251
[12/20 15:43:06    223s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Type 'man IMPSP-9022' for more detail.
[12/20 15:43:06    223s] **INFO: Flow update: Design timing is met.
[12/20 15:43:06    223s] **INFO: Flow update: Design timing is met.
[12/20 15:43:06    223s] **INFO: Flow update: Design timing is met.
[12/20 15:43:06    223s] #optDebug: fT-D <X 1 0 0 0>
[12/20 15:43:06    223s] Register exp ratio and priority group on 0 nets on 114 nets : 
[12/20 15:43:06    223s] Extraction called for design 'elevator' of instances=12416 and nets=118 using extraction engine 'preRoute' .
[12/20 15:43:06    223s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/20 15:43:06    223s] Type 'man IMPEXT-3530' for more detail.
[12/20 15:43:06    223s] PreRoute RC Extraction called for design elevator.
[12/20 15:43:06    223s] RC Extraction called in multi-corner(1) mode.
[12/20 15:43:06    223s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/20 15:43:06    223s] Type 'man IMPEXT-6197' for more detail.
[12/20 15:43:06    223s] RCMode: PreRoute
[12/20 15:43:06    223s]       RC Corner Indexes            0   
[12/20 15:43:06    223s] Capacitance Scaling Factor   : 1.00000 
[12/20 15:43:06    223s] Resistance Scaling Factor    : 1.00000 
[12/20 15:43:06    223s] Clock Cap. Scaling Factor    : 1.00000 
[12/20 15:43:06    223s] Clock Res. Scaling Factor    : 1.00000 
[12/20 15:43:06    223s] Shrink Factor                : 1.00000
[12/20 15:43:06    223s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/20 15:43:06    223s] 
[12/20 15:43:06    223s] Trim Metal Layers:
[12/20 15:43:06    223s] LayerId::1 widthSet size::1
[12/20 15:43:06    223s] LayerId::2 widthSet size::1
[12/20 15:43:06    223s] LayerId::3 widthSet size::1
[12/20 15:43:06    223s] LayerId::4 widthSet size::1
[12/20 15:43:06    223s] Updating RC grid for preRoute extraction ...
[12/20 15:43:06    223s] eee: pegSigSF::1.070000
[12/20 15:43:06    223s] Initializing multi-corner resistance tables ...
[12/20 15:43:06    223s] eee: l::1 avDens::0.112324 usedTrk::1125.127142 availTrk::10016.766417 sigTrk::1125.127142
[12/20 15:43:06    223s] eee: l::2 avDens::0.035757 usedTrk::195.174642 availTrk::5458.310384 sigTrk::195.174642
[12/20 15:43:06    223s] eee: l::3 avDens::0.018780 usedTrk::181.379018 availTrk::9658.153337 sigTrk::181.379018
[12/20 15:43:06    223s] eee: l::4 avDens::0.045887 usedTrk::448.051786 availTrk::9764.308548 sigTrk::448.051786
[12/20 15:43:06    223s] eee: LAM: n=40 LLS=2-2 HLS=4-4 rDens=0.292558 uaWl=1.000000 uaWlH=0.433484 aWlH=0.000000 lMod=0 pMax=0.878400 pMod=80 wcR=0.600000 newSi=0.001600 wHLS=1.500000 siPrev=0 viaL=0.000000
[12/20 15:43:06    223s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2627.340M)
[12/20 15:43:06    223s] Starting delay calculation for Setup views
[12/20 15:43:06    223s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:43:06    223s] #################################################################################
[12/20 15:43:06    223s] # Design Stage: PreRoute
[12/20 15:43:06    223s] # Design Name: elevator
[12/20 15:43:06    223s] # Design Mode: 90nm
[12/20 15:43:06    223s] # Analysis Mode: MMMC OCV 
[12/20 15:43:06    223s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:43:06    223s] # Signoff Settings: SI Off 
[12/20 15:43:06    223s] #################################################################################
[12/20 15:43:06    223s] Calculate early delays in OCV mode...
[12/20 15:43:06    223s] Calculate late delays in OCV mode...
[12/20 15:43:06    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 2617.3M, InitMEM = 2617.3M)
[12/20 15:43:06    223s] Start delay calculation (fullDC) (1 T). (MEM=2617.34)
[12/20 15:43:06    223s] End AAE Lib Interpolated Model. (MEM=2637.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:06    223s] Total number of fetched objects 201
[12/20 15:43:06    223s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:06    223s] End delay calculation. (MEM=2653.5 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:06    223s] End delay calculation (fullDC). (MEM=2653.5 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:06    223s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2653.5M) ***
[12/20 15:43:07    223s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:03:44 mem=2661.5M)
[12/20 15:43:07    223s] Reported timing to dir ./timingReports
[12/20 15:43:07    223s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2207.4M, totSessionCpu=0:03:44 **
[12/20 15:43:07    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2606.5M, EPOCH TIME: 1734689587.024549
[12/20 15:43:07    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:07    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:07    223s] 
[12/20 15:43:07    223s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:07    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2606.5M, EPOCH TIME: 1734689587.032756
[12/20 15:43:07    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:07    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:07    223s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.392 | 972.392 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2629.9M, EPOCH TIME: 1734689587.988723
[12/20 15:43:07    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:07    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:07    223s] 
[12/20 15:43:07    223s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:07    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2629.9M, EPOCH TIME: 1734689587.997522
[12/20 15:43:07    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:07    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:07    223s] Density: 0.759%
       (99.996% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2629.9M, EPOCH TIME: 1734689588.003958
[12/20 15:43:08    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:08    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2629.9M, EPOCH TIME: 1734689588.012630
[12/20 15:43:08    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 2210.3M, totSessionCpu=0:03:44 **
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:43:08    223s] Deleting Lib Analyzer.
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] TimeStamp Deleting Cell Server End ...
[12/20 15:43:08    223s] *** Finished optDesign ***
[12/20 15:43:08    223s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:43:08    223s] Info: Destroy the CCOpt slew target map.
[12/20 15:43:08    223s] clean pInstBBox. size 0
[12/20 15:43:08    223s] All LLGs are deleted
[12/20 15:43:08    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2621.9M, EPOCH TIME: 1734689588.046721
[12/20 15:43:08    223s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2621.9M, EPOCH TIME: 1734689588.046784
[12/20 15:43:08    223s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:43:08    223s] *** optDesign #6 [finish] : cpu/real = 0:00:03.8/0:00:04.7 (0.8), totSession cpu/real = 0:03:43.8/1:18:19.9 (0.0), mem = 2621.9M
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] =============================================================================================
[12/20 15:43:08    223s]  Final TAT Report : optDesign #6                                                21.15-s110_1
[12/20 15:43:08    223s] =============================================================================================
[12/20 15:43:08    223s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:08    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:08    223s] [ InitOpt                ]      1   0:00:01.2  (  25.8 % )     0:00:01.3 /  0:00:01.3    1.0
[12/20 15:43:08    223s] [ GlobalOpt              ]      1   0:00:00.7  (  15.3 % )     0:00:00.7 /  0:00:00.7    1.0
[12/20 15:43:08    223s] [ DrvOpt                 ]      2   0:00:00.3  (   6.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/20 15:43:08    223s] [ AreaOpt                ]      1   0:00:00.6  (  11.9 % )     0:00:00.6 /  0:00:00.6    1.0
[12/20 15:43:08    223s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ OptSummaryReport       ]      2   0:00:00.1  (   1.6 % )     0:00:01.0 /  0:00:00.1    0.1
[12/20 15:43:08    223s] [ DrvReport              ]      2   0:00:00.9  (  19.2 % )     0:00:00.9 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:43:08    223s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ ReportFanoutViolation  ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ RefinePlace            ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:43:08    223s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:43:08    223s] [ ExtractRC              ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:08    223s] [ TimingUpdate           ]     20   0:00:00.1  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:43:08    223s] [ FullDelayCalc          ]      3   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.1
[12/20 15:43:08    223s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/20 15:43:08    223s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:43:08    223s] [ MISC                   ]          0:00:00.4  (   9.0 % )     0:00:00.4 /  0:00:00.4    1.0
[12/20 15:43:08    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:08    223s]  optDesign #6 TOTAL                 0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:03.8    0.8
[12/20 15:43:08    223s] ---------------------------------------------------------------------------------------------
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] <CMD> optDesign -postCTS -hold
[12/20 15:43:08    223s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2160.7M, totSessionCpu=0:03:44 **
[12/20 15:43:08    223s] *** optDesign #7 [begin] : totSession cpu/real = 0:03:43.8/1:18:19.9 (0.0), mem = 2585.9M
[12/20 15:43:08    223s] Info: 1 threads available for lower-level modules during optimization.
[12/20 15:43:08    223s] GigaOpt running with 1 threads.
[12/20 15:43:08    223s] *** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:43.8/1:18:19.9 (0.0), mem = 2585.9M
[12/20 15:43:08    223s] **INFO: User settings:
[12/20 15:43:08    223s] setExtractRCMode -basic                    true
[12/20 15:43:08    223s] setExtractRCMode -coupled                  true
[12/20 15:43:08    223s] setExtractRCMode -effortLevel              low
[12/20 15:43:08    223s] setExtractRCMode -engine                   preRoute
[12/20 15:43:08    223s] setExtractRCMode -extended                 false
[12/20 15:43:08    223s] setExtractRCMode -noCleanRCDB              true
[12/20 15:43:08    223s] setExtractRCMode -nrNetInMemory            100000
[12/20 15:43:08    223s] setUsefulSkewMode -ecoRoute                false
[12/20 15:43:08    223s] setDelayCalMode -enable_high_fanout        true
[12/20 15:43:08    223s] setDelayCalMode -engine                    aae
[12/20 15:43:08    223s] setDelayCalMode -ignoreNetLoad             false
[12/20 15:43:08    223s] setDelayCalMode -signOff                   true
[12/20 15:43:08    223s] setDelayCalMode -socv_accuracy_mode        low
[12/20 15:43:08    223s] setOptMode -activeSetupViews               { my_analysis_view_setup }
[12/20 15:43:08    223s] setOptMode -autoSetupViews                 { my_analysis_view_setup}
[12/20 15:43:08    223s] setOptMode -autoTDGRSetupViews             { my_analysis_view_setup}
[12/20 15:43:08    223s] setOptMode -autoViewOpt                    false
[12/20 15:43:08    223s] setOptMode -deleteInst                     true
[12/20 15:43:08    223s] setOptMode -drcMargin                      0
[12/20 15:43:08    223s] setOptMode -fixCap                         true
[12/20 15:43:08    223s] setOptMode -fixDrc                         true
[12/20 15:43:08    223s] setOptMode -fixFanoutLoad                  true
[12/20 15:43:08    223s] setOptMode -fixTran                        true
[12/20 15:43:08    223s] setOptMode -optimizeFF                     true
[12/20 15:43:08    223s] setOptMode -setupTargetSlack               0
[12/20 15:43:08    223s] setPlaceMode -place_design_floorplan_mode  false
[12/20 15:43:08    223s] setAnalysisMode -analysisType              onChipVariation
[12/20 15:43:08    223s] setAnalysisMode -checkType                 setup
[12/20 15:43:08    223s] setAnalysisMode -clkSrcPath                true
[12/20 15:43:08    223s] setAnalysisMode -clockPropagation          sdcControl
[12/20 15:43:08    223s] setAnalysisMode -cppr                      both
[12/20 15:43:08    223s] setAnalysisMode -skew                      true
[12/20 15:43:08    223s] setAnalysisMode -usefulSkew                true
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:43:08    223s] Summary for sequential cells identification: 
[12/20 15:43:08    223s]   Identified SBFF number: 114
[12/20 15:43:08    223s]   Identified MBFF number: 0
[12/20 15:43:08    223s]   Identified SB Latch number: 0
[12/20 15:43:08    223s]   Identified MB Latch number: 0
[12/20 15:43:08    223s]   Not identified SBFF number: 6
[12/20 15:43:08    223s]   Not identified MBFF number: 0
[12/20 15:43:08    223s]   Not identified SB Latch number: 0
[12/20 15:43:08    223s]   Not identified MB Latch number: 0
[12/20 15:43:08    223s]   Number of sequential cells which are not FFs: 83
[12/20 15:43:08    223s]  Visiting view : my_analysis_view_setup
[12/20 15:43:08    223s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:43:08    223s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:43:08    223s]  Visiting view : my_analysis_view_hold
[12/20 15:43:08    223s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:08    223s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:08    223s] TLC MultiMap info (StdDelay):
[12/20 15:43:08    223s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:43:08    223s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:43:08    223s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:43:08    223s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:43:08    223s]  Setting StdDelay to: 50.6ps
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:43:08    223s] Need call spDPlaceInit before registerPrioInstLoc.
[12/20 15:43:08    223s] OPERPROF: Starting DPlace-Init at level 1, MEM:2587.9M, EPOCH TIME: 1734689588.068153
[12/20 15:43:08    223s] Processing tracks to init pin-track alignment.
[12/20 15:43:08    223s] z: 2, totalTracks: 1
[12/20 15:43:08    223s] z: 4, totalTracks: 1
[12/20 15:43:08    223s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:08    223s] All LLGs are deleted
[12/20 15:43:08    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2587.9M, EPOCH TIME: 1734689588.071224
[12/20 15:43:08    223s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2587.9M, EPOCH TIME: 1734689588.071437
[12/20 15:43:08    223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2587.9M, EPOCH TIME: 1734689588.072358
[12/20 15:43:08    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2587.9M, EPOCH TIME: 1734689588.072534
[12/20 15:43:08    223s] Max number of tech site patterns supported in site array is 256.
[12/20 15:43:08    223s] Core basic site is CoreSite
[12/20 15:43:08    223s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2587.9M, EPOCH TIME: 1734689588.078516
[12/20 15:43:08    223s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:43:08    223s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:43:08    223s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2587.9M, EPOCH TIME: 1734689588.079122
[12/20 15:43:08    223s] Fast DP-INIT is on for default
[12/20 15:43:08    223s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:43:08    223s] Atter site array init, number of instance map data is 0.
[12/20 15:43:08    223s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.008, REAL:0.008, MEM:2587.9M, EPOCH TIME: 1734689588.080784
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:08    223s] OPERPROF:     Starting CMU at level 3, MEM:2587.9M, EPOCH TIME: 1734689588.081516
[12/20 15:43:08    223s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2587.9M, EPOCH TIME: 1734689588.082033
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] Bad Lib Cell Checking (CMU) is done! (0)
[12/20 15:43:08    223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2587.9M, EPOCH TIME: 1734689588.082531
[12/20 15:43:08    223s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2587.9M, EPOCH TIME: 1734689588.082549
[12/20 15:43:08    223s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2587.9M, EPOCH TIME: 1734689588.082563
[12/20 15:43:08    223s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2587.9MB).
[12/20 15:43:08    223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2587.9M, EPOCH TIME: 1734689588.083987
[12/20 15:43:08    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2587.9M, EPOCH TIME: 1734689588.084041
[12/20 15:43:08    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2585.9M, EPOCH TIME: 1734689588.085466
[12/20 15:43:08    223s] 
[12/20 15:43:08    223s] Creating Lib Analyzer ...
[12/20 15:43:08    223s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:43:08    223s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:43:08    223s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:43:08    223s] 
[12/20 15:43:08    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:44 mem=2607.9M
[12/20 15:43:08    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:44 mem=2607.9M
[12/20 15:43:08    224s] Creating Lib Analyzer, finished. 
[12/20 15:43:08    224s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 2166.5M, totSessionCpu=0:03:44 **
[12/20 15:43:08    224s] *** optDesign -postCTS ***
[12/20 15:43:08    224s] DRC Margin: user margin 0.0
[12/20 15:43:08    224s] Hold Target Slack: user slack 0
[12/20 15:43:08    224s] Setup Target Slack: user slack 0;
[12/20 15:43:08    224s] setUsefulSkewMode -ecoRoute false
[12/20 15:43:08    224s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2607.9M, EPOCH TIME: 1734689588.576656
[12/20 15:43:08    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:08    224s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2607.9M, EPOCH TIME: 1734689588.585417
[12/20 15:43:08    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:43:08    224s] Deleting Lib Analyzer.
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] TimeStamp Deleting Cell Server End ...
[12/20 15:43:08    224s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:43:08    224s] Summary for sequential cells identification: 
[12/20 15:43:08    224s]   Identified SBFF number: 114
[12/20 15:43:08    224s]   Identified MBFF number: 0
[12/20 15:43:08    224s]   Identified SB Latch number: 0
[12/20 15:43:08    224s]   Identified MB Latch number: 0
[12/20 15:43:08    224s]   Not identified SBFF number: 6
[12/20 15:43:08    224s]   Not identified MBFF number: 0
[12/20 15:43:08    224s]   Not identified SB Latch number: 0
[12/20 15:43:08    224s]   Not identified MB Latch number: 0
[12/20 15:43:08    224s]   Number of sequential cells which are not FFs: 83
[12/20 15:43:08    224s]  Visiting view : my_analysis_view_setup
[12/20 15:43:08    224s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:43:08    224s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:43:08    224s]  Visiting view : my_analysis_view_hold
[12/20 15:43:08    224s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:08    224s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:08    224s] TLC MultiMap info (StdDelay):
[12/20 15:43:08    224s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:43:08    224s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:43:08    224s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:43:08    224s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:43:08    224s]  Setting StdDelay to: 50.6ps
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] TimeStamp Deleting Cell Server End ...
[12/20 15:43:08    224s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2607.9M, EPOCH TIME: 1734689588.597863
[12/20 15:43:08    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    224s] All LLGs are deleted
[12/20 15:43:08    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:08    224s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2607.9M, EPOCH TIME: 1734689588.597914
[12/20 15:43:08    224s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2607.9M, EPOCH TIME: 1734689588.597933
[12/20 15:43:08    224s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2600.9M, EPOCH TIME: 1734689588.598169
[12/20 15:43:08    224s] Start to check current routing status for nets...
[12/20 15:43:08    224s] All nets are already routed correctly.
[12/20 15:43:08    224s] End to check current routing status for nets (mem=2600.9M)
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] Creating Lib Analyzer ...
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:43:08    224s] Summary for sequential cells identification: 
[12/20 15:43:08    224s]   Identified SBFF number: 114
[12/20 15:43:08    224s]   Identified MBFF number: 0
[12/20 15:43:08    224s]   Identified SB Latch number: 0
[12/20 15:43:08    224s]   Identified MB Latch number: 0
[12/20 15:43:08    224s]   Not identified SBFF number: 6
[12/20 15:43:08    224s]   Not identified MBFF number: 0
[12/20 15:43:08    224s]   Not identified SB Latch number: 0
[12/20 15:43:08    224s]   Not identified MB Latch number: 0
[12/20 15:43:08    224s]   Number of sequential cells which are not FFs: 83
[12/20 15:43:08    224s]  Visiting view : my_analysis_view_setup
[12/20 15:43:08    224s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:43:08    224s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:43:08    224s]  Visiting view : my_analysis_view_hold
[12/20 15:43:08    224s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:08    224s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:08    224s] TLC MultiMap info (StdDelay):
[12/20 15:43:08    224s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:43:08    224s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:43:08    224s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:43:08    224s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:43:08    224s]  Setting StdDelay to: 50.6ps
[12/20 15:43:08    224s] 
[12/20 15:43:08    224s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:43:08    224s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:43:08    224s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:43:08    224s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:43:08    224s] 
[12/20 15:43:09    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=2607.0M
[12/20 15:43:09    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=2607.0M
[12/20 15:43:09    224s] Creating Lib Analyzer, finished. 
[12/20 15:43:09    224s] #optDebug: Start CG creation (mem=2635.6M)
[12/20 15:43:09    224s]  ...initializing CG  maxDriveDist 3987.607000 stdCellHgt 5.600000 defLenToSkip 39.200000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 398.760000 
[12/20 15:43:09    224s] (cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s]  ...processing cgPrt (cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s]  ...processing cgEgp (cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s]  ...processing cgPbk (cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s]  ...processing cgNrb(cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s]  ...processing cgObs (cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s]  ...processing cgCon (cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s]  ...processing cgPdm (cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2705.9M)
[12/20 15:43:09    224s] Compute RC Scale Done ...
[12/20 15:43:09    224s] *** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:03:44.9/1:18:21.1 (0.0), mem = 2696.3M
[12/20 15:43:09    224s] 
[12/20 15:43:09    224s] =============================================================================================
[12/20 15:43:09    224s]  Step TAT Report : InitOpt #1 / optDesign #7                                    21.15-s110_1
[12/20 15:43:09    224s] =============================================================================================
[12/20 15:43:09    224s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:09    224s] ---------------------------------------------------------------------------------------------
[12/20 15:43:09    224s] [ CellServerInit         ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.6
[12/20 15:43:09    224s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  84.9 % )     0:00:01.0 /  0:00:01.0    1.0
[12/20 15:43:09    224s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:09    224s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   8.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:43:09    224s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:09    224s] [ MISC                   ]          0:00:00.1  (   5.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:43:09    224s] ---------------------------------------------------------------------------------------------
[12/20 15:43:09    224s]  InitOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[12/20 15:43:09    224s] ---------------------------------------------------------------------------------------------
[12/20 15:43:09    224s] 
[12/20 15:43:09    224s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:43:09    224s] ### Creating PhyDesignMc. totSessionCpu=0:03:45 mem=2696.3M
[12/20 15:43:09    224s] OPERPROF: Starting DPlace-Init at level 1, MEM:2696.3M, EPOCH TIME: 1734689589.209517
[12/20 15:43:09    224s] Processing tracks to init pin-track alignment.
[12/20 15:43:09    224s] z: 2, totalTracks: 1
[12/20 15:43:09    224s] z: 4, totalTracks: 1
[12/20 15:43:09    224s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:09    224s] All LLGs are deleted
[12/20 15:43:09    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:09    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:09    224s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2696.3M, EPOCH TIME: 1734689589.212891
[12/20 15:43:09    224s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2696.3M, EPOCH TIME: 1734689589.213108
[12/20 15:43:09    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2696.3M, EPOCH TIME: 1734689589.214095
[12/20 15:43:09    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:09    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:09    224s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2696.3M, EPOCH TIME: 1734689589.214292
[12/20 15:43:09    224s] Max number of tech site patterns supported in site array is 256.
[12/20 15:43:09    224s] Core basic site is CoreSite
[12/20 15:43:09    224s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2696.3M, EPOCH TIME: 1734689589.220723
[12/20 15:43:09    224s] After signature check, allow fast init is true, keep pre-filter is true.
[12/20 15:43:09    224s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[12/20 15:43:09    224s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.001, REAL:0.001, MEM:2696.3M, EPOCH TIME: 1734689589.221383
[12/20 15:43:09    224s] Fast DP-INIT is on for default
[12/20 15:43:09    224s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/20 15:43:09    224s] Atter site array init, number of instance map data is 0.
[12/20 15:43:09    224s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.009, REAL:0.009, MEM:2696.3M, EPOCH TIME: 1734689589.223155
[12/20 15:43:09    224s] 
[12/20 15:43:09    224s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:09    224s] 
[12/20 15:43:09    224s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:09    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2696.3M, EPOCH TIME: 1734689589.224414
[12/20 15:43:09    224s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2696.3M, EPOCH TIME: 1734689589.224435
[12/20 15:43:09    224s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2696.3M, EPOCH TIME: 1734689589.224450
[12/20 15:43:09    224s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2696.3MB).
[12/20 15:43:09    224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.016, REAL:0.016, MEM:2696.3M, EPOCH TIME: 1734689589.225176
[12/20 15:43:09    224s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:43:09    224s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:45 mem=2696.3M
[12/20 15:43:09    224s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2696.3M, EPOCH TIME: 1734689589.230480
[12/20 15:43:09    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:09    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:09    224s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:09    224s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:09    224s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2639.3M, EPOCH TIME: 1734689589.232094
[12/20 15:43:09    224s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:43:09    224s] GigaOpt Hold Optimizer is used
[12/20 15:43:09    224s] Deleting Lib Analyzer.
[12/20 15:43:09    224s] End AAE Lib Interpolated Model. (MEM=2639.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:09    224s] 
[12/20 15:43:09    224s] Creating Lib Analyzer ...
[12/20 15:43:09    224s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:43:09    224s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:43:09    224s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:43:09    224s] 
[12/20 15:43:09    225s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=2639.3M
[12/20 15:43:09    225s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=2639.3M
[12/20 15:43:09    225s] Creating Lib Analyzer, finished. 
[12/20 15:43:09    225s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:45 mem=2639.3M ***
[12/20 15:43:09    225s] *** BuildHoldData #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:45.4/1:18:21.6 (0.0), mem = 2639.3M
[12/20 15:43:09    225s] Effort level <high> specified for reg2reg path_group
[12/20 15:43:09    225s] Saving timing graph ...
[12/20 15:43:09    225s] Done save timing graph
[12/20 15:43:09    225s] 
[12/20 15:43:09    225s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:43:09    225s] Deleting Lib Analyzer.
[12/20 15:43:09    225s] 
[12/20 15:43:09    225s] TimeStamp Deleting Cell Server End ...
[12/20 15:43:09    225s] Starting delay calculation for Hold views
[12/20 15:43:09    225s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:43:09    225s] #################################################################################
[12/20 15:43:09    225s] # Design Stage: PreRoute
[12/20 15:43:09    225s] # Design Name: elevator
[12/20 15:43:09    225s] # Design Mode: 90nm
[12/20 15:43:09    225s] # Analysis Mode: MMMC OCV 
[12/20 15:43:09    225s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:43:09    225s] # Signoff Settings: SI Off 
[12/20 15:43:09    225s] #################################################################################
[12/20 15:43:09    225s] Calculate late delays in OCV mode...
[12/20 15:43:09    225s] Calculate early delays in OCV mode...
[12/20 15:43:09    225s] Topological Sorting (REAL = 0:00:00.0, MEM = 2652.1M, InitMEM = 2652.1M)
[12/20 15:43:09    225s] Start delay calculation (fullDC) (1 T). (MEM=2652.14)
[12/20 15:43:09    225s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:43:09    225s] End AAE Lib Interpolated Model. (MEM=2671.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:09    225s] Total number of fetched objects 201
[12/20 15:43:09    225s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:09    225s] End delay calculation. (MEM=2659.69 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:09    225s] End delay calculation (fullDC). (MEM=2659.69 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:09    225s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2659.7M) ***
[12/20 15:43:09    225s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:46 mem=2667.7M)
[12/20 15:43:09    225s] Done building cte hold timing graph (fixHold) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:46 mem=2667.7M ***
[12/20 15:43:09    225s] Done building hold timer [103 node(s), 132 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:46 mem=2682.9M ***
[12/20 15:43:09    225s] Restoring timing graph ...
[12/20 15:43:10    225s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/20 15:43:10    225s] Done restore timing graph
[12/20 15:43:10    225s] Done building cte setup timing graph (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:03:46 mem=2709.5M ***
[12/20 15:43:10    225s] *info: category slack lower bound [L 0.0] default
[12/20 15:43:10    225s] *info: category slack lower bound [H 0.0] reg2reg 
[12/20 15:43:10    225s] --------------------------------------------------- 
[12/20 15:43:10    225s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/20 15:43:10    225s] --------------------------------------------------- 
[12/20 15:43:10    225s]          WNS    reg2regWNS
[12/20 15:43:10    225s]   972.392 ns    972.392 ns
[12/20 15:43:10    225s] --------------------------------------------------- 
[12/20 15:43:10    225s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/20 15:43:10    225s] 
[12/20 15:43:10    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:43:10    225s] Summary for sequential cells identification: 
[12/20 15:43:10    225s]   Identified SBFF number: 114
[12/20 15:43:10    225s]   Identified MBFF number: 0
[12/20 15:43:10    225s]   Identified SB Latch number: 0
[12/20 15:43:10    225s]   Identified MB Latch number: 0
[12/20 15:43:10    225s]   Not identified SBFF number: 6
[12/20 15:43:10    225s]   Not identified MBFF number: 0
[12/20 15:43:10    225s]   Not identified SB Latch number: 0
[12/20 15:43:10    225s]   Not identified MB Latch number: 0
[12/20 15:43:10    225s]   Number of sequential cells which are not FFs: 83
[12/20 15:43:10    225s]  Visiting view : my_analysis_view_setup
[12/20 15:43:10    225s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:43:10    225s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:43:10    225s]  Visiting view : my_analysis_view_hold
[12/20 15:43:10    225s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:10    225s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:10    225s] TLC MultiMap info (StdDelay):
[12/20 15:43:10    225s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:43:10    225s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:43:10    225s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:43:10    225s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:43:10    225s]  Setting StdDelay to: 50.6ps
[12/20 15:43:10    225s] 
[12/20 15:43:10    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:43:10    225s] 
[12/20 15:43:10    225s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:43:10    225s] 
[12/20 15:43:10    225s] TimeStamp Deleting Cell Server End ...
[12/20 15:43:10    225s] 
[12/20 15:43:10    225s] Creating Lib Analyzer ...
[12/20 15:43:10    225s] 
[12/20 15:43:10    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/20 15:43:10    225s] Summary for sequential cells identification: 
[12/20 15:43:10    225s]   Identified SBFF number: 114
[12/20 15:43:10    225s]   Identified MBFF number: 0
[12/20 15:43:10    225s]   Identified SB Latch number: 0
[12/20 15:43:10    225s]   Identified MB Latch number: 0
[12/20 15:43:10    225s]   Not identified SBFF number: 6
[12/20 15:43:10    225s]   Not identified MBFF number: 0
[12/20 15:43:10    225s]   Not identified SB Latch number: 0
[12/20 15:43:10    225s]   Not identified MB Latch number: 0
[12/20 15:43:10    225s]   Number of sequential cells which are not FFs: 83
[12/20 15:43:10    225s]  Visiting view : my_analysis_view_setup
[12/20 15:43:10    225s]    : PowerDomain = none : Weighted F : unweighted  = 50.60 (1.000) with rcCorner = 0
[12/20 15:43:10    225s]    : PowerDomain = none : Weighted F : unweighted  = 49.40 (1.000) with rcCorner = -1
[12/20 15:43:10    225s]  Visiting view : my_analysis_view_hold
[12/20 15:43:10    225s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:10    225s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:10    225s] TLC MultiMap info (StdDelay):
[12/20 15:43:10    225s]   : my_delay_corner_min + my_min_library_set + 0 + no RcCorner := 22.8ps
[12/20 15:43:10    225s]   : my_delay_corner_min + my_min_library_set + 0 + my_rc_corner_worst := 24.5ps
[12/20 15:43:10    225s]   : my_delay_corner_max + my_max_library_set + 0 + no RcCorner := 49.4ps
[12/20 15:43:10    225s]   : my_delay_corner_max + my_max_library_set + 0 + my_rc_corner_worst := 50.6ps
[12/20 15:43:10    225s]  Setting StdDelay to: 50.6ps
[12/20 15:43:10    225s] 
[12/20 15:43:10    225s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/20 15:43:10    225s] Total number of usable buffers from Lib Analyzer: 13 ( buffd1 bufbd1 buffd3 bufbd2 buffd2 bufbd3 bufbd4 buffd4 buffd7 buffda bufbd7 bufbda bufbdf)
[12/20 15:43:10    225s] Total number of usable inverters from Lib Analyzer: 12 ( inv0d0 inv0d1 inv0d2 invbd2 inv0d4 invbd4 inv0d7 invbd7 inv0da invbda invbdf invbdk)
[12/20 15:43:10    225s] Total number of usable delay cells from Lib Analyzer: 13 ( dl01d1 dl01d2 dl02d1 dl02d2 dl03d1 dl02d4 dl01d4 dl04d1 dl03d2 dl03d4 dl04d2 dl04d4 bufbdk)
[12/20 15:43:10    225s] 
[12/20 15:43:10    226s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:46 mem=2733.5M
[12/20 15:43:10    226s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:46 mem=2733.5M
[12/20 15:43:10    226s] Creating Lib Analyzer, finished. 
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] *Info: minBufDelay = 116.6 ps, libStdDelay = 50.6 ps, minBufSize = 12544000 (4.0)
[12/20 15:43:10    226s] *Info: worst delay setup view: my_analysis_view_setup
[12/20 15:43:10    226s] Footprint list for hold buffering (delay unit: ps)
[12/20 15:43:10    226s] =================================================================
[12/20 15:43:10    226s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[12/20 15:43:10    226s] ------------------------------------------------------------------
[12/20 15:43:10    226s] *Info:       55.7       2.34     40.05    4.0  37.93 buffd1 (I,Z)
[12/20 15:43:10    226s] *Info:       54.4       2.19     16.80    5.0  13.39 buffd3 (I,Z)
[12/20 15:43:10    226s] *Info:       60.1       2.48     35.01    5.0  34.44 bufbd1 (I,Z)
[12/20 15:43:10    226s] *Info:       63.6       2.16     19.61    6.0  17.13 buffd2 (I,Z)
[12/20 15:43:10    226s] *Info:       62.7       2.34     19.89    6.0  17.39 bufbd2 (I,Z)
[12/20 15:43:10    226s] *Info:       67.8       2.35     15.68    7.0   9.11 bufbd4 (I,Z)
[12/20 15:43:10    226s] *Info:       58.5       2.27     12.88    7.0  11.32 bufbd3 (I,Z)
[12/20 15:43:10    226s] *Info:       64.5       2.14     14.56    8.0   8.58 buffd4 (I,Z)
[12/20 15:43:10    226s] *Info:      283.8       2.14     60.22    8.0  56.37 dl01d1 (I,Z)
[12/20 15:43:10    226s] *Info:      275.2       2.06     31.93    9.0  19.38 dl01d2 (I,Z)
[12/20 15:43:10    226s] *Info:      581.1       2.18     70.58    9.0  59.47 dl02d1 (I,Z)
[12/20 15:43:10    226s] *Info:       54.1       2.16      8.96   10.0   5.44 buffd7 (I,Z)
[12/20 15:43:10    226s] *Info:      548.3       2.12     36.97   10.0  20.56 dl02d2 (I,Z)
[12/20 15:43:10    226s] *Info:     1202.3       2.16     85.98   10.0  64.00 dl03d1 (I,Z)
[12/20 15:43:10    226s] *Info:      272.2       2.23     22.69   11.0   9.35 dl01d4 (I,Z)
[12/20 15:43:10    226s] *Info:      553.6       2.00     29.69   11.0  11.10 dl02d4 (I,Z)
[12/20 15:43:10    226s] *Info:       55.3       2.18      6.16   13.0   3.86 buffda (I,Z)
[12/20 15:43:10    226s] *Info:     2554.2       2.12    106.99   13.0  75.57 dl04d1 (I,Z)
[12/20 15:43:10    226s] *Info:       61.9       2.27      8.40   14.0   5.37 bufbd7 (I,Z)
[12/20 15:43:10    226s] *Info:     1161.8       2.19     26.05   14.0  17.23 dl03d2 (I,Z)
[12/20 15:43:10    226s] *Info:     1130.2       2.22     21.85   16.0   9.08 dl03d4 (I,Z)
[12/20 15:43:10    226s] *Info:       72.8       2.27      5.88   17.0   3.42 bufbda (I,Z)
[12/20 15:43:10    226s] *Info:     2364.6       2.17     28.01   17.0  17.92 dl04d2 (I,Z)
[12/20 15:43:10    226s] *Info:     2406.9       2.17     24.93   18.0  10.01 dl04d4 (I,Z)
[12/20 15:43:10    226s] *Info:       91.0       2.27      4.76   19.0   2.36 bufbdf (I,Z)
[12/20 15:43:10    226s] *Info:      107.8       2.24      3.92   24.0   1.79 bufbdk (I,Z)
[12/20 15:43:10    226s] =================================================================
[12/20 15:43:10    226s] Hold Timer stdDelay = 24.5ps
[12/20 15:43:10    226s]  Visiting view : my_analysis_view_hold
[12/20 15:43:10    226s]    : PowerDomain = none : Weighted F : unweighted  = 24.50 (1.000) with rcCorner = 0
[12/20 15:43:10    226s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[12/20 15:43:10    226s] Hold Timer stdDelay = 24.5ps (my_analysis_view_hold)
[12/20 15:43:10    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2733.5M, EPOCH TIME: 1734689590.726016
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:10    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.008, REAL:0.008, MEM:2733.5M, EPOCH TIME: 1734689590.734265
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup
Hold views included:
 my_analysis_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.392 | 972.392 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  0.000  |
|           TNS (ns):| -1.377  | -1.377  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2752.6M, EPOCH TIME: 1734689590.743708
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:10    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2752.6M, EPOCH TIME: 1734689590.752692
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] Density: 0.759%
       (99.996% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2203.8M, totSessionCpu=0:03:46 **
[12/20 15:43:10    226s] *** BuildHoldData #1 [finish] (optDesign #7) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:46.5/1:18:22.6 (0.0), mem = 2648.6M
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] =============================================================================================
[12/20 15:43:10    226s]  Step TAT Report : BuildHoldData #1 / optDesign #7                              21.15-s110_1
[12/20 15:43:10    226s] =============================================================================================
[12/20 15:43:10    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:10    226s] ---------------------------------------------------------------------------------------------
[12/20 15:43:10    226s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.2
[12/20 15:43:10    226s] [ DrvReport              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ CellServerInit         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  46.6 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:43:10    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ ReportFanoutViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ TimingUpdate           ]      9   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:43:10    226s] [ FullDelayCalc          ]      2   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:43:10    226s] [ TimingReport           ]      2   0:00:00.0  (   4.6 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:43:10    226s] [ SaveTimingGraph        ]      1   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/20 15:43:10    226s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:43:10    226s] [ MISC                   ]          0:00:00.2  (  20.2 % )     0:00:00.2 /  0:00:00.2    0.9
[12/20 15:43:10    226s] ---------------------------------------------------------------------------------------------
[12/20 15:43:10    226s]  BuildHoldData #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[12/20 15:43:10    226s] ---------------------------------------------------------------------------------------------
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] *** HoldOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:03:46.5/1:18:22.6 (0.0), mem = 2648.6M
[12/20 15:43:10    226s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14558.31
[12/20 15:43:10    226s] {MMLU 0 0 114}
[12/20 15:43:10    226s] ### Creating LA Mngr. totSessionCpu=0:03:46 mem=2648.6M
[12/20 15:43:10    226s] ### Creating LA Mngr, finished. totSessionCpu=0:03:46 mem=2648.6M
[12/20 15:43:10    226s] HoldSingleBuffer minRootGain=0.000
[12/20 15:43:10    226s] HoldSingleBuffer minRootGain=0.000
[12/20 15:43:10    226s] HoldSingleBuffer minRootGain=0.000
[12/20 15:43:10    226s] HoldSingleBuffer minRootGain=0.000
[12/20 15:43:10    226s] *info: Run optDesign holdfix with 1 thread.
[12/20 15:43:10    226s] Info: 21 io nets excluded
[12/20 15:43:10    226s] Info: 1 clock net  excluded from IPO operation.
[12/20 15:43:10    226s] --------------------------------------------------- 
[12/20 15:43:10    226s]    Hold Timing Summary  - Initial 
[12/20 15:43:10    226s] --------------------------------------------------- 
[12/20 15:43:10    226s]  Target slack:       0.0000 ns
[12/20 15:43:10    226s]  View: my_analysis_view_hold 
[12/20 15:43:10    226s]    WNS:      -0.2613
[12/20 15:43:10    226s]    TNS:      -1.3772
[12/20 15:43:10    226s]    VP :            9
[12/20 15:43:10    226s]    Worst hold path end point: door_timer_reg[0]/D 
[12/20 15:43:10    226s] --------------------------------------------------- 
[12/20 15:43:10    226s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/20 15:43:10    226s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=2705.8M
[12/20 15:43:10    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2705.8M, EPOCH TIME: 1734689590.787718
[12/20 15:43:10    226s] Processing tracks to init pin-track alignment.
[12/20 15:43:10    226s] z: 2, totalTracks: 1
[12/20 15:43:10    226s] z: 4, totalTracks: 1
[12/20 15:43:10    226s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/20 15:43:10    226s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2705.8M, EPOCH TIME: 1734689590.792065
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s]  Skipping Bad Lib Cell Checking (CMU) !
[12/20 15:43:10    226s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.008, REAL:0.008, MEM:2705.8M, EPOCH TIME: 1734689590.800545
[12/20 15:43:10    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2705.8M, EPOCH TIME: 1734689590.800581
[12/20 15:43:10    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2705.8M, EPOCH TIME: 1734689590.800604
[12/20 15:43:10    226s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2705.8MB).
[12/20 15:43:10    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.014, REAL:0.014, MEM:2705.8M, EPOCH TIME: 1734689590.801302
[12/20 15:43:10    226s] TotalInstCnt at PhyDesignMc Initialization: 91
[12/20 15:43:10    226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:47 mem=2705.8M
[12/20 15:43:10    226s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2705.8M, EPOCH TIME: 1734689590.824126
[12/20 15:43:10    226s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2705.8M, EPOCH TIME: 1734689590.824197
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] *** Starting Core Fixing (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:47 mem=2705.8M density=99.996% ***
[12/20 15:43:10    226s] Optimizer Target Slack 0.000 StdDelay is 0.02450  
[12/20 15:43:10    226s] ### Creating RouteCongInterface, started
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] #optDebug:  {2, 1.000, 0.8500} {3, 0.237, 0.6678} {4, 0.237, 0.6678} 
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] #optDebug: {0, 0.900}
[12/20 15:43:10    226s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.392 | 972.392 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

Density: 0.759%
       (99.996% with Fillers)
------------------------------------------------------------------
[12/20 15:43:10    226s] *info: Hold Batch Commit is enabled
[12/20 15:43:10    226s] *info: Levelized Batch Commit is enabled
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] Phase I ......
[12/20 15:43:10    226s] Executing transform: ECO Safe Resize
[12/20 15:43:10    226s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:43:10    226s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/20 15:43:10    226s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:43:10    226s] Worst hold path end point:
[12/20 15:43:10    226s]   door_timer_reg[0]/D
[12/20 15:43:10    226s]     net: n_67 (nrTerm=2)
[12/20 15:43:10    226s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[12/20 15:43:10    226s] |   0|  -0.261|    -1.38|       9|          0|       0(     0)|  100.00%|   0:00:00.0|  2715.8M|
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] Capturing REF for hold ...
[12/20 15:43:10    226s]    Hold Timing Snapshot: (REF)
[12/20 15:43:10    226s]              All PG WNS: -0.261
[12/20 15:43:10    226s]              All PG TNS: -1.377
[12/20 15:43:10    226s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:43:10    226s] Executing transform: AddBuffer + LegalResize
[12/20 15:43:10    226s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:43:10    226s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/20 15:43:10    226s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:43:10    226s] Worst hold path end point:
[12/20 15:43:10    226s]   door_timer_reg[0]/D
[12/20 15:43:10    226s]     net: n_67 (nrTerm=2)
[12/20 15:43:10    226s] **Info: Stopping hold fixing due to density exceeding max design density 95.000%
[12/20 15:43:10    226s] |   0|  -0.261|    -1.38|       9|          0|       0(     0)|  100.00%|   0:00:00.0|  2715.8M|
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] Capturing REF for hold ...
[12/20 15:43:10    226s]    Hold Timing Snapshot: (REF)
[12/20 15:43:10    226s]              All PG WNS: -0.261
[12/20 15:43:10    226s]              All PG TNS: -1.377
[12/20 15:43:10    226s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/20 15:43:10    226s] --------------------------------------------------- 
[12/20 15:43:10    226s]    Hold Timing Summary  - Phase I 
[12/20 15:43:10    226s] --------------------------------------------------- 
[12/20 15:43:10    226s]  Target slack:       0.0000 ns
[12/20 15:43:10    226s]  View: my_analysis_view_hold 
[12/20 15:43:10    226s]    WNS:      -0.2613
[12/20 15:43:10    226s]    TNS:      -1.3772
[12/20 15:43:10    226s]    VP :            9
[12/20 15:43:10    226s]    Worst hold path end point: door_timer_reg[0]/D 
[12/20 15:43:10    226s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.392 | 972.392 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

Density: 0.759%
       (99.996% with Fillers)
------------------------------------------------------------------
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] =======================================================================
[12/20 15:43:10    226s]                 Reasons for remaining hold violations
[12/20 15:43:10    226s] =======================================================================
[12/20 15:43:10    226s] *info: Total 31 net(s) have violated hold timing slacks.
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] Buffering failure reasons
[12/20 15:43:10    226s] ------------------------------------------------
[12/20 15:43:10    226s] *info:    31 net(s): Could not be fixed because of internal reason: UnknownReason.
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] Resizing failure reasons
[12/20 15:43:10    226s] ------------------------------------------------
[12/20 15:43:10    226s] *info:    31 net(s): Could not be fixed because of internal reason: UnknownReason.
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] *** Finished Core Fixing (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:47 mem=2715.8M density=99.996% ***
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:03:47 mem=2715.8M density=99.996%) ***
[12/20 15:43:10    226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14558.31
[12/20 15:43:10    226s] **INFO: total 26 insts, 31 nets marked don't touch
[12/20 15:43:10    226s] **INFO: total 26 insts, 31 nets marked don't touch DB property
[12/20 15:43:10    226s] **INFO: total 26 insts, 31 nets unmarked don't touch

[12/20 15:43:10    226s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2696.7M, EPOCH TIME: 1734689590.850408
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:12312).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2648.7M, EPOCH TIME: 1734689590.852534
[12/20 15:43:10    226s] TotalInstCnt at PhyDesignMc Destruction: 91
[12/20 15:43:10    226s] *** HoldOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:03:46.6/1:18:22.7 (0.0), mem = 2648.7M
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] =============================================================================================
[12/20 15:43:10    226s]  Step TAT Report : HoldOpt #1 / optDesign #7                                    21.15-s110_1
[12/20 15:43:10    226s] =============================================================================================
[12/20 15:43:10    226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:10    226s] ---------------------------------------------------------------------------------------------
[12/20 15:43:10    226s] [ OptSummaryReport       ]      2   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:43:10    226s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  37.6 % )     0:00:00.0 /  0:00:00.0    1.1
[12/20 15:43:10    226s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   9.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ OptimizationStep       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ HoldCollectNode        ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ HoldSortNodeList       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ HoldBottleneckCount    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ HoldTimerCalcSummary   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:10    226s] [ TimingReport           ]      2   0:00:00.0  (  11.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:43:10    226s] [ MISC                   ]          0:00:00.0  (  36.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/20 15:43:10    226s] ---------------------------------------------------------------------------------------------
[12/20 15:43:10    226s]  HoldOpt #1 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:43:10    226s] ---------------------------------------------------------------------------------------------
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] Reported timing to dir ./timingReports
[12/20 15:43:10    226s] **optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2208.7M, totSessionCpu=0:03:47 **
[12/20 15:43:10    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2648.7M, EPOCH TIME: 1734689590.858678
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:10    226s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2648.7M, EPOCH TIME: 1734689590.867475
[12/20 15:43:10    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:10    226s] Saving timing graph ...
[12/20 15:43:10    226s] Done save timing graph
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] TimeStamp Deleting Cell Server Begin ...
[12/20 15:43:10    226s] 
[12/20 15:43:10    226s] TimeStamp Deleting Cell Server End ...
[12/20 15:43:10    226s] Starting delay calculation for Hold views
[12/20 15:43:11    226s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:43:11    226s] #################################################################################
[12/20 15:43:11    226s] # Design Stage: PreRoute
[12/20 15:43:11    226s] # Design Name: elevator
[12/20 15:43:11    226s] # Design Mode: 90nm
[12/20 15:43:11    226s] # Analysis Mode: MMMC OCV 
[12/20 15:43:11    226s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:43:11    226s] # Signoff Settings: SI Off 
[12/20 15:43:11    226s] #################################################################################
[12/20 15:43:11    226s] Calculate late delays in OCV mode...
[12/20 15:43:11    226s] Calculate early delays in OCV mode...
[12/20 15:43:11    226s] Topological Sorting (REAL = 0:00:00.0, MEM = 2651.5M, InitMEM = 2651.5M)
[12/20 15:43:11    226s] Start delay calculation (fullDC) (1 T). (MEM=2651.52)
[12/20 15:43:11    226s] *** Calculating scaling factor for my_min_library_set libraries using the default operating condition of each library.
[12/20 15:43:11    226s] End AAE Lib Interpolated Model. (MEM=2671.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:11    226s] Total number of fetched objects 201
[12/20 15:43:11    226s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:43:11    226s] End delay calculation. (MEM=2659.06 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:11    226s] End delay calculation (fullDC). (MEM=2659.06 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:43:11    226s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2659.1M) ***
[12/20 15:43:11    226s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:03:47 mem=2667.1M)
[12/20 15:43:11    226s] Restoring timing graph ...
[12/20 15:43:11    227s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[12/20 15:43:11    227s] Done restore timing graph
[12/20 15:43:12    227s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 my_analysis_view_setup 
Hold views included:
 my_analysis_view_hold 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 972.392 | 972.392 | 994.696 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |   15    |   37    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.261  | -0.261  |  0.000  |
|           TNS (ns):| -1.377  | -1.377  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|   15    |   15    |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     21 (29)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (12)      |
|   max_fanout   |      0 (0)       |     0      |     21 (29)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/20 15:43:12    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2670.6M, EPOCH TIME: 1734689592.309952
[12/20 15:43:12    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] 
[12/20 15:43:12    227s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:12    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2670.6M, EPOCH TIME: 1734689592.318919
[12/20 15:43:12    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] Density: 0.759%
       (99.996% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2670.6M, EPOCH TIME: 1734689592.325349
[12/20 15:43:12    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] 
[12/20 15:43:12    227s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:12    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2670.6M, EPOCH TIME: 1734689592.334045
[12/20 15:43:12    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2670.6M, EPOCH TIME: 1734689592.340267
[12/20 15:43:12    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] 
[12/20 15:43:12    227s]  Pre_CCE_Colorizing is not ON! (0:0:540:0)
[12/20 15:43:12    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.009, REAL:0.009, MEM:2670.6M, EPOCH TIME: 1734689592.348929
[12/20 15:43:12    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] *** Final Summary (holdfix) CPU=0:00:00.6, REAL=0:00:02.0, MEM=2670.6M
[12/20 15:43:12    227s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 2246.3M, totSessionCpu=0:03:47 **
[12/20 15:43:12    227s] *** Finished optDesign ***
[12/20 15:43:12    227s] Info: Destroy the CCOpt slew target map.
[12/20 15:43:12    227s] clean pInstBBox. size 0
[12/20 15:43:12    227s] All LLGs are deleted
[12/20 15:43:12    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/20 15:43:12    227s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2662.6M, EPOCH TIME: 1734689592.387456
[12/20 15:43:12    227s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2662.6M, EPOCH TIME: 1734689592.387504
[12/20 15:43:12    227s] Info: pop threads available for lower-level modules during optimization.
[12/20 15:43:12    227s] *** optDesign #7 [finish] : cpu/real = 0:00:03.5/0:00:04.3 (0.8), totSession cpu/real = 0:03:47.2/1:18:24.2 (0.0), mem = 2662.6M
[12/20 15:43:12    227s] 
[12/20 15:43:12    227s] =============================================================================================
[12/20 15:43:12    227s]  Final TAT Report : optDesign #7                                                21.15-s110_1
[12/20 15:43:12    227s] =============================================================================================
[12/20 15:43:12    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/20 15:43:12    227s] ---------------------------------------------------------------------------------------------
[12/20 15:43:12    227s] [ InitOpt                ]      1   0:00:01.2  (  26.7 % )     0:00:01.2 /  0:00:01.2    1.0
[12/20 15:43:12    227s] [ HoldOpt                ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:43:12    227s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/20 15:43:12    227s] [ BuildHoldData          ]      1   0:00:00.8  (  19.6 % )     0:00:01.0 /  0:00:01.0    1.0
[12/20 15:43:12    227s] [ OptSummaryReport       ]      4   0:00:00.4  (  10.1 % )     0:00:01.5 /  0:00:00.7    0.4
[12/20 15:43:12    227s] [ DrvReport              ]      2   0:00:00.9  (  20.3 % )     0:00:00.9 /  0:00:00.0    0.0
[12/20 15:43:12    227s] [ LibAnalyzerInit        ]      1   0:00:00.5  (  11.1 % )     0:00:00.5 /  0:00:00.5    1.0
[12/20 15:43:12    227s] [ TimingUpdate           ]     18   0:00:00.1  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[12/20 15:43:12    227s] [ FullDelayCalc          ]      4   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:43:12    227s] [ TimingReport           ]      6   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/20 15:43:12    227s] [ GenerateReports        ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/20 15:43:12    227s] [ MISC                   ]          0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[12/20 15:43:12    227s] ---------------------------------------------------------------------------------------------
[12/20 15:43:12    227s]  optDesign #7 TOTAL                 0:00:04.3  ( 100.0 % )     0:00:04.3 /  0:00:03.5    0.8
[12/20 15:43:12    227s] ---------------------------------------------------------------------------------------------
[12/20 15:43:12    227s] 
[12/20 15:45:30    233s] <CMD> getAnalysisMode -checkType -quiet
[12/20 15:45:34    233s] <CMD> get_time_unit
[12/20 15:45:34    233s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[12/20 15:45:34    233s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[12/20 15:45:34    233s] Parsing file top.mtarpt...
[12/20 15:45:34    233s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[12/20 15:45:34    233s] This could be because the report is not of the correct format,
[12/20 15:45:34    233s] or because it does not contain any paths (because there are no
[12/20 15:45:34    233s] failing paths in the design, for instance).
[12/20 15:45:34    233s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> all_hold_analysis_views 
[12/20 15:45:44    234s] <CMD> all_setup_analysis_views 
[12/20 15:45:46    234s] <CMD> write_sdf  -ideal_clock_network elevator.sdf
[12/20 15:45:46    234s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/20 15:45:47    234s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:45:47    234s] #################################################################################
[12/20 15:45:47    234s] # Design Stage: PreRoute
[12/20 15:45:47    234s] # Design Name: elevator
[12/20 15:45:47    234s] # Design Mode: 90nm
[12/20 15:45:47    234s] # Analysis Mode: MMMC OCV 
[12/20 15:45:47    234s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:45:47    234s] # Signoff Settings: SI Off 
[12/20 15:45:47    234s] #################################################################################
[12/20 15:45:47    234s] Calculate early delays in OCV mode...
[12/20 15:45:47    234s] Calculate late delays in OCV mode...
[12/20 15:45:47    234s] Calculate late delays in OCV mode...
[12/20 15:45:47    234s] Calculate early delays in OCV mode...
[12/20 15:45:47    234s] Topological Sorting (REAL = 0:00:00.0, MEM = 2642.8M, InitMEM = 2642.8M)
[12/20 15:45:47    234s] Start delay calculation (fullDC) (1 T). (MEM=2642.82)
[12/20 15:45:47    234s] *** Calculating scaling factor for my_max_library_set libraries using the default operating condition of each library.
[12/20 15:45:47    234s] End AAE Lib Interpolated Model. (MEM=2662.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:45:47    234s] Total number of fetched objects 201
[12/20 15:45:47    234s] Total number of fetched objects 201
[12/20 15:45:47    234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:45:47    234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:45:47    234s] End delay calculation. (MEM=2685.73 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:45:47    234s] End delay calculation (fullDC). (MEM=2685.73 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:45:47    234s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2685.7M) ***
[12/20 15:45:48    234s] <CMD> write_sdf  -ideal_clock_network elevator.sdf
[12/20 15:45:48    234s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/20 15:45:48    234s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:45:48    234s] #################################################################################
[12/20 15:45:48    234s] # Design Stage: PreRoute
[12/20 15:45:48    234s] # Design Name: elevator
[12/20 15:45:48    234s] # Design Mode: 90nm
[12/20 15:45:48    234s] # Analysis Mode: MMMC OCV 
[12/20 15:45:48    234s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:45:48    234s] # Signoff Settings: SI Off 
[12/20 15:45:48    234s] #################################################################################
[12/20 15:45:48    234s] Calculate early delays in OCV mode...
[12/20 15:45:48    234s] Calculate late delays in OCV mode...
[12/20 15:45:48    234s] Calculate late delays in OCV mode...
[12/20 15:45:48    234s] Calculate early delays in OCV mode...
[12/20 15:45:48    234s] Topological Sorting (REAL = 0:00:00.0, MEM = 2665.7M, InitMEM = 2665.7M)
[12/20 15:45:48    234s] Start delay calculation (fullDC) (1 T). (MEM=2665.72)
[12/20 15:45:48    234s] End AAE Lib Interpolated Model. (MEM=2685.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:45:48    234s] Total number of fetched objects 201
[12/20 15:45:48    234s] Total number of fetched objects 201
[12/20 15:45:48    234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:45:48    234s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:45:48    234s] End delay calculation. (MEM=2685.73 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:45:48    234s] End delay calculation (fullDC). (MEM=2685.73 CPU=0:00:00.1 REAL=0:00:00.0)
[12/20 15:45:48    234s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2685.7M) ***
[12/20 15:45:51    234s] <CMD> getAnalysisMode -checkType -quiet
[12/20 15:47:00    237s] <CMD> get_time_unit
[12/20 15:47:00    237s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[12/20 15:47:00    237s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:47:00    237s] #################################################################################
[12/20 15:47:00    237s] # Design Stage: PreRoute
[12/20 15:47:00    237s] # Design Name: elevator
[12/20 15:47:00    237s] # Design Mode: 90nm
[12/20 15:47:00    237s] # Analysis Mode: MMMC OCV 
[12/20 15:47:00    237s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:47:00    237s] # Signoff Settings: SI Off 
[12/20 15:47:00    237s] #################################################################################
[12/20 15:47:00    237s] Calculate early delays in OCV mode...
[12/20 15:47:00    237s] Calculate late delays in OCV mode...
[12/20 15:47:00    237s] Topological Sorting (REAL = 0:00:00.0, MEM = 2665.7M, InitMEM = 2665.7M)
[12/20 15:47:00    237s] Start delay calculation (fullDC) (1 T). (MEM=2665.72)
[12/20 15:47:00    237s] End AAE Lib Interpolated Model. (MEM=2685.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:47:00    237s] Total number of fetched objects 201
[12/20 15:47:00    237s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:47:00    237s] End delay calculation. (MEM=2685.45 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:47:00    237s] End delay calculation (fullDC). (MEM=2685.45 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:47:00    237s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2685.4M) ***
[12/20 15:47:00    237s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[12/20 15:47:00    237s] Parsing file top.mtarpt...
[12/20 15:47:00    237s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[12/20 15:47:00    237s] This could be because the report is not of the correct format,
[12/20 15:47:00    237s] or because it does not contain any paths (because there are no
[12/20 15:47:00    237s] failing paths in the design, for instance).
[12/20 15:47:00    237s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> getAnalysisMode -checkType -quiet
[12/20 15:47:11    238s] <CMD> get_time_unit
[12/20 15:47:11    238s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[12/20 15:47:11    238s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[12/20 15:47:11    238s] Parsing file top.mtarpt...
[12/20 15:47:11    238s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[12/20 15:47:11    238s] This could be because the report is not of the correct format,
[12/20 15:47:11    238s] or because it does not contain any paths (because there are no
[12/20 15:47:11    238s] failing paths in the design, for instance).
[12/20 15:47:11    238s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
<CMD> getAnalysisMode -checkType -quiet
[12/20 15:47:24    239s] <CMD> get_time_unit
[12/20 15:47:24    239s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[12/20 15:47:24    239s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:47:24    239s] #################################################################################
[12/20 15:47:24    239s] # Design Stage: PreRoute
[12/20 15:47:24    239s] # Design Name: elevator
[12/20 15:47:24    239s] # Design Mode: 90nm
[12/20 15:47:24    239s] # Analysis Mode: MMMC OCV 
[12/20 15:47:24    239s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:47:24    239s] # Signoff Settings: SI Off 
[12/20 15:47:24    239s] #################################################################################
[12/20 15:47:24    239s] Calculate late delays in OCV mode...
[12/20 15:47:24    239s] Calculate early delays in OCV mode...
[12/20 15:47:24    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 2665.7M, InitMEM = 2665.7M)
[12/20 15:47:24    239s] Start delay calculation (fullDC) (1 T). (MEM=2665.72)
[12/20 15:47:24    239s] End AAE Lib Interpolated Model. (MEM=2685.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:47:24    239s] Total number of fetched objects 201
[12/20 15:47:24    239s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:47:24    239s] End delay calculation. (MEM=2685.45 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:47:24    239s] End delay calculation (fullDC). (MEM=2685.45 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:47:24    239s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2685.4M) ***
[12/20 15:47:24    239s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[12/20 15:47:24    239s] Parsing file top.mtarpt...
[12/20 15:50:15    247s] <CMD> getAnalysisMode -checkType -quiet
[12/20 15:50:18    247s] <CMD> get_time_unit
[12/20 15:50:18    247s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -late > top.mtarpt
[12/20 15:50:18    247s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/20 15:50:18    247s] #################################################################################
[12/20 15:50:18    247s] # Design Stage: PreRoute
[12/20 15:50:18    247s] # Design Name: elevator
[12/20 15:50:18    247s] # Design Mode: 90nm
[12/20 15:50:18    247s] # Analysis Mode: MMMC OCV 
[12/20 15:50:18    247s] # Parasitics Mode: No SPEF/RCDB 
[12/20 15:50:18    247s] # Signoff Settings: SI Off 
[12/20 15:50:18    247s] #################################################################################
[12/20 15:50:18    247s] Calculate early delays in OCV mode...
[12/20 15:50:18    247s] Calculate late delays in OCV mode...
[12/20 15:50:18    247s] Topological Sorting (REAL = 0:00:00.0, MEM = 2665.7M, InitMEM = 2665.7M)
[12/20 15:50:18    247s] Start delay calculation (fullDC) (1 T). (MEM=2665.72)
[12/20 15:50:18    247s] End AAE Lib Interpolated Model. (MEM=2685.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:50:18    247s] Total number of fetched objects 201
[12/20 15:50:18    247s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/20 15:50:18    247s] End delay calculation. (MEM=2685.45 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:50:18    247s] End delay calculation (fullDC). (MEM=2685.45 CPU=0:00:00.0 REAL=0:00:00.0)
[12/20 15:50:18    247s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2685.4M) ***
[12/20 15:50:18    247s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[12/20 15:50:18    247s] Parsing file top.mtarpt...
[12/20 15:50:18    247s] **WARN: (IMPGTD-801):	File (top.mtarpt) does not contain any timing paths.
[12/20 15:50:18    247s] This could be because the report is not of the correct format,
[12/20 15:50:18    247s] or because it does not contain any paths (because there are no
[12/20 15:50:18    247s] failing paths in the design, for instance).
[12/20 15:50:18    247s] **ERROR: (IMPGTD-223):	load_timing_debug_report top.mtarpt failed.
**ERROR: (IMPQTF-4003):	Form 'tdgReport' does not exist.
**ERROR: (IMPGTD-904):	TA report not loaded in. Please load a machine readable timing analysis report using load_timing_debug_report. To generate a machine readable timing analysis report, run report_timing with the -machine_readable option.
**ERROR: (IMPGTD-904):	TA report not loaded in. Please load a machine readable timing analysis report using load_timing_debug_report. To generate a machine readable timing analysis report, run report_timing with the -machine_readable option.
**ERROR: (IMPGTD-904):	TA report not loaded in. Please load a machine readable timing analysis report using load_timing_debug_report. To generate a machine readable timing analysis report, run report_timing with the -machine_readable option.
**ERROR: (IMPGTD-904):	TA report not loaded in. Please load a machine readable timing analysis report using load_timing_debug_report. To generate a machine readable timing analysis report, run report_timing with the -machine_readable option.
**ERROR: (IMPQTF-4044):	Error occurs when '::tdg_timing::pathList:tipcb gtd@frameOnly 1 3' is executed with the error message: 'ERROR: TA report not loaded in.'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when '::tdg_timing::pathList:tipcb gtd@frameOnly 1 3' is executed with the error message: 'ERROR: TA report not loaded in.'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
**ERROR: (IMPQTF-4044):	Error occurs when '::tdg_timing::pathList:tipcb gtd@frameOnly 0 5' is executed with the error message: 'ERROR: TA report not loaded in.'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
