Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Feb 25 16:10:36 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.331       -0.466                      3                38767        0.121        0.000                      0                38767        3.950        0.000                       0                  4849  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.331       -0.466                      3                38193        0.121        0.000                      0                38193        3.950        0.000                       0                  4849  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.574        0.000                      0                  574        0.161        0.000                      0                  574  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -0.331ns,  Total Violation       -0.466ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 2.407ns (23.412%)  route 7.874ns (76.588%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 RAMD64E=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.083ns = ( 14.083 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.677     7.719    core_0/h2_0/compare[more]
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.097     7.816 r  core_0/h2_0/tos_c[1]_i_7/O
                         net (fo=1, routed)           0.612     8.428    core_0/h2_0/tos_c[1]_i_7_n_0
    SLICE_X13Y130        LUT6 (Prop_lut6_I1_O)        0.097     8.525 r  core_0/h2_0/tos_c[1]_i_2/O
                         net (fo=1, routed)           0.192     8.717    core_0/h2_0/tos_c[1]_i_2_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.097     8.814 r  core_0/h2_0/tos_c[1]_i_1/O
                         net (fo=33, routed)          0.999     9.813    core_0/h2_0/tos_n[1]
    SLICE_X19Y105        LUT3 (Prop_lut3_I0_O)        0.097     9.910 r  core_0/h2_0/ram_reg_0_127_1_1_i_7/O
                         net (fo=192, routed)         1.758    11.668    core_0/mem_h2_0/ram_reg_1152_1279_1_1/A0
    SLICE_X22Y73         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    11.765 r  core_0/mem_h2_0/ram_reg_1152_1279_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    11.765    core_0/mem_h2_0/ram_reg_1152_1279_1_1/SPO0
    SLICE_X22Y73         MUXF7 (Prop_muxf7_I0_O)      0.182    11.947 r  core_0/mem_h2_0/ram_reg_1152_1279_1_1/F7.SP/O
                         net (fo=1, routed)           1.040    12.987    core_0/mem_h2_0/ram_reg_1152_1279_1_1_n_1
    SLICE_X30Y98         LUT6 (Prop_lut6_I3_O)        0.215    13.202 r  core_0/mem_h2_0/b_dout[1]_i_24/O
                         net (fo=1, routed)           0.000    13.202    core_0/mem_h2_0/b_dout[1]_i_24_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I0_O)      0.163    13.365 r  core_0/mem_h2_0/b_dout_reg[1]_i_10/O
                         net (fo=1, routed)           0.841    14.206    core_0/mem_h2_0/b_dout_reg[1]_i_10_n_0
    SLICE_X37Y111        LUT6 (Prop_lut6_I3_O)        0.229    14.435 r  core_0/mem_h2_0/b_dout[1]_i_3/O
                         net (fo=1, routed)           0.094    14.529    core_0/h2_0/b_dout_reg[1]_0
    SLICE_X37Y111        LUT5 (Prop_lut5_I4_O)        0.097    14.626 r  core_0/h2_0/b_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    14.626    core_0/mem_h2_0/b_dout_reg[1]_0
    SLICE_X37Y111        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.241    14.083    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X37Y111        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[1]/C
                         clock pessimism              0.215    14.298    
                         clock uncertainty           -0.035    14.262    
    SLICE_X37Y111        FDRE (Setup_fdre_C_D)        0.032    14.294    core_0/mem_h2_0/b_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                         -14.626    
  -------------------------------------------------------------------
                         slack                                 -0.331    

Slack (VIOLATED) :        -0.097ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.062ns  (logic 2.714ns (26.974%)  route 7.348ns (73.026%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 14.098 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          1.078     8.120    core_0/h2_0/compare[more]
    SLICE_X13Y124        LUT6 (Prop_lut6_I1_O)        0.097     8.217 r  core_0/h2_0/tos_c[5]_i_16/O
                         net (fo=1, routed)           0.097     8.314    core_0/h2_0/tos_c[5]_i_16_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I5_O)        0.097     8.411 r  core_0/h2_0/tos_c[5]_i_8/O
                         net (fo=1, routed)           0.368     8.779    core_0/h2_0/tos_c[5]_i_8_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I3_O)        0.097     8.876 r  core_0/h2_0/tos_c[5]_i_3/O
                         net (fo=1, routed)           0.000     8.876    core_0/h2_0/tos_c[5]_i_3_n_0
    SLICE_X13Y123        MUXF7 (Prop_muxf7_I1_O)      0.167     9.043 r  core_0/h2_0/tos_c_reg[5]_i_1/O
                         net (fo=33, routed)          1.091    10.134    core_0/h2_0/tos_n[5]
    SLICE_X11Y145        LUT3 (Prop_lut3_I0_O)        0.229    10.363 r  core_0/h2_0/ram_reg_0_127_9_9_i_3/O
                         net (fo=192, routed)         1.077    11.440    core_0/mem_h2_0/ram_reg_768_895_9_9/A4
    SLICE_X2Y160         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.097    11.537 r  core_0/mem_h2_0/ram_reg_768_895_9_9/SP.HIGH/O
                         net (fo=1, routed)           0.000    11.537    core_0/mem_h2_0/ram_reg_768_895_9_9/SPO1
    SLICE_X2Y160         MUXF7 (Prop_muxf7_I1_O)      0.186    11.723 r  core_0/mem_h2_0/ram_reg_768_895_9_9/F7.SP/O
                         net (fo=1, routed)           1.025    12.748    core_0/mem_h2_0/ram_reg_768_895_9_9_n_1
    SLICE_X5Y143         LUT6 (Prop_lut6_I1_O)        0.215    12.963 r  core_0/mem_h2_0/b_dout[9]_i_27/O
                         net (fo=1, routed)           0.000    12.963    core_0/mem_h2_0/b_dout[9]_i_27_n_0
    SLICE_X5Y143         MUXF7 (Prop_muxf7_I1_O)      0.167    13.130 r  core_0/mem_h2_0/b_dout_reg[9]_i_11/O
                         net (fo=1, routed)           0.612    13.742    core_0/mem_h2_0/b_dout_reg[9]_i_11_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I5_O)        0.229    13.971 r  core_0/mem_h2_0/b_dout[9]_i_3/O
                         net (fo=1, routed)           0.338    14.309    core_0/h2_0/b_dout_reg[9]_0
    SLICE_X23Y143        LUT5 (Prop_lut5_I4_O)        0.097    14.406 r  core_0/h2_0/b_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    14.406    core_0/mem_h2_0/b_dout_reg[9]_0
    SLICE_X23Y143        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.256    14.098    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X23Y143        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[9]/C
                         clock pessimism              0.215    14.313    
                         clock uncertainty           -0.035    14.277    
    SLICE_X23Y143        FDRE (Setup_fdre_C_D)        0.032    14.309    core_0/mem_h2_0/b_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                 -0.097    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.987ns  (logic 2.729ns (27.327%)  route 7.258ns (72.673%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 14.082 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.977     8.019    core_0/h2_0/compare[more]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.097     8.116 r  core_0/h2_0/tos_c[2]_i_16/O
                         net (fo=1, routed)           0.390     8.506    core_0/h2_0/tos_c[2]_i_16_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.603 r  core_0/h2_0/tos_c[2]_i_8/O
                         net (fo=1, routed)           0.096     8.698    core_0/h2_0/tos_c[2]_i_8_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.795 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     8.795    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X15Y122        MUXF7 (Prop_muxf7_I1_O)      0.167     8.962 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          0.872     9.835    core_0/h2_0/tos_n[2]
    SLICE_X13Y101        LUT3 (Prop_lut3_I0_O)        0.229    10.064 r  core_0/h2_0/ram_reg_0_127_0_0_i_7/O
                         net (fo=192, routed)         1.189    11.253    core_0/mem_h2_0/ram_reg_768_895_0_0/A1
    SLICE_X10Y91         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    11.350 r  core_0/mem_h2_0/ram_reg_768_895_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    11.350    core_0/mem_h2_0/ram_reg_768_895_0_0/SPO0
    SLICE_X10Y91         MUXF7 (Prop_muxf7_I0_O)      0.182    11.532 r  core_0/mem_h2_0/ram_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           0.877    12.409    core_0/mem_h2_0/ram_reg_768_895_0_0_n_1
    SLICE_X13Y101        LUT6 (Prop_lut6_I1_O)        0.215    12.624 r  core_0/mem_h2_0/b_dout[0]_i_27/O
                         net (fo=1, routed)           0.000    12.624    core_0/mem_h2_0/b_dout[0]_i_27_n_0
    SLICE_X13Y101        MUXF7 (Prop_muxf7_I1_O)      0.188    12.812 r  core_0/mem_h2_0/b_dout_reg[0]_i_11/O
                         net (fo=1, routed)           0.225    13.037    core_0/mem_h2_0/b_dout_reg[0]_i_11_n_0
    SLICE_X11Y101        LUT6 (Prop_lut6_I5_O)        0.227    13.264 r  core_0/mem_h2_0/b_dout[0]_i_3/O
                         net (fo=1, routed)           0.970    14.234    core_0/h2_0/b_dout_reg[0]_0
    SLICE_X37Y113        LUT5 (Prop_lut5_I4_O)        0.097    14.331 r  core_0/h2_0/b_dout[0]_i_1/O
                         net (fo=1, routed)           0.000    14.331    core_0/mem_h2_0/b_dout_reg[0]_2
    SLICE_X37Y113        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.240    14.082    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X37Y113        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[0]/C
                         clock pessimism              0.215    14.297    
                         clock uncertainty           -0.035    14.261    
    SLICE_X37Y113        FDRE (Setup_fdre_C_D)        0.032    14.293    core_0/mem_h2_0/b_dout_reg[0]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -14.331    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 2.407ns (24.165%)  route 7.554ns (75.835%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 RAMD64E=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.098ns = ( 14.098 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.677     7.719    core_0/h2_0/compare[more]
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.097     7.816 r  core_0/h2_0/tos_c[1]_i_7/O
                         net (fo=1, routed)           0.612     8.428    core_0/h2_0/tos_c[1]_i_7_n_0
    SLICE_X13Y130        LUT6 (Prop_lut6_I1_O)        0.097     8.525 r  core_0/h2_0/tos_c[1]_i_2/O
                         net (fo=1, routed)           0.192     8.717    core_0/h2_0/tos_c[1]_i_2_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.097     8.814 r  core_0/h2_0/tos_c[1]_i_1/O
                         net (fo=33, routed)          1.620    10.434    core_0/h2_0/tos_n[1]
    SLICE_X17Y78         LUT3 (Prop_lut3_I0_O)        0.097    10.531 r  core_0/h2_0/ram_reg_0_127_2_2_i_7/O
                         net (fo=192, routed)         0.974    11.504    core_0/mem_h2_0/ram_reg_128_255_2_2/A0
    SLICE_X16Y74         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    11.601 r  core_0/mem_h2_0/ram_reg_128_255_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000    11.601    core_0/mem_h2_0/ram_reg_128_255_2_2/SPO0
    SLICE_X16Y74         MUXF7 (Prop_muxf7_I0_O)      0.182    11.783 r  core_0/mem_h2_0/ram_reg_128_255_2_2/F7.SP/O
                         net (fo=1, routed)           1.066    12.849    core_0/mem_h2_0/ram_reg_128_255_2_2_n_1
    SLICE_X21Y99         LUT6 (Prop_lut6_I3_O)        0.215    13.064 r  core_0/mem_h2_0/b_dout[2]_i_26/O
                         net (fo=1, routed)           0.000    13.064    core_0/mem_h2_0/b_dout[2]_i_26_n_0
    SLICE_X21Y99         MUXF7 (Prop_muxf7_I0_O)      0.163    13.227 r  core_0/mem_h2_0/b_dout_reg[2]_i_11/O
                         net (fo=1, routed)           0.660    13.887    core_0/mem_h2_0/b_dout_reg[2]_i_11_n_0
    SLICE_X21Y108        LUT6 (Prop_lut6_I5_O)        0.229    14.116 r  core_0/mem_h2_0/b_dout[2]_i_3/O
                         net (fo=1, routed)           0.093    14.208    core_0/h2_0/b_dout_reg[2]_0
    SLICE_X21Y108        LUT5 (Prop_lut5_I4_O)        0.097    14.305 r  core_0/h2_0/b_dout[2]_i_1/O
                         net (fo=1, routed)           0.000    14.305    core_0/mem_h2_0/b_dout_reg[2]_0
    SLICE_X21Y108        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.256    14.098    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X21Y108        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[2]/C
                         clock pessimism              0.215    14.313    
                         clock uncertainty           -0.035    14.277    
    SLICE_X21Y108        FDRE (Setup_fdre_C_D)        0.032    14.309    core_0/mem_h2_0/b_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         14.309    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.021ns  (logic 2.722ns (27.164%)  route 7.299ns (72.836%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.161ns = ( 14.161 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.977     8.019    core_0/h2_0/compare[more]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.097     8.116 r  core_0/h2_0/tos_c[2]_i_16/O
                         net (fo=1, routed)           0.390     8.506    core_0/h2_0/tos_c[2]_i_16_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.603 r  core_0/h2_0/tos_c[2]_i_8/O
                         net (fo=1, routed)           0.096     8.698    core_0/h2_0/tos_c[2]_i_8_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.795 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     8.795    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X15Y122        MUXF7 (Prop_muxf7_I1_O)      0.167     8.962 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          1.095    10.057    core_0/h2_0/tos_n[2]
    SLICE_X9Y95          LUT3 (Prop_lut3_I0_O)        0.229    10.286 r  core_0/h2_0/ram_reg_0_127_3_3_i_6/O
                         net (fo=192, routed)         1.323    11.609    core_0/mem_h2_0/ram_reg_128_255_3_3/A1
    SLICE_X8Y78          RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    11.706 r  core_0/mem_h2_0/ram_reg_128_255_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    11.706    core_0/mem_h2_0/ram_reg_128_255_3_3/SPO0
    SLICE_X8Y78          MUXF7 (Prop_muxf7_I0_O)      0.182    11.888 r  core_0/mem_h2_0/ram_reg_128_255_3_3/F7.SP/O
                         net (fo=1, routed)           0.683    12.571    core_0/mem_h2_0/ram_reg_128_255_3_3_n_1
    SLICE_X7Y79          LUT6 (Prop_lut6_I3_O)        0.215    12.786 r  core_0/mem_h2_0/b_dout[3]_i_26/O
                         net (fo=1, routed)           0.000    12.786    core_0/mem_h2_0/b_dout[3]_i_26_n_0
    SLICE_X7Y79          MUXF7 (Prop_muxf7_I0_O)      0.181    12.967 r  core_0/mem_h2_0/b_dout_reg[3]_i_11/O
                         net (fo=1, routed)           0.981    13.948    core_0/mem_h2_0/b_dout_reg[3]_i_11_n_0
    SLICE_X7Y102         LUT6 (Prop_lut6_I5_O)        0.227    14.175 r  core_0/mem_h2_0/b_dout[3]_i_3/O
                         net (fo=1, routed)           0.094    14.268    core_0/h2_0/b_dout_reg[3]_0
    SLICE_X7Y102         LUT5 (Prop_lut5_I4_O)        0.097    14.365 r  core_0/h2_0/b_dout[3]_i_1/O
                         net (fo=1, routed)           0.000    14.365    core_0/mem_h2_0/b_dout_reg[3]_0
    SLICE_X7Y102         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.319    14.161    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[3]/C
                         clock pessimism              0.215    14.376    
                         clock uncertainty           -0.035    14.340    
    SLICE_X7Y102         FDRE (Setup_fdre_C_D)        0.032    14.372    core_0/mem_h2_0/b_dout_reg[3]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -14.365    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 2.423ns (24.368%)  route 7.520ns (75.632%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 RAMD64E=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.677     7.719    core_0/h2_0/compare[more]
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.097     7.816 r  core_0/h2_0/tos_c[1]_i_7/O
                         net (fo=1, routed)           0.612     8.428    core_0/h2_0/tos_c[1]_i_7_n_0
    SLICE_X13Y130        LUT6 (Prop_lut6_I1_O)        0.097     8.525 r  core_0/h2_0/tos_c[1]_i_2/O
                         net (fo=1, routed)           0.192     8.717    core_0/h2_0/tos_c[1]_i_2_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.097     8.814 r  core_0/h2_0/tos_c[1]_i_1/O
                         net (fo=33, routed)          0.893     9.707    core_0/h2_0/tos_n[1]
    SLICE_X13Y110        LUT3 (Prop_lut3_I0_O)        0.097     9.804 r  core_0/h2_0/ram_reg_0_127_6_6_i_7/O
                         net (fo=192, routed)         1.435    11.240    core_0/mem_h2_0/ram_reg_128_255_6_6/A0
    SLICE_X14Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    11.337 r  core_0/mem_h2_0/ram_reg_128_255_6_6/SP.LOW/O
                         net (fo=1, routed)           0.000    11.337    core_0/mem_h2_0/ram_reg_128_255_6_6/SPO0
    SLICE_X14Y94         MUXF7 (Prop_muxf7_I0_O)      0.182    11.519 r  core_0/mem_h2_0/ram_reg_128_255_6_6/F7.SP/O
                         net (fo=1, routed)           0.708    12.227    core_0/mem_h2_0/ram_reg_128_255_6_6_n_1
    SLICE_X15Y83         LUT6 (Prop_lut6_I3_O)        0.215    12.442 r  core_0/mem_h2_0/b_dout[6]_i_26/O
                         net (fo=1, routed)           0.000    12.442    core_0/mem_h2_0/b_dout[6]_i_26_n_0
    SLICE_X15Y83         MUXF7 (Prop_muxf7_I0_O)      0.181    12.623 r  core_0/mem_h2_0/b_dout_reg[6]_i_11/O
                         net (fo=1, routed)           1.149    13.772    core_0/mem_h2_0/b_dout_reg[6]_i_11_n_0
    SLICE_X37Y107        LUT6 (Prop_lut6_I5_O)        0.227    13.999 r  core_0/mem_h2_0/b_dout[6]_i_3/O
                         net (fo=1, routed)           0.192    14.191    core_0/h2_0/b_dout_reg[6]_0
    SLICE_X37Y107        LUT5 (Prop_lut5_I4_O)        0.097    14.288 r  core_0/h2_0/b_dout[6]_i_1/O
                         net (fo=1, routed)           0.000    14.288    core_0/mem_h2_0/b_dout_reg[6]_0
    SLICE_X37Y107        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.244    14.086    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X37Y107        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[6]/C
                         clock pessimism              0.215    14.301    
                         clock uncertainty           -0.035    14.265    
    SLICE_X37Y107        FDRE (Setup_fdre_C_D)        0.032    14.297    core_0/mem_h2_0/b_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         14.297    
                         arrival time                         -14.288    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.030ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.936ns  (logic 2.729ns (27.465%)  route 7.207ns (72.535%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.100ns = ( 14.100 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.977     8.019    core_0/h2_0/compare[more]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.097     8.116 r  core_0/h2_0/tos_c[2]_i_16/O
                         net (fo=1, routed)           0.390     8.506    core_0/h2_0/tos_c[2]_i_16_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.603 r  core_0/h2_0/tos_c[2]_i_8/O
                         net (fo=1, routed)           0.096     8.698    core_0/h2_0/tos_c[2]_i_8_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.795 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     8.795    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X15Y122        MUXF7 (Prop_muxf7_I1_O)      0.167     8.962 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          0.884     9.846    core_0/h2_0/tos_n[2]
    SLICE_X19Y102        LUT3 (Prop_lut3_I0_O)        0.229    10.075 r  core_0/h2_0/ram_reg_0_127_4_4_i_6/O
                         net (fo=192, routed)         1.433    11.508    core_0/mem_h2_0/ram_reg_1536_1663_4_4/A1
    SLICE_X20Y77         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    11.605 r  core_0/mem_h2_0/ram_reg_1536_1663_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    11.605    core_0/mem_h2_0/ram_reg_1536_1663_4_4/SPO0
    SLICE_X20Y77         MUXF7 (Prop_muxf7_I0_O)      0.182    11.787 r  core_0/mem_h2_0/ram_reg_1536_1663_4_4/F7.SP/O
                         net (fo=1, routed)           0.859    12.646    core_0/mem_h2_0/ram_reg_1536_1663_4_4_n_1
    SLICE_X15Y94         LUT6 (Prop_lut6_I5_O)        0.215    12.861 r  core_0/mem_h2_0/b_dout[4]_i_25/O
                         net (fo=1, routed)           0.000    12.861    core_0/mem_h2_0/b_dout[4]_i_25_n_0
    SLICE_X15Y94         MUXF7 (Prop_muxf7_I1_O)      0.188    13.049 r  core_0/mem_h2_0/b_dout_reg[4]_i_10/O
                         net (fo=1, routed)           0.734    13.783    core_0/mem_h2_0/b_dout_reg[4]_i_10_n_0
    SLICE_X9Y109         LUT6 (Prop_lut6_I3_O)        0.227    14.010 r  core_0/mem_h2_0/b_dout[4]_i_3/O
                         net (fo=1, routed)           0.174    14.184    core_0/h2_0/b_dout_reg[4]_0
    SLICE_X9Y109         LUT5 (Prop_lut5_I4_O)        0.097    14.281 r  core_0/h2_0/b_dout[4]_i_1/O
                         net (fo=1, routed)           0.000    14.281    core_0/mem_h2_0/b_dout_reg[4]_0
    SLICE_X9Y109         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.258    14.100    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X9Y109         FDRE                                         r  core_0/mem_h2_0/b_dout_reg[4]/C
                         clock pessimism              0.215    14.315    
                         clock uncertainty           -0.035    14.279    
    SLICE_X9Y109         FDRE (Setup_fdre_C_D)        0.032    14.311    core_0/mem_h2_0/b_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.888ns  (logic 2.710ns (27.406%)  route 7.178ns (72.594%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.091ns = ( 14.091 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.977     8.019    core_0/h2_0/compare[more]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.097     8.116 r  core_0/h2_0/tos_c[2]_i_16/O
                         net (fo=1, routed)           0.390     8.506    core_0/h2_0/tos_c[2]_i_16_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.603 r  core_0/h2_0/tos_c[2]_i_8/O
                         net (fo=1, routed)           0.096     8.698    core_0/h2_0/tos_c[2]_i_8_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.795 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     8.795    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X15Y122        MUXF7 (Prop_muxf7_I1_O)      0.167     8.962 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          0.637     9.599    core_0/h2_0/tos_n[2]
    SLICE_X17Y123        LUT3 (Prop_lut3_I0_O)        0.229     9.828 r  core_0/h2_0/ram_reg_4096_4223_14_14_i_6/O
                         net (fo=192, routed)         1.566    11.394    core_0/mem_h2_0/ram_reg_7040_7167_14_14/A1
    SLICE_X36Y138        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    11.491 r  core_0/mem_h2_0/ram_reg_7040_7167_14_14/SP.LOW/O
                         net (fo=1, routed)           0.000    11.491    core_0/mem_h2_0/ram_reg_7040_7167_14_14/SPO0
    SLICE_X36Y138        MUXF7 (Prop_muxf7_I0_O)      0.182    11.673 r  core_0/mem_h2_0/ram_reg_7040_7167_14_14/F7.SP/O
                         net (fo=1, routed)           1.178    12.851    core_0/mem_h2_0/ram_reg_7040_7167_14_14_n_1
    SLICE_X23Y133        LUT6 (Prop_lut6_I0_O)        0.215    13.066 r  core_0/mem_h2_0/b_dout[14]_i_15/O
                         net (fo=1, routed)           0.000    13.066    core_0/mem_h2_0/b_dout[14]_i_15_n_0
    SLICE_X23Y133        MUXF7 (Prop_muxf7_I1_O)      0.167    13.233 r  core_0/mem_h2_0/b_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.299    13.532    core_0/mem_h2_0/b_dout_reg[14]_i_5_n_0
    SLICE_X23Y133        LUT6 (Prop_lut6_I1_O)        0.229    13.761 r  core_0/mem_h2_0/b_dout[14]_i_2/O
                         net (fo=1, routed)           0.375    14.136    core_0/h2_0/b_dout_reg[14]
    SLICE_X23Y132        LUT5 (Prop_lut5_I2_O)        0.097    14.233 r  core_0/h2_0/b_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    14.233    core_0/mem_h2_0/b_dout_reg[14]_0
    SLICE_X23Y132        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.249    14.091    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X23Y132        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[14]/C
                         clock pessimism              0.215    14.306    
                         clock uncertainty           -0.035    14.270    
    SLICE_X23Y132        FDRE (Setup_fdre_C_D)        0.030    14.300    core_0/mem_h2_0/b_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.888ns  (logic 2.722ns (27.527%)  route 7.166ns (72.473%))
  Logic Levels:           15  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=3 RAMD64E=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 14.090 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.977     8.019    core_0/h2_0/compare[more]
    SLICE_X11Y123        LUT6 (Prop_lut6_I1_O)        0.097     8.116 r  core_0/h2_0/tos_c[2]_i_16/O
                         net (fo=1, routed)           0.390     8.506    core_0/h2_0/tos_c[2]_i_16_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.603 r  core_0/h2_0/tos_c[2]_i_8/O
                         net (fo=1, routed)           0.096     8.698    core_0/h2_0/tos_c[2]_i_8_n_0
    SLICE_X15Y122        LUT6 (Prop_lut6_I5_O)        0.097     8.795 r  core_0/h2_0/tos_c[2]_i_3/O
                         net (fo=1, routed)           0.000     8.795    core_0/h2_0/tos_c[2]_i_3_n_0
    SLICE_X15Y122        MUXF7 (Prop_muxf7_I1_O)      0.167     8.962 r  core_0/h2_0/tos_c_reg[2]_i_1/O
                         net (fo=33, routed)          0.869     9.832    core_0/h2_0/tos_n[2]
    SLICE_X17Y126        LUT3 (Prop_lut3_I0_O)        0.229    10.061 r  core_0/h2_0/ram_reg_4096_4223_15_15_i_6/O
                         net (fo=192, routed)         1.356    11.416    core_0/mem_h2_0/ram_reg_5504_5631_15_15/A1
    SLICE_X36Y133        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097    11.513 r  core_0/mem_h2_0/ram_reg_5504_5631_15_15/SP.LOW/O
                         net (fo=1, routed)           0.000    11.513    core_0/mem_h2_0/ram_reg_5504_5631_15_15/SPO0
    SLICE_X36Y133        MUXF7 (Prop_muxf7_I0_O)      0.182    11.695 r  core_0/mem_h2_0/ram_reg_5504_5631_15_15/F7.SP/O
                         net (fo=1, routed)           1.257    12.952    core_0/mem_h2_0/ram_reg_5504_5631_15_15_n_1
    SLICE_X21Y122        LUT6 (Prop_lut6_I0_O)        0.215    13.167 r  core_0/mem_h2_0/b_dout[15]_i_17/O
                         net (fo=1, routed)           0.000    13.167    core_0/mem_h2_0/b_dout[15]_i_17_n_0
    SLICE_X21Y122        MUXF7 (Prop_muxf7_I0_O)      0.181    13.348 r  core_0/mem_h2_0/b_dout_reg[15]_i_7/O
                         net (fo=1, routed)           0.177    13.525    core_0/mem_h2_0/b_dout_reg[15]_i_7_n_0
    SLICE_X21Y122        LUT6 (Prop_lut6_I3_O)        0.227    13.752 r  core_0/mem_h2_0/b_dout[15]_i_3/O
                         net (fo=1, routed)           0.385    14.136    core_0/h2_0/b_dout_reg[15]
    SLICE_X21Y119        LUT5 (Prop_lut5_I2_O)        0.097    14.233 r  core_0/h2_0/b_dout[15]_i_2/O
                         net (fo=1, routed)           0.000    14.233    core_0/mem_h2_0/b_dout_reg[15]_0
    SLICE_X21Y119        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.248    14.090    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X21Y119        FDRE                                         r  core_0/mem_h2_0/b_dout_reg[15]/C
                         clock pessimism              0.215    14.305    
                         clock uncertainty           -0.035    14.269    
    SLICE_X21Y119        FDRE (Setup_fdre_C_D)        0.032    14.301    core_0/mem_h2_0/b_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         14.301    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core_0/mem_h2_0/b_dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.017ns  (logic 2.411ns (24.068%)  route 7.606ns (75.932%))
  Logic Levels:           14  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 RAMD64E=2)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.275ns = ( 14.275 - 10.000 ) 
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.347     4.345    core_0/h2_0/clk_IBUF_BUFG
    SLICE_X11Y129        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDCE (Prop_fdce_C_Q)         0.341     4.686 r  core_0/h2_0/vstkp_c_reg_rep[1]/Q
                         net (fo=18, routed)          0.908     5.594    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC1
    SLICE_X10Y129        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     5.691 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=281, routed)         0.753     6.444    core_0/h2_0/b_din[2]
    SLICE_X7Y128         LUT4 (Prop_lut4_I2_O)        0.097     6.541 r  core_0/h2_0/compare[more]0_carry_i_7/O
                         net (fo=1, routed)           0.000     6.541    core_0/h2_0/compare[more]0_carry_i_7_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     6.953 r  core_0/h2_0/compare[more]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.953    core_0/h2_0/compare[more]0_carry_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     7.042 r  core_0/h2_0/compare[more]0_carry__0/CO[3]
                         net (fo=15, routed)          0.677     7.719    core_0/h2_0/compare[more]
    SLICE_X5Y130         LUT6 (Prop_lut6_I1_O)        0.097     7.816 r  core_0/h2_0/tos_c[1]_i_7/O
                         net (fo=1, routed)           0.612     8.428    core_0/h2_0/tos_c[1]_i_7_n_0
    SLICE_X13Y130        LUT6 (Prop_lut6_I1_O)        0.097     8.525 r  core_0/h2_0/tos_c[1]_i_2/O
                         net (fo=1, routed)           0.192     8.717    core_0/h2_0/tos_c[1]_i_2_n_0
    SLICE_X13Y129        LUT6 (Prop_lut6_I0_O)        0.097     8.814 r  core_0/h2_0/tos_c[1]_i_1/O
                         net (fo=33, routed)          1.375    10.189    core_0/h2_0/tos_n[1]
    SLICE_X7Y98          LUT3 (Prop_lut3_I0_O)        0.097    10.286 r  core_0/h2_0/ram_reg_4096_4223_5_5_i_7/O
                         net (fo=192, routed)         1.251    11.537    core_0/mem_h2_0/ram_reg_6016_6143_5_5/A0
    SLICE_X6Y87          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    11.634 r  core_0/mem_h2_0/ram_reg_6016_6143_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    11.634    core_0/mem_h2_0/ram_reg_6016_6143_5_5/SPO0
    SLICE_X6Y87          MUXF7 (Prop_muxf7_I0_O)      0.182    11.816 r  core_0/mem_h2_0/ram_reg_6016_6143_5_5/F7.SP/O
                         net (fo=1, routed)           0.858    12.674    core_0/mem_h2_0/ram_reg_6016_6143_5_5_n_1
    SLICE_X4Y99          LUT6 (Prop_lut6_I0_O)        0.215    12.889 r  core_0/mem_h2_0/b_dout[5]_i_17/O
                         net (fo=1, routed)           0.000    12.889    core_0/mem_h2_0/b_dout[5]_i_17_n_0
    SLICE_X4Y99          MUXF7 (Prop_muxf7_I1_O)      0.167    13.056 r  core_0/mem_h2_0/b_dout_reg[5]_i_6/O
                         net (fo=1, routed)           0.473    13.529    core_0/mem_h2_0/b_dout_reg[5]_i_6_n_0
    SLICE_X4Y99          LUT6 (Prop_lut6_I3_O)        0.229    13.758 r  core_0/mem_h2_0/b_dout[5]_i_2/O
                         net (fo=1, routed)           0.507    14.265    core_0/h2_0/b_dout_reg[5]
    SLICE_X7Y96          LUT5 (Prop_lut5_I2_O)        0.097    14.362 r  core_0/h2_0/b_dout[5]_i_1/O
                         net (fo=1, routed)           0.000    14.362    core_0/mem_h2_0/b_dout_reg[5]_0
    SLICE_X7Y96          FDRE                                         r  core_0/mem_h2_0/b_dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.433    14.275    core_0/mem_h2_0/clk_IBUF_BUFG
    SLICE_X7Y96          FDRE                                         r  core_0/mem_h2_0/b_dout_reg[5]/C
                         clock pessimism              0.160    14.435    
                         clock uncertainty           -0.035    14.400    
    SLICE_X7Y96          FDRE (Setup_fdre_C_D)        0.032    14.432    core_0/mem_h2_0/b_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.432    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.069%)  route 0.328ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.328     2.033    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.891     2.084    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.482     1.602    
    SLICE_X18Y163        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.069%)  route 0.328ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.328     2.033    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.891     2.084    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA_D1/CLK
                         clock pessimism             -0.482     1.602    
    SLICE_X18Y163        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.069%)  route 0.328ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.328     2.033    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.891     2.084    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB/CLK
                         clock pessimism             -0.482     1.602    
    SLICE_X18Y163        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.069%)  route 0.328ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.328     2.033    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.891     2.084    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB_D1/CLK
                         clock pessimism             -0.482     1.602    
    SLICE_X18Y163        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.069%)  route 0.328ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.328     2.033    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.891     2.084    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC/CLK
                         clock pessimism             -0.482     1.602    
    SLICE_X18Y163        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.069%)  route 0.328ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.328     2.033    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.891     2.084    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X18Y163        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC_D1/CLK
                         clock pessimism             -0.482     1.602    
    SLICE_X18Y163        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.069%)  route 0.328ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.328     2.033    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X18Y163        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.891     2.084    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X18Y163        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD/CLK
                         clock pessimism             -0.482     1.602    
    SLICE_X18Y163        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.069%)  route 0.328ns (69.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[0]/Q
                         net (fo=19, routed)          0.328     2.033    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/ADDRD0
    SLICE_X18Y163        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.891     2.084    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/WCLK
    SLICE_X18Y163        RAMS32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD_D1/CLK
                         clock pessimism             -0.482     1.602    
    SLICE_X18Y163        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[6].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[6].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.379%)  route 0.323ns (69.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.598ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.653     1.598    sw_debouncer/debouncer[6].d_instance/clk_IBUF_BUFG
    SLICE_X1Y156         FDRE                                         r  sw_debouncer/debouncer[6].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.141     1.739 r  sw_debouncer/debouncer[6].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.323     2.062    sw_debouncer/debouncer[6].d_instance/ff_reg_n_0_[0]
    SLICE_X5Y146         FDRE                                         r  sw_debouncer/debouncer[6].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.928     2.121    sw_debouncer/debouncer[6].d_instance/clk_IBUF_BUFG
    SLICE_X5Y146         FDRE                                         r  sw_debouncer/debouncer[6].d_instance/ff_reg[1]/C
                         clock pessimism             -0.248     1.873    
    SLICE_X5Y146         FDRE (Hold_fdre_C_D)         0.066     1.939    sw_debouncer/debouncer[6].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.346%)  route 0.339ns (70.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.619     1.564    uart_fifo_0/ugen1.uart_fifo_tx_0/clk_IBUF_BUFG
    SLICE_X21Y162        FDCE                                         r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y162        FDCE (Prop_fdce_C_Q)         0.141     1.705 r  uart_fifo_0/ugen1.uart_fifo_tx_0/windex_reg[1]/Q
                         net (fo=18, routed)          0.339     2.044    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/ADDRD1
    SLICE_X18Y162        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.892     2.085    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/WCLK
    SLICE_X18Y162        RAMD32                                       r  uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.482     1.603    
    SLICE_X18Y162        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.912    uart_fifo_0/ugen1.uart_fifo_tx_0/data_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y154  button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y161  button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y154  button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X17Y154  button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y125   led_output_reg_0/r_c_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y125   led_output_reg_0/r_c_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y125   led_output_reg_0/r_c_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y125   led_output_reg_0/r_c_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X0Y125   led_output_reg_0/r_c_reg[6]/C
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y120  core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y127  core_0/h2_0/vstk_ram_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y127  core_0/h2_0/vstk_ram_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y127  core_0/h2_0/vstk_ram_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y127  core_0/h2_0/vstk_ram_reg_0_63_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y121   core_0/mem_h2_0/ram_reg_1536_1663_8_8/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y121   core_0/mem_h2_0/ram_reg_1536_1663_8_8/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y121   core_0/mem_h2_0/ram_reg_1536_1663_8_8/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y121   core_0/mem_h2_0/ram_reg_1536_1663_8_8/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X12Y127  core_0/mem_h2_0/ram_reg_1152_1279_13_13/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y130  core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y130  core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y128  core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y128  core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y128  core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y128  core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X10Y120  core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y154   core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y154   core_0/mem_h2_0/ram_reg_1024_1151_9_9/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.050         5.000       3.950      SLICE_X6Y154   core_0/mem_h2_0/ram_reg_1024_1151_9_9/SP.HIGH/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/cnt_c_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.535ns (13.662%)  route 3.381ns (86.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.498     8.333    uart_fifo_0/uart_core_0/baud_rx/rst
    SLICE_X23Y160        FDCE                                         f  uart_fifo_0/uart_core_0/baud_rx/cnt_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.237    14.079    uart_fifo_0/uart_core_0/baud_rx/clk_IBUF_BUFG
    SLICE_X23Y160        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/cnt_c_reg[0]/C
                         clock pessimism              0.155    14.235    
                         clock uncertainty           -0.035    14.199    
    SLICE_X23Y160        FDCE (Recov_fdce_C_CLR)     -0.293    13.906    uart_fifo_0/uart_core_0/baud_rx/cnt_c_reg[0]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.574ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_rx/cnt_c_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 0.535ns (13.662%)  route 3.381ns (86.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 14.079 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.498     8.333    uart_fifo_0/uart_core_0/baud_rx/rst
    SLICE_X23Y160        FDCE                                         f  uart_fifo_0/uart_core_0/baud_rx/cnt_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.237    14.079    uart_fifo_0/uart_core_0/baud_rx/clk_IBUF_BUFG
    SLICE_X23Y160        FDCE                                         r  uart_fifo_0/uart_core_0/baud_rx/cnt_c_reg[4]/C
                         clock pessimism              0.155    14.235    
                         clock uncertainty           -0.035    14.199    
    SLICE_X23Y160        FDCE (Recov_fdce_C_CLR)     -0.293    13.906    uart_fifo_0/uart_core_0/baud_rx/cnt_c_reg[4]
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  5.574    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/cmp_c_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.535ns (13.417%)  route 3.453ns (86.583%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 14.099 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.570     8.404    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y149        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/cmp_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.257    14.099    uart_fifo_0/uart_core_0/baud_tx/clk_IBUF_BUFG
    SLICE_X21Y149        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/cmp_c_reg[14]/C
                         clock pessimism              0.215    14.314    
                         clock uncertainty           -0.035    14.278    
    SLICE_X21Y149        FDCE (Recov_fdce_C_CLR)     -0.293    13.985    uart_fifo_0/uart_core_0/baud_tx/cmp_c_reg[14]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.581ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/cmp_c_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.535ns (13.417%)  route 3.453ns (86.583%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.099ns = ( 14.099 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.570     8.404    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y149        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/cmp_c_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.257    14.099    uart_fifo_0/uart_core_0/baud_tx/clk_IBUF_BUFG
    SLICE_X21Y149        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/cmp_c_reg[15]/C
                         clock pessimism              0.215    14.314    
                         clock uncertainty           -0.035    14.278    
    SLICE_X21Y149        FDCE (Recov_fdce_C_CLR)     -0.293    13.985    uart_fifo_0/uart_core_0/baud_tx/cmp_c_reg[15]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  5.581    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.535ns (14.076%)  route 3.266ns (85.924%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.383     8.218    uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X15Y151        FDCE                                         f  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.242    14.084    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X15Y151        FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[1]/C
                         clock pessimism              0.155    14.240    
                         clock uncertainty           -0.035    14.204    
    SLICE_X15Y151        FDCE (Recov_fdce_C_CLR)     -0.293    13.911    uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[1]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.535ns (14.076%)  route 3.266ns (85.924%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.383     8.218    uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X15Y151        FDCE                                         f  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.242    14.084    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X15Y151        FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[4]/C
                         clock pessimism              0.155    14.240    
                         clock uncertainty           -0.035    14.204    
    SLICE_X15Y151        FDCE (Recov_fdce_C_CLR)     -0.293    13.911    uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[4]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.535ns (14.076%)  route 3.266ns (85.924%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.383     8.218    uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X15Y151        FDCE                                         f  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.242    14.084    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X15Y151        FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[5]/C
                         clock pessimism              0.155    14.240    
                         clock uncertainty           -0.035    14.204    
    SLICE_X15Y151        FDCE (Recov_fdce_C_CLR)     -0.293    13.911    uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[5]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.535ns (14.076%)  route 3.266ns (85.924%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.383     8.218    uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X15Y151        FDCE                                         f  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.242    14.084    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X15Y151        FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[6]/C
                         clock pessimism              0.155    14.240    
                         clock uncertainty           -0.035    14.204    
    SLICE_X15Y151        FDCE (Recov_fdce_C_CLR)     -0.293    13.911    uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[6]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.535ns (14.076%)  route 3.266ns (85.924%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.383     8.218    uart_fifo_0/uart_core_0/rx_0/rst
    SLICE_X15Y151        FDCE                                         f  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.242    14.084    uart_fifo_0/uart_core_0/rx_0/clk_IBUF_BUFG
    SLICE_X15Y151        FDCE                                         r  uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[7]/C
                         clock pessimism              0.155    14.240    
                         clock uncertainty           -0.035    14.204    
    SLICE_X15Y151        FDCE (Recov_fdce_C_CLR)     -0.293    13.911    uart_fifo_0/uart_core_0/rx_0/ctr_c_reg[7]
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -8.218    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_fifo_0/uart_core_0/nd_c_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.535ns (14.104%)  route 3.258ns (85.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 14.084 - 10.000 ) 
    Source Clock Delay      (SCD):    4.417ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.420     4.417    system_reset/clk_IBUF_BUFG
    SLICE_X4Y146         FDRE                                         r  system_reset/c_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y146         FDRE (Prop_fdre_C_Q)         0.341     4.758 r  system_reset/c_c_reg[1]/Q
                         net (fo=2, routed)           0.709     5.466    system_reset/c_c_reg[1]
    SLICE_X5Y147         LUT4 (Prop_lut4_I2_O)        0.097     5.563 f  system_reset/tos_c[15]_i_17/O
                         net (fo=1, routed)           0.174     5.737    system_reset/tos_c[15]_i_17_n_0
    SLICE_X5Y147         LUT6 (Prop_lut6_I1_O)        0.097     5.834 f  system_reset/tos_c[15]_i_8/O
                         net (fo=317, routed)         2.376     8.210    uart_fifo_0/uart_core_0/rst
    SLICE_X15Y154        FDCE                                         f  uart_fifo_0/uart_core_0/nd_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        1.242    14.084    uart_fifo_0/uart_core_0/clk_IBUF_BUFG
    SLICE_X15Y154        FDCE                                         r  uart_fifo_0/uart_core_0/nd_c_reg/C
                         clock pessimism              0.155    14.240    
                         clock uncertainty           -0.035    14.204    
    SLICE_X15Y154        FDCE (Recov_fdce_C_CLR)     -0.293    13.911    uart_fifo_0/uart_core_0/nd_c_reg
  -------------------------------------------------------------------
                         required time                         13.911    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  5.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.434%)  route 0.160ns (55.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.623     1.568    button_debouncer/debouncer[2].d_instance/clk_IBUF_BUFG
    SLICE_X21Y151        FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.128     1.696 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.160     1.856    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X21Y145        FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.896     2.089    button_debouncer/debouncer[2].d_instance/timer/clk_IBUF_BUFG
    SLICE_X21Y145        FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]/C
                         clock pessimism             -0.248     1.841    
    SLICE_X21Y145        FDCE (Remov_fdce_C_CLR)     -0.146     1.695    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.434%)  route 0.160ns (55.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.623     1.568    button_debouncer/debouncer[2].d_instance/clk_IBUF_BUFG
    SLICE_X21Y151        FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.128     1.696 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.160     1.856    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X21Y145        FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.896     2.089    button_debouncer/debouncer[2].d_instance/timer/clk_IBUF_BUFG
    SLICE_X21Y145        FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]/C
                         clock pessimism             -0.248     1.841    
    SLICE_X21Y145        FDCE (Remov_fdce_C_CLR)     -0.146     1.695    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.434%)  route 0.160ns (55.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.623     1.568    button_debouncer/debouncer[2].d_instance/clk_IBUF_BUFG
    SLICE_X21Y151        FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.128     1.696 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.160     1.856    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X21Y145        FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.896     2.089    button_debouncer/debouncer[2].d_instance/timer/clk_IBUF_BUFG
    SLICE_X21Y145        FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[1]/C
                         clock pessimism             -0.248     1.841    
    SLICE_X21Y145        FDCE (Remov_fdce_C_CLR)     -0.146     1.695    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.434%)  route 0.160ns (55.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.623     1.568    button_debouncer/debouncer[2].d_instance/clk_IBUF_BUFG
    SLICE_X21Y151        FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.128     1.696 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.160     1.856    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X21Y145        FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.896     2.089    button_debouncer/debouncer[2].d_instance/timer/clk_IBUF_BUFG
    SLICE_X21Y145        FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[2]/C
                         clock pessimism             -0.248     1.841    
    SLICE_X21Y145        FDCE (Remov_fdce_C_CLR)     -0.146     1.695    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.434%)  route 0.160ns (55.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.623     1.568    button_debouncer/debouncer[2].d_instance/clk_IBUF_BUFG
    SLICE_X21Y151        FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.128     1.696 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.160     1.856    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X21Y145        FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.896     2.089    button_debouncer/debouncer[2].d_instance/timer/clk_IBUF_BUFG
    SLICE_X21Y145        FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[3]/C
                         clock pessimism             -0.248     1.841    
    SLICE_X21Y145        FDCE (Remov_fdce_C_CLR)     -0.146     1.695    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.434%)  route 0.160ns (55.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.623     1.568    button_debouncer/debouncer[2].d_instance/clk_IBUF_BUFG
    SLICE_X21Y151        FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.128     1.696 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.160     1.856    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X21Y145        FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.896     2.089    button_debouncer/debouncer[2].d_instance/timer/clk_IBUF_BUFG
    SLICE_X21Y145        FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]/C
                         clock pessimism             -0.248     1.841    
    SLICE_X21Y145        FDCE (Remov_fdce_C_CLR)     -0.146     1.695    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.225%)  route 0.282ns (68.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.623     1.568    button_debouncer/debouncer[2].d_instance/clk_IBUF_BUFG
    SLICE_X21Y151        FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.128     1.696 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.282     1.978    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X21Y143        FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.896     2.089    button_debouncer/debouncer[2].d_instance/timer/clk_IBUF_BUFG
    SLICE_X21Y143        FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]/C
                         clock pessimism             -0.248     1.841    
    SLICE_X21Y143        FDCE (Remov_fdce_C_CLR)     -0.146     1.695    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[2].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.225%)  route 0.282ns (68.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.623     1.568    button_debouncer/debouncer[2].d_instance/clk_IBUF_BUFG
    SLICE_X21Y151        FDRE                                         r  button_debouncer/debouncer[2].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y151        FDRE (Prop_fdre_C_Q)         0.128     1.696 f  button_debouncer/debouncer[2].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.282     1.978    button_debouncer/debouncer[2].d_instance/timer/AR[0]
    SLICE_X21Y143        FDCE                                         f  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.896     2.089    button_debouncer/debouncer[2].d_instance/timer/clk_IBUF_BUFG
    SLICE_X21Y143        FDCE                                         r  button_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]/C
                         clock pessimism             -0.248     1.841    
    SLICE_X21Y143        FDCE (Remov_fdce_C_CLR)     -0.146     1.695    button_debouncer/debouncer[2].d_instance/timer/c_c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[6].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[6].d_instance/timer/c_c_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.639%)  route 0.335ns (72.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.654     1.599    sw_debouncer/debouncer[6].d_instance/clk_IBUF_BUFG
    SLICE_X5Y146         FDRE                                         r  sw_debouncer/debouncer[6].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[6].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.335     2.062    sw_debouncer/debouncer[6].d_instance/timer/AR[0]
    SLICE_X5Y156         FDCE                                         f  sw_debouncer/debouncer[6].d_instance/timer/c_c_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.926     2.119    sw_debouncer/debouncer[6].d_instance/timer/clk_IBUF_BUFG
    SLICE_X5Y156         FDCE                                         r  sw_debouncer/debouncer[6].d_instance/timer/c_c_reg[12]/C
                         clock pessimism             -0.248     1.871    
    SLICE_X5Y156         FDCE (Remov_fdce_C_CLR)     -0.146     1.725    sw_debouncer/debouncer[6].d_instance/timer/c_c_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[6].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_debouncer/debouncer[6].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.128ns (27.639%)  route 0.335ns (72.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.599ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.654     1.599    sw_debouncer/debouncer[6].d_instance/clk_IBUF_BUFG
    SLICE_X5Y146         FDRE                                         r  sw_debouncer/debouncer[6].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y146         FDRE (Prop_fdre_C_Q)         0.128     1.727 f  sw_debouncer/debouncer[6].d_instance/rst_reg/Q
                         net (fo=22, routed)          0.335     2.062    sw_debouncer/debouncer[6].d_instance/timer/AR[0]
    SLICE_X5Y156         FDCE                                         f  sw_debouncer/debouncer[6].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=4848, routed)        0.926     2.119    sw_debouncer/debouncer[6].d_instance/timer/clk_IBUF_BUFG
    SLICE_X5Y156         FDCE                                         r  sw_debouncer/debouncer[6].d_instance/timer/c_c_reg[13]/C
                         clock pessimism             -0.248     1.871    
    SLICE_X5Y156         FDCE (Remov_fdce_C_CLR)     -0.146     1.725    sw_debouncer/debouncer[6].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.337    





