HelpInfo,/usr/local/microsemi/Libero_v11.7/Synplify/lib/html,fpgahelp.qhc,errormessages.mp,/usr/local/microsemi/Libero_v11.7/Synplify/bin/assistant
Implementation;Synthesis;RootName:CoreRISCV_AXI4_BaseDesign
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||CoreRISCV_AXI4_BaseDesign.srr(93);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/93||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vlog/core/coreahblite.v'/linenumber/23
Implementation;Synthesis|| CG775 ||@W:Found Component COREAHBTOAPB3 in library COREAHBTOAPB3_LIB||CoreRISCV_AXI4_BaseDesign.srr(94);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/94||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vlog/core/coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||CoreRISCV_AXI4_BaseDesign.srr(95);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/95||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component COREAXITOAHBL in library COREAXITOAHBL||CoreRISCV_AXI4_BaseDesign.srr(96);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/96||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component COREJTAGDEBUG in library COREJTAGDEBUG_LIB||CoreRISCV_AXI4_BaseDesign.srr(97);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/97||corejtagdebug.v(21);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/COREJTAGDEBUG/1.0.101/rtl/vlog/core/corejtagdebug.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component CORESPI in library CORESPI_LIB||CoreRISCV_AXI4_BaseDesign.srr(98);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/98||corespi.v(25);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CORESPI/5.0.100/rtl/vlog/core/corespi.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||CoreRISCV_AXI4_BaseDesign.srr(99);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/99||coretimer.v(24);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreTimer/2.0.103/rtl/vlog/core/coretimer.v'/linenumber/24
Implementation;Synthesis|| CG360 ||@W:No assignment to wire IA_PRDATA||CoreRISCV_AXI4_BaseDesign.srr(627);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/627||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL169 ||@W:Pruning register AXILenInt[3:0] ||CoreRISCV_AXI4_BaseDesign.srr(681);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/681||CoreAXItoAHBL_AHBMasterCtrl.v(251);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/COREAXITOAHBL/3.0.101/rtl/vlog/core/CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/251
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_both[31] ||CoreRISCV_AXI4_BaseDesign.srr(836);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/836||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_neg[31] ||CoreRISCV_AXI4_BaseDesign.srr(838);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/838||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_pos[31] ||CoreRISCV_AXI4_BaseDesign.srr(840);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/840||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_both[30] ||CoreRISCV_AXI4_BaseDesign.srr(842);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/842||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_neg[30] ||CoreRISCV_AXI4_BaseDesign.srr(844);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/844||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_pos[30] ||CoreRISCV_AXI4_BaseDesign.srr(846);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/846||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_both[29] ||CoreRISCV_AXI4_BaseDesign.srr(848);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/848||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_neg[29] ||CoreRISCV_AXI4_BaseDesign.srr(850);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/850||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_pos[29] ||CoreRISCV_AXI4_BaseDesign.srr(852);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/852||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_both[28] ||CoreRISCV_AXI4_BaseDesign.srr(854);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/854||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_neg[28] ||CoreRISCV_AXI4_BaseDesign.srr(856);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/856||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_pos[28] ||CoreRISCV_AXI4_BaseDesign.srr(858);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/858||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_both[27] ||CoreRISCV_AXI4_BaseDesign.srr(860);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/860||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_neg[27] ||CoreRISCV_AXI4_BaseDesign.srr(862);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/862||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_pos[27] ||CoreRISCV_AXI4_BaseDesign.srr(864);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/864||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_both[26] ||CoreRISCV_AXI4_BaseDesign.srr(866);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/866||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_neg[26] ||CoreRISCV_AXI4_BaseDesign.srr(868);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/868||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_pos[26] ||CoreRISCV_AXI4_BaseDesign.srr(870);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/870||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_both[25] ||CoreRISCV_AXI4_BaseDesign.srr(872);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/872||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_neg[25] ||CoreRISCV_AXI4_BaseDesign.srr(874);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/874||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_pos[25] ||CoreRISCV_AXI4_BaseDesign.srr(876);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/876||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_both[24] ||CoreRISCV_AXI4_BaseDesign.srr(878);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/878||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_neg[24] ||CoreRISCV_AXI4_BaseDesign.srr(880);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/880||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_pos[24] ||CoreRISCV_AXI4_BaseDesign.srr(882);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/882||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_both[23] ||CoreRISCV_AXI4_BaseDesign.srr(884);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/884||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_neg[23] ||CoreRISCV_AXI4_BaseDesign.srr(886);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/886||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_pos[23] ||CoreRISCV_AXI4_BaseDesign.srr(888);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/888||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_both[22] ||CoreRISCV_AXI4_BaseDesign.srr(890);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/890||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_neg[22] ||CoreRISCV_AXI4_BaseDesign.srr(892);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/892||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_pos[22] ||CoreRISCV_AXI4_BaseDesign.srr(894);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/894||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.edge_both[21] ||CoreRISCV_AXI4_BaseDesign.srr(896);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/896||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.edge_neg[21] ||CoreRISCV_AXI4_BaseDesign.srr(898);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/898||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.edge_pos[21] ||CoreRISCV_AXI4_BaseDesign.srr(900);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/900||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[20].APB_32.edge_both[20] ||CoreRISCV_AXI4_BaseDesign.srr(902);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/902||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[20].APB_32.edge_neg[20] ||CoreRISCV_AXI4_BaseDesign.srr(904);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/904||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[20].APB_32.edge_pos[20] ||CoreRISCV_AXI4_BaseDesign.srr(906);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/906||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[19].APB_32.edge_both[19] ||CoreRISCV_AXI4_BaseDesign.srr(908);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/908||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[19].APB_32.edge_neg[19] ||CoreRISCV_AXI4_BaseDesign.srr(910);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/910||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[19].APB_32.edge_pos[19] ||CoreRISCV_AXI4_BaseDesign.srr(912);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/912||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[18].APB_32.edge_both[18] ||CoreRISCV_AXI4_BaseDesign.srr(914);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/914||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[18].APB_32.edge_neg[18] ||CoreRISCV_AXI4_BaseDesign.srr(916);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/916||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[18].APB_32.edge_pos[18] ||CoreRISCV_AXI4_BaseDesign.srr(918);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/918||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[17].APB_32.edge_both[17] ||CoreRISCV_AXI4_BaseDesign.srr(920);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/920||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[17].APB_32.edge_neg[17] ||CoreRISCV_AXI4_BaseDesign.srr(922);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/922||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[17].APB_32.edge_pos[17] ||CoreRISCV_AXI4_BaseDesign.srr(924);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/924||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[16].APB_32.edge_both[16] ||CoreRISCV_AXI4_BaseDesign.srr(926);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/926||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[16].APB_32.edge_neg[16] ||CoreRISCV_AXI4_BaseDesign.srr(928);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/928||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[16].APB_32.edge_pos[16] ||CoreRISCV_AXI4_BaseDesign.srr(930);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/930||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[15].APB_32.edge_both[15] ||CoreRISCV_AXI4_BaseDesign.srr(932);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/932||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[15].APB_32.edge_neg[15] ||CoreRISCV_AXI4_BaseDesign.srr(934);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/934||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[15].APB_32.edge_pos[15] ||CoreRISCV_AXI4_BaseDesign.srr(936);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/936||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[14].APB_32.edge_both[14] ||CoreRISCV_AXI4_BaseDesign.srr(938);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/938||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[14].APB_32.edge_neg[14] ||CoreRISCV_AXI4_BaseDesign.srr(940);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/940||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[14].APB_32.edge_pos[14] ||CoreRISCV_AXI4_BaseDesign.srr(942);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/942||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[13].APB_32.edge_both[13] ||CoreRISCV_AXI4_BaseDesign.srr(944);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/944||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[13].APB_32.edge_neg[13] ||CoreRISCV_AXI4_BaseDesign.srr(946);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/946||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[13].APB_32.edge_pos[13] ||CoreRISCV_AXI4_BaseDesign.srr(948);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/948||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[12].APB_32.edge_both[12] ||CoreRISCV_AXI4_BaseDesign.srr(950);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/950||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[12].APB_32.edge_neg[12] ||CoreRISCV_AXI4_BaseDesign.srr(952);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/952||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[12].APB_32.edge_pos[12] ||CoreRISCV_AXI4_BaseDesign.srr(954);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/954||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[11].APB_32.edge_both[11] ||CoreRISCV_AXI4_BaseDesign.srr(956);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/956||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[11].APB_32.edge_neg[11] ||CoreRISCV_AXI4_BaseDesign.srr(958);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/958||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[11].APB_32.edge_pos[11] ||CoreRISCV_AXI4_BaseDesign.srr(960);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/960||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[10].APB_32.edge_both[10] ||CoreRISCV_AXI4_BaseDesign.srr(962);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/962||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[10].APB_32.edge_neg[10] ||CoreRISCV_AXI4_BaseDesign.srr(964);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/964||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[10].APB_32.edge_pos[10] ||CoreRISCV_AXI4_BaseDesign.srr(966);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/966||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[9].APB_32.edge_both[9] ||CoreRISCV_AXI4_BaseDesign.srr(968);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/968||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[9].APB_32.edge_neg[9] ||CoreRISCV_AXI4_BaseDesign.srr(970);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/970||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[9].APB_32.edge_pos[9] ||CoreRISCV_AXI4_BaseDesign.srr(972);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/972||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[8].APB_32.edge_both[8] ||CoreRISCV_AXI4_BaseDesign.srr(974);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/974||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[8].APB_32.edge_neg[8] ||CoreRISCV_AXI4_BaseDesign.srr(976);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/976||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[8].APB_32.edge_pos[8] ||CoreRISCV_AXI4_BaseDesign.srr(978);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/978||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_32.edge_both[7] ||CoreRISCV_AXI4_BaseDesign.srr(980);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/980||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_32.edge_neg[7] ||CoreRISCV_AXI4_BaseDesign.srr(982);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/982||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_32.edge_pos[7] ||CoreRISCV_AXI4_BaseDesign.srr(984);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/984||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_both[6] ||CoreRISCV_AXI4_BaseDesign.srr(986);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/986||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_neg[6] ||CoreRISCV_AXI4_BaseDesign.srr(988);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/988||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_pos[6] ||CoreRISCV_AXI4_BaseDesign.srr(990);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/990||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_both[5] ||CoreRISCV_AXI4_BaseDesign.srr(992);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/992||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_neg[5] ||CoreRISCV_AXI4_BaseDesign.srr(994);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/994||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_pos[5] ||CoreRISCV_AXI4_BaseDesign.srr(996);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/996||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_both[4] ||CoreRISCV_AXI4_BaseDesign.srr(998);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/998||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_neg[4] ||CoreRISCV_AXI4_BaseDesign.srr(1000);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1000||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.edge_pos[4] ||CoreRISCV_AXI4_BaseDesign.srr(1002);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1002||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_both[3] ||CoreRISCV_AXI4_BaseDesign.srr(1004);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1004||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_neg[3] ||CoreRISCV_AXI4_BaseDesign.srr(1006);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1006||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.edge_pos[3] ||CoreRISCV_AXI4_BaseDesign.srr(1008);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1008||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_32.edge_both[2] ||CoreRISCV_AXI4_BaseDesign.srr(1010);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1010||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_32.edge_neg[2] ||CoreRISCV_AXI4_BaseDesign.srr(1012);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1012||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_32.edge_pos[2] ||CoreRISCV_AXI4_BaseDesign.srr(1014);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1014||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_both[1] ||CoreRISCV_AXI4_BaseDesign.srr(1016);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1016||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_neg[1] ||CoreRISCV_AXI4_BaseDesign.srr(1018);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1018||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_pos[1] ||CoreRISCV_AXI4_BaseDesign.srr(1020);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1020||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_both[0] ||CoreRISCV_AXI4_BaseDesign.srr(1022);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1022||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_neg[0] ||CoreRISCV_AXI4_BaseDesign.srr(1024);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1024||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_pos[0] ||CoreRISCV_AXI4_BaseDesign.srr(1026);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1026||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1028);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1028||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1029);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1029||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1030);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1030||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1031);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1031||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1032);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1032||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1033);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1033||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1034);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1034||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1035);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1035||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[8].APB_32.INTR_reg[8] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1036);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1036||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[9].APB_32.INTR_reg[9] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1037);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1037||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[10].APB_32.INTR_reg[10] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1038);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1038||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[11].APB_32.INTR_reg[11] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1039);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1039||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[12].APB_32.INTR_reg[12] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1040);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1040||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[13].APB_32.INTR_reg[13] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1041);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1041||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[14].APB_32.INTR_reg[14] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1042);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1042||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[15].APB_32.INTR_reg[15] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1043);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1043||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[16].APB_32.INTR_reg[16] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1044);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1044||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[17].APB_32.INTR_reg[17] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1045);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1045||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[18].APB_32.INTR_reg[18] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1046);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1046||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[19].APB_32.INTR_reg[19] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1047);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1047||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[20].APB_32.INTR_reg[20] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1048);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1048||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[21].APB_32.INTR_reg[21] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1049);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1049||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[22].APB_32.INTR_reg[22] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1050);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1050||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[23].APB_32.INTR_reg[23] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1051);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1051||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[24].APB_32.INTR_reg[24] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1052);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1052||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[25].APB_32.INTR_reg[25] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1053);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1053||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[26].APB_32.INTR_reg[26] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1054);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1054||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[27].APB_32.INTR_reg[27] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1055);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1055||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[28].APB_32.INTR_reg[28] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1056);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1056||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[29].APB_32.INTR_reg[29] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1057);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1057||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[30].APB_32.INTR_reg[30] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1058);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1058||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[31].APB_32.INTR_reg[31] to a constant 0||CoreRISCV_AXI4_BaseDesign.srr(1059);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1059||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] ||CoreRISCV_AXI4_BaseDesign.srr(1060);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1060||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] ||CoreRISCV_AXI4_BaseDesign.srr(1062);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1062||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] ||CoreRISCV_AXI4_BaseDesign.srr(1064);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1064||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] ||CoreRISCV_AXI4_BaseDesign.srr(1066);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1066||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] ||CoreRISCV_AXI4_BaseDesign.srr(1068);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1068||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] ||CoreRISCV_AXI4_BaseDesign.srr(1070);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1070||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] ||CoreRISCV_AXI4_BaseDesign.srr(1072);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1072||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] ||CoreRISCV_AXI4_BaseDesign.srr(1074);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1074||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[8].APB_32.INTR_reg[8] ||CoreRISCV_AXI4_BaseDesign.srr(1076);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1076||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[9].APB_32.INTR_reg[9] ||CoreRISCV_AXI4_BaseDesign.srr(1078);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1078||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[10].APB_32.INTR_reg[10] ||CoreRISCV_AXI4_BaseDesign.srr(1080);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1080||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[11].APB_32.INTR_reg[11] ||CoreRISCV_AXI4_BaseDesign.srr(1082);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1082||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[12].APB_32.INTR_reg[12] ||CoreRISCV_AXI4_BaseDesign.srr(1084);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1084||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[13].APB_32.INTR_reg[13] ||CoreRISCV_AXI4_BaseDesign.srr(1086);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1086||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[14].APB_32.INTR_reg[14] ||CoreRISCV_AXI4_BaseDesign.srr(1088);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1088||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[15].APB_32.INTR_reg[15] ||CoreRISCV_AXI4_BaseDesign.srr(1090);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1090||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[16].APB_32.INTR_reg[16] ||CoreRISCV_AXI4_BaseDesign.srr(1092);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1092||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[17].APB_32.INTR_reg[17] ||CoreRISCV_AXI4_BaseDesign.srr(1094);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1094||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[18].APB_32.INTR_reg[18] ||CoreRISCV_AXI4_BaseDesign.srr(1096);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1096||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[19].APB_32.INTR_reg[19] ||CoreRISCV_AXI4_BaseDesign.srr(1098);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1098||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[20].APB_32.INTR_reg[20] ||CoreRISCV_AXI4_BaseDesign.srr(1100);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1100||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.INTR_reg[21] ||CoreRISCV_AXI4_BaseDesign.srr(1102);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1102||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.INTR_reg[22] ||CoreRISCV_AXI4_BaseDesign.srr(1104);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1104||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.INTR_reg[23] ||CoreRISCV_AXI4_BaseDesign.srr(1106);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1106||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.INTR_reg[24] ||CoreRISCV_AXI4_BaseDesign.srr(1108);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1108||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.INTR_reg[25] ||CoreRISCV_AXI4_BaseDesign.srr(1110);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1110||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.INTR_reg[26] ||CoreRISCV_AXI4_BaseDesign.srr(1112);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1112||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.INTR_reg[27] ||CoreRISCV_AXI4_BaseDesign.srr(1114);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1114||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.INTR_reg[28] ||CoreRISCV_AXI4_BaseDesign.srr(1116);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1116||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.INTR_reg[29] ||CoreRISCV_AXI4_BaseDesign.srr(1118);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1118||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.INTR_reg[30] ||CoreRISCV_AXI4_BaseDesign.srr(1120);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1120||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.INTR_reg[31] ||CoreRISCV_AXI4_BaseDesign.srr(1122);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1122||coregpio.v(484);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_both[31] ||CoreRISCV_AXI4_BaseDesign.srr(1266);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1266||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_neg[31] ||CoreRISCV_AXI4_BaseDesign.srr(1268);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1268||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].APB_32.edge_pos[31] ||CoreRISCV_AXI4_BaseDesign.srr(1270);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1270||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].gpin3[31] ||CoreRISCV_AXI4_BaseDesign.srr(1272);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1272||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].gpin1[31] ||CoreRISCV_AXI4_BaseDesign.srr(1274);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1274||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[31].gpin2[31] ||CoreRISCV_AXI4_BaseDesign.srr(1276);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1276||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_both[30] ||CoreRISCV_AXI4_BaseDesign.srr(1278);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1278||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_neg[30] ||CoreRISCV_AXI4_BaseDesign.srr(1280);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1280||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].APB_32.edge_pos[30] ||CoreRISCV_AXI4_BaseDesign.srr(1282);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1282||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].gpin3[30] ||CoreRISCV_AXI4_BaseDesign.srr(1284);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1284||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].gpin1[30] ||CoreRISCV_AXI4_BaseDesign.srr(1286);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1286||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[30].gpin2[30] ||CoreRISCV_AXI4_BaseDesign.srr(1288);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1288||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_both[29] ||CoreRISCV_AXI4_BaseDesign.srr(1290);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1290||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_neg[29] ||CoreRISCV_AXI4_BaseDesign.srr(1292);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1292||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].APB_32.edge_pos[29] ||CoreRISCV_AXI4_BaseDesign.srr(1294);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1294||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].gpin3[29] ||CoreRISCV_AXI4_BaseDesign.srr(1296);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1296||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].gpin1[29] ||CoreRISCV_AXI4_BaseDesign.srr(1298);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1298||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[29].gpin2[29] ||CoreRISCV_AXI4_BaseDesign.srr(1300);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1300||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_both[28] ||CoreRISCV_AXI4_BaseDesign.srr(1302);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1302||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_neg[28] ||CoreRISCV_AXI4_BaseDesign.srr(1304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1304||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].APB_32.edge_pos[28] ||CoreRISCV_AXI4_BaseDesign.srr(1306);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1306||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].gpin3[28] ||CoreRISCV_AXI4_BaseDesign.srr(1308);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1308||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].gpin1[28] ||CoreRISCV_AXI4_BaseDesign.srr(1310);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1310||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[28].gpin2[28] ||CoreRISCV_AXI4_BaseDesign.srr(1312);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1312||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_both[27] ||CoreRISCV_AXI4_BaseDesign.srr(1314);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1314||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_neg[27] ||CoreRISCV_AXI4_BaseDesign.srr(1316);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1316||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].APB_32.edge_pos[27] ||CoreRISCV_AXI4_BaseDesign.srr(1318);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1318||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].gpin3[27] ||CoreRISCV_AXI4_BaseDesign.srr(1320);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1320||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].gpin1[27] ||CoreRISCV_AXI4_BaseDesign.srr(1322);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1322||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[27].gpin2[27] ||CoreRISCV_AXI4_BaseDesign.srr(1324);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1324||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_both[26] ||CoreRISCV_AXI4_BaseDesign.srr(1326);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1326||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_neg[26] ||CoreRISCV_AXI4_BaseDesign.srr(1328);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1328||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].APB_32.edge_pos[26] ||CoreRISCV_AXI4_BaseDesign.srr(1330);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1330||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].gpin3[26] ||CoreRISCV_AXI4_BaseDesign.srr(1332);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1332||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].gpin1[26] ||CoreRISCV_AXI4_BaseDesign.srr(1334);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1334||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[26].gpin2[26] ||CoreRISCV_AXI4_BaseDesign.srr(1336);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1336||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_both[25] ||CoreRISCV_AXI4_BaseDesign.srr(1338);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1338||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_neg[25] ||CoreRISCV_AXI4_BaseDesign.srr(1340);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1340||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].APB_32.edge_pos[25] ||CoreRISCV_AXI4_BaseDesign.srr(1342);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1342||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].gpin3[25] ||CoreRISCV_AXI4_BaseDesign.srr(1344);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1344||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].gpin1[25] ||CoreRISCV_AXI4_BaseDesign.srr(1346);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1346||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[25].gpin2[25] ||CoreRISCV_AXI4_BaseDesign.srr(1348);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1348||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_both[24] ||CoreRISCV_AXI4_BaseDesign.srr(1350);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1350||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_neg[24] ||CoreRISCV_AXI4_BaseDesign.srr(1352);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1352||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].APB_32.edge_pos[24] ||CoreRISCV_AXI4_BaseDesign.srr(1354);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1354||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].gpin3[24] ||CoreRISCV_AXI4_BaseDesign.srr(1356);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1356||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].gpin1[24] ||CoreRISCV_AXI4_BaseDesign.srr(1358);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1358||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[24].gpin2[24] ||CoreRISCV_AXI4_BaseDesign.srr(1360);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1360||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_both[23] ||CoreRISCV_AXI4_BaseDesign.srr(1362);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1362||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_neg[23] ||CoreRISCV_AXI4_BaseDesign.srr(1364);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1364||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].APB_32.edge_pos[23] ||CoreRISCV_AXI4_BaseDesign.srr(1366);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1366||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].gpin3[23] ||CoreRISCV_AXI4_BaseDesign.srr(1368);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1368||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].gpin1[23] ||CoreRISCV_AXI4_BaseDesign.srr(1370);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1370||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[23].gpin2[23] ||CoreRISCV_AXI4_BaseDesign.srr(1372);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1372||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_both[22] ||CoreRISCV_AXI4_BaseDesign.srr(1374);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1374||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_neg[22] ||CoreRISCV_AXI4_BaseDesign.srr(1376);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1376||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].APB_32.edge_pos[22] ||CoreRISCV_AXI4_BaseDesign.srr(1378);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1378||coregpio.v(424);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].gpin3[22] ||CoreRISCV_AXI4_BaseDesign.srr(1380);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1380||coregpio.v(317);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].gpin1[22] ||CoreRISCV_AXI4_BaseDesign.srr(1382);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1382||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[22].gpin2[22] ||CoreRISCV_AXI4_BaseDesign.srr(1384);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1384||coregpio.v(304);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.edge_both[21] ||CoreRISCV_AXI4_BaseDesign.srr(1386);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1386||coregpio.v(464);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[21].APB_32.edge_neg[21] ||CoreRISCV_AXI4_BaseDesign.srr(1388);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/synthesis/CoreRISCV_AXI4_BaseDesign.srr'/linenumber/1388||coregpio.v(444);liberoaction://cross_probe/hdl/file/'/home/user/CoreRISCV_AXI4/M2S025-Creative-Board-master/Libero/M2S025_Electroncia_Project/component/Actel/DirectCore/CoreGPIO/3.1.101/rtl/vlog/core/coregpio.v'/linenumber/444
Implementation;Synthesis||(null)||Please refer to the log file for details about 5795 Warning(s)||CoreRISCV_AXI4_BaseDesign.srr;liberoaction://open_report/file/CoreRISCV_AXI4_BaseDesign.srr||(null);(null)
Implementation;Place and Route;RootName:CoreRISCV_AXI4_BaseDesign
Implementation;Place and Route||(null)||Please refer to the log file for details about 3 Info(s)||CoreRISCV_AXI4_BaseDesign_layout_log.log;liberoaction://open_report/file/CoreRISCV_AXI4_BaseDesign_layout_log.log||(null);(null)
