<stg><name>tpgBackground</name>


<trans_list>

<trans id="187" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %p_0_0_0_0_0129360_lcssa367 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0129360_lcssa367"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="32">
<![CDATA[
entry:1 %p_0_1_0_0_0131362_lcssa370 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0131362_lcssa370"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %p_0_2_0_0_0133364_lcssa373 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0133364_lcssa373"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
entry:3 %y = alloca i32 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32">
<![CDATA[
entry:4 %outpix_val_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="32">
<![CDATA[
entry:5 %outpix_val_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_6"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32">
<![CDATA[
entry:6 %outpix_val_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix_val_V_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32">
<![CDATA[
entry:7 %hBarSel_5_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_5_loc_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32">
<![CDATA[
entry:8 %vBarSel_3_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="vBarSel_3_loc_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
entry:9 %rampVal_2_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_2_loc_0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32">
<![CDATA[
entry:10 %rampVal_2_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_2_new_0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32">
<![CDATA[
entry:11 %hBarSel_3_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_3_loc_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="32">
<![CDATA[
entry:12 %vBarSel_2_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="vBarSel_2_loc_0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
entry:13 %hdata_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hdata_loc_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32">
<![CDATA[
entry:14 %hdata_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hdata_new_0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %hBarSel_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_loc_0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32">
<![CDATA[
entry:16 %vBarSel_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="vBarSel_loc_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
entry:17 %zonePlateVAddr_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_loc_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32">
<![CDATA[
entry:18 %hBarSel_4_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="hBarSel_4_loc_0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32">
<![CDATA[
entry:19 %rampVal_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_loc_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
entry:20 %rampVal_3_loc_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_3_loc_0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="32">
<![CDATA[
entry:21 %rampVal_3_new_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="rampVal_3_new_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="64">
<![CDATA[
entry:22 %rampVal_2_flag_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_1_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="64">
<![CDATA[
entry:23 %hdata_flag_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="hdata_flag_1_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="64">
<![CDATA[
entry:24 %rampVal_3_flag_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_1_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:25 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpYUVCoef, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:26 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %dpDynamicRange, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:27 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContDelta, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:28 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateVerContStart, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:29 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContDelta, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:30 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %ZplateHorContStart, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:31 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %colorFormat, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:32 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %motionSpeed, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:33 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %bckgndId, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0">
<![CDATA[
entry:34 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %enableInput, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:35 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruEndY, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:36 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruEndX, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:37 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruStartY, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:38 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %passthruStartX, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:39 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %height, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0">
<![CDATA[
entry:40 %specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %width, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ovrlayYUV, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="30" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_5, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:43 %loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height

]]></Node>
<StgValue><ssdm name="loopHeight"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:44 %loopWidth = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width

]]></Node>
<StgValue><ssdm name="loopWidth"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:45 %colorFormatLocal = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat

]]></Node>
<StgValue><ssdm name="colorFormatLocal"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:46 %enableInput_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %enableInput

]]></Node>
<StgValue><ssdm name="enableInput_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:47 %cmp8 = icmp_ne  i8 %enableInput_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp8"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:48 %bckgndId_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %bckgndId

]]></Node>
<StgValue><ssdm name="bckgndId_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:49 %ZplateHorContStart_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContStart

]]></Node>
<StgValue><ssdm name="ZplateHorContStart_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:50 %ZplateHorContDelta_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateHorContDelta

]]></Node>
<StgValue><ssdm name="ZplateHorContDelta_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:51 %ZplateVerContStart_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContStart

]]></Node>
<StgValue><ssdm name="ZplateVerContStart_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:52 %ZplateVerContDelta_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %ZplateVerContDelta

]]></Node>
<StgValue><ssdm name="ZplateVerContDelta_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:53 %dpDynamicRange_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpDynamicRange

]]></Node>
<StgValue><ssdm name="dpDynamicRange_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:54 %dpYUVCoef_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %dpYUVCoef

]]></Node>
<StgValue><ssdm name="dpYUVCoef_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:55 %passthruStartX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruStartX

]]></Node>
<StgValue><ssdm name="passthruStartX_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:56 %passthruStartY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruStartY

]]></Node>
<StgValue><ssdm name="passthruStartY_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:57 %passthruEndX_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruEndX

]]></Node>
<StgValue><ssdm name="passthruEndX_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:58 %passthruEndY_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %passthruEndY

]]></Node>
<StgValue><ssdm name="passthruEndY_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:59 %cmp2_i381 = icmp_eq  i8 %colorFormatLocal, i8 0

]]></Node>
<StgValue><ssdm name="cmp2_i381"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:60 %outpix_val_V = select i1 %cmp2_i381, i10 1023, i10 304

]]></Node>
<StgValue><ssdm name="outpix_val_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry:61 %select_ln507_cast = select i1 %cmp2_i381, i3 0, i3 4

]]></Node>
<StgValue><ssdm name="select_ln507_cast"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:62 %outpix_val_V_1 = select i1 %cmp2_i381, i10 0, i10 596

]]></Node>
<StgValue><ssdm name="outpix_val_V_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
entry:63 %select_ln507 = select i1 %cmp2_i381, i7 0, i7 84

]]></Node>
<StgValue><ssdm name="select_ln507"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
entry:64 %select_ln507_2_cast_cast = select i1 %cmp2_i381, i5 0, i5 20

]]></Node>
<StgValue><ssdm name="select_ln507_2_cast_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:65 %outpix_val_V_2 = select i1 %cmp2_i381, i10 1023, i10 428

]]></Node>
<StgValue><ssdm name="outpix_val_V_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:66 %pix_val_V = select i1 %cmp2_i381, i10 0, i10 512

]]></Node>
<StgValue><ssdm name="pix_val_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:67 %pix_val_V_10 = select i1 %cmp2_i381, i10 1023, i10 512

]]></Node>
<StgValue><ssdm name="pix_val_V_10"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="16">
<![CDATA[
entry:68 %loopWidth_cast14 = zext i16 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_cast14"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="16">
<![CDATA[
entry:69 %empty = trunc i16 %loopWidth

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:70 %add2_i = add i14 %empty, i14 15

]]></Node>
<StgValue><ssdm name="add2_i"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:71 %p_cast = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add2_i, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:72 %barWidthMinSamples = add i10 %p_cast, i10 1023

]]></Node>
<StgValue><ssdm name="barWidthMinSamples"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="17" op_0_bw="16">
<![CDATA[
entry:73 %loopHeight_cast15 = zext i16 %loopHeight

]]></Node>
<StgValue><ssdm name="loopHeight_cast15"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="16">
<![CDATA[
entry:74 %empty_74 = trunc i16 %loopHeight

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:75 %add5_i = add i14 %empty_74, i14 15

]]></Node>
<StgValue><ssdm name="add5_i"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:76 %tmp_23 = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %colorFormatLocal, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:77 %icmp = icmp_ne  i7 %tmp_23, i7 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:78 %add_i = add i14 %empty, i14 7

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:79 %barWidth = partselect i11 @_ssdm_op_PartSelect.i11.i14.i32.i32, i14 %add_i, i32 3, i32 13

]]></Node>
<StgValue><ssdm name="barWidth"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:80 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add5_i, i32 4, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="10">
<![CDATA[
entry:81 %barHeight_cast_cast = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="barHeight_cast_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:82 %sub_i_i_i = add i11 %barHeight_cast_cast, i11 2047

]]></Node>
<StgValue><ssdm name="sub_i_i_i"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:83 %sub40_i = add i17 %loopWidth_cast14, i17 131071

]]></Node>
<StgValue><ssdm name="sub40_i"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:84 %add_ln1404 = add i17 %loopHeight_cast15, i17 131071

]]></Node>
<StgValue><ssdm name="add_ln1404"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:85 %cmp59_i = icmp_eq  i8 %dpDynamicRange_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp59_i"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:86 %cmp126_i = icmp_eq  i8 %dpYUVCoef_read, i8 0

]]></Node>
<StgValue><ssdm name="cmp126_i"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:87 %cmp141_i = icmp_ne  i8 %colorFormatLocal, i8 1

]]></Node>
<StgValue><ssdm name="cmp141_i"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10">
<![CDATA[
entry:88 %rampStart_load = load i10 %rampStart

]]></Node>
<StgValue><ssdm name="rampStart_load"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16">
<![CDATA[
entry:89 %rampVal_1_load = load i16 %rampVal_1

]]></Node>
<StgValue><ssdm name="rampVal_1_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10">
<![CDATA[
entry:90 %rampVal_load = load i10 %rampVal

]]></Node>
<StgValue><ssdm name="rampVal_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="10">
<![CDATA[
entry:91 %zext_ln1212 = zext i10 %rampVal_load

]]></Node>
<StgValue><ssdm name="zext_ln1212"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8">
<![CDATA[
entry:92 %hBarSel_2_load = load i8 %hBarSel_2

]]></Node>
<StgValue><ssdm name="hBarSel_2_load"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16">
<![CDATA[
entry:93 %zonePlateVAddr_load = load i16 %zonePlateVAddr

]]></Node>
<StgValue><ssdm name="zonePlateVAddr_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3">
<![CDATA[
entry:94 %vBarSel_load = load i3 %vBarSel

]]></Node>
<StgValue><ssdm name="vBarSel_load"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="3">
<![CDATA[
entry:95 %zext_ln1367 = zext i3 %vBarSel_load

]]></Node>
<StgValue><ssdm name="zext_ln1367"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3">
<![CDATA[
entry:96 %hBarSel_load = load i3 %hBarSel

]]></Node>
<StgValue><ssdm name="hBarSel_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="3">
<![CDATA[
entry:97 %zext_ln1493 = zext i3 %hBarSel_load

]]></Node>
<StgValue><ssdm name="zext_ln1493"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16">
<![CDATA[
entry:98 %hdata_load = load i16 %hdata

]]></Node>
<StgValue><ssdm name="hdata_load"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8">
<![CDATA[
entry:99 %vBarSel_2_load = load i8 %vBarSel_2

]]></Node>
<StgValue><ssdm name="vBarSel_2_load"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="3">
<![CDATA[
entry:100 %hBarSel_3_load = load i3 %hBarSel_3

]]></Node>
<StgValue><ssdm name="hBarSel_3_load"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="3">
<![CDATA[
entry:101 %zext_ln1642 = zext i3 %hBarSel_3_load

]]></Node>
<StgValue><ssdm name="zext_ln1642"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16">
<![CDATA[
entry:102 %rampVal_2_load = load i16 %rampVal_2

]]></Node>
<StgValue><ssdm name="rampVal_2_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1">
<![CDATA[
entry:103 %vBarSel_1_load = load i1 %vBarSel_1

]]></Node>
<StgValue><ssdm name="vBarSel_1_load"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="1">
<![CDATA[
entry:104 %zext_ln1730 = zext i1 %vBarSel_1_load

]]></Node>
<StgValue><ssdm name="zext_ln1730"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3">
<![CDATA[
entry:105 %hBarSel_1_load = load i3 %hBarSel_1

]]></Node>
<StgValue><ssdm name="hBarSel_1_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="3">
<![CDATA[
entry:106 %zext_ln518 = zext i3 %hBarSel_1_load

]]></Node>
<StgValue><ssdm name="zext_ln518"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
entry:107 %select_ln214 = select i1 %cmp2_i381, i10 %rampStart_load, i10 512

]]></Node>
<StgValue><ssdm name="select_ln214"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="10">
<![CDATA[
entry:108 %trunc_ln1287 = trunc i10 %rampStart_load

]]></Node>
<StgValue><ssdm name="trunc_ln1287"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:109 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln1287, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:110 %icmp_ln1217 = icmp_ne  i8 %colorFormatLocal, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln1217"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:111 %store_ln518 = store i16 %rampVal_1_load, i16 %rampVal_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:112 %store_ln518 = store i16 %zext_ln1212, i16 %rampVal_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:113 %store_ln518 = store i8 %hBarSel_2_load, i8 %hBarSel_4_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:114 %store_ln518 = store i16 %zonePlateVAddr_load, i16 %zonePlateVAddr_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:115 %store_ln518 = store i8 %zext_ln1367, i8 %vBarSel_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:116 %store_ln518 = store i8 %zext_ln1493, i8 %hBarSel_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:117 %store_ln518 = store i16 %hdata_load, i16 %hdata_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:118 %store_ln518 = store i8 %vBarSel_2_load, i8 %vBarSel_2_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:119 %store_ln518 = store i8 %zext_ln1642, i8 %hBarSel_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:120 %store_ln518 = store i16 %rampVal_2_load, i16 %rampVal_2_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:121 %store_ln518 = store i8 %zext_ln1730, i8 %vBarSel_3_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:122 %store_ln518 = store i8 %zext_ln518, i8 %hBarSel_5_loc_0

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:123 %store_ln518 = store i16 0, i16 %y

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
entry:124 %br_ln518 = br void %VITIS_LOOP_520_2

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_520_2:0 %rampVal_3_flag_0 = phi i1 0, void %entry, i1 %rampVal_3_flag_1_loc_load, void %VITIS_LOOP_520_2.split

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_0"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_520_2:1 %hdata_flag_0 = phi i1 0, void %entry, i1 %hdata_flag_1_loc_load, void %VITIS_LOOP_520_2.split

]]></Node>
<StgValue><ssdm name="hdata_flag_0"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_520_2:2 %rampVal_2_flag_0 = phi i1 0, void %entry, i1 %rampVal_2_flag_1_loc_load, void %VITIS_LOOP_520_2.split

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_0"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_520_2:3 %y_1 = load i16 %y

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2:4 %icmp_ln518 = icmp_eq  i16 %y_1, i16 %loopHeight

]]></Node>
<StgValue><ssdm name="icmp_ln518"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_520_2:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2:6 %add_ln518 = add i16 %y_1, i16 1

]]></Node>
<StgValue><ssdm name="add_ln518"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_520_2:7 %br_ln518 = br i1 %icmp_ln518, void %VITIS_LOOP_520_2.split, void %for.end105.loopexit

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_520_2.split:0 %outpix_val_V_5_load = load i10 %outpix_val_V_5

]]></Node>
<StgValue><ssdm name="outpix_val_V_5_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_520_2.split:1 %outpix_val_V_6_load = load i10 %outpix_val_V_6

]]></Node>
<StgValue><ssdm name="outpix_val_V_6_load"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_520_2.split:2 %outpix_val_V_7_load = load i10 %outpix_val_V_7

]]></Node>
<StgValue><ssdm name="outpix_val_V_7_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:4 %ult = icmp_ult  i16 %y_1, i16 %passthruEndY_read

]]></Node>
<StgValue><ssdm name="ult"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:10 %icmp_ln691 = icmp_ult  i16 %y_1, i16 %passthruStartY_read

]]></Node>
<StgValue><ssdm name="icmp_ln691"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:13 %zext_ln1404 = zext i16 %y_1

]]></Node>
<StgValue><ssdm name="zext_ln1404"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_520_2.split:14 %icmp_ln1404_1 = icmp_eq  i17 %add_ln1404, i17 %zext_ln1404

]]></Node>
<StgValue><ssdm name="icmp_ln1404_1"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_520_2.split:23 %empty_75 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:28 %store_ln518 = store i16 %add_ln518, i16 %y

]]></Node>
<StgValue><ssdm name="store_ln518"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.end105.loopexit:0 %motionSpeed_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %motionSpeed

]]></Node>
<StgValue><ssdm name="motionSpeed_read"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="8">
<![CDATA[
for.end105.loopexit:1 %zext_ln705 = zext i8 %motionSpeed_read

]]></Node>
<StgValue><ssdm name="zext_ln705"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.end105.loopexit:2 %add_ln705 = add i10 %rampStart_load, i10 %zext_ln705

]]></Node>
<StgValue><ssdm name="add_ln705"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.end105.loopexit:3 %store_ln705 = store i10 %add_ln705, i10 %rampStart

]]></Node>
<StgValue><ssdm name="store_ln705"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end105.loopexit:4 %br_ln0 = br i1 %rampVal_2_flag_0, void %for.end105.loopexit.new13, void %mergeST12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="rampVal_2_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16">
<![CDATA[
mergeST12:0 %rampVal_2_new_0_load = load i16 %rampVal_2_new_0

]]></Node>
<StgValue><ssdm name="rampVal_2_new_0_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="rampVal_2_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST12:1 %store_ln1630 = store i16 %rampVal_2_new_0_load, i16 %rampVal_2

]]></Node>
<StgValue><ssdm name="store_ln1630"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="rampVal_2_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
mergeST12:2 %br_ln0 = br void %for.end105.loopexit.new13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end105.loopexit.new13:0 %br_ln0 = br i1 %hdata_flag_0, void %for.end105.loopexit.new11, void %mergeST10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="hdata_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16">
<![CDATA[
mergeST10:0 %hdata_new_0_load = load i16 %hdata_new_0

]]></Node>
<StgValue><ssdm name="hdata_new_0_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="hdata_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST10:1 %store_ln1488 = store i16 %hdata_new_0_load, i16 %hdata

]]></Node>
<StgValue><ssdm name="store_ln1488"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="hdata_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
mergeST10:2 %br_ln0 = br void %for.end105.loopexit.new11

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end105.loopexit.new11:0 %br_ln0 = br i1 %rampVal_3_flag_0, void %for.end105.loopexit.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="rampVal_3_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16">
<![CDATA[
mergeST:0 %rampVal_3_new_0_load = load i16 %rampVal_3_new_0

]]></Node>
<StgValue><ssdm name="rampVal_3_new_0_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="rampVal_3_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST:1 %store_ln1028 = store i16 %rampVal_3_new_0_load, i16 %rampVal_1

]]></Node>
<StgValue><ssdm name="store_ln1028"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
<literal name="rampVal_3_flag_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
mergeST:2 %br_ln0 = br void %for.end105.loopexit.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln518" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0">
<![CDATA[
for.end105.loopexit.new:0 %ret_ln706 = ret

]]></Node>
<StgValue><ssdm name="ret_ln706"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="165" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_520_2.split:5 %rev357 = xor i1 %ult, i1 1

]]></Node>
<StgValue><ssdm name="rev357"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_520_2.split:6 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %y_1, i32 5

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_520_2.split:7 %colorSel = partselect i2 @_ssdm_op_PartSelect.i2.i16.i32.i32, i16 %y_1, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="colorSel"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:8 %cmp12_i = icmp_ne  i16 %y_1, i16 0

]]></Node>
<StgValue><ssdm name="cmp12_i"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:9 %trunc_ln691 = trunc i16 %y_1

]]></Node>
<StgValue><ssdm name="trunc_ln691"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_520_2.split:11 %xor_ln691 = xor i1 %icmp_ln691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln691"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_520_2.split:12 %icmp_ln1404 = icmp_eq  i16 %y_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln1404"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
VITIS_LOOP_520_2.split:15 %select_ln1488 = select i1 %tmp_24, i3 4, i3 1

]]></Node>
<StgValue><ssdm name="select_ln1488"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_520_2.split:16 %add_ln1488 = add i10 %rampStart_load, i10 %trunc_ln691

]]></Node>
<StgValue><ssdm name="add_ln1488"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_520_2.split:17 %icmp_ln1639 = icmp_eq  i2 %colorSel, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln1639"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_520_2.split:18 %icmp_ln1639_1 = icmp_eq  i2 %colorSel, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln1639_1"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_520_2.split:19 %or_ln1639 = or i1 %icmp_ln1639, i1 %icmp_ln1639_1

]]></Node>
<StgValue><ssdm name="or_ln1639"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
VITIS_LOOP_520_2.split:20 %icmp_ln1639_2 = icmp_eq  i2 %colorSel, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1639_2"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_520_2.split:21 %or_ln1639_1 = or i1 %icmp_ln1639, i1 %icmp_ln1639_2

]]></Node>
<StgValue><ssdm name="or_ln1639_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_520_2.split:22 %or_ln1639_2 = or i1 %icmp_ln1639_1, i1 %icmp_ln1639_2

]]></Node>
<StgValue><ssdm name="or_ln1639_2"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="16" op_8_bw="30" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="7" op_13_bw="3" op_14_bw="10" op_15_bw="5" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="1" op_20_bw="8" op_21_bw="16" op_22_bw="30" op_23_bw="1" op_24_bw="10" op_25_bw="16" op_26_bw="8" op_27_bw="1" op_28_bw="1" op_29_bw="11" op_30_bw="11" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="1" op_35_bw="16" op_36_bw="11" op_37_bw="10" op_38_bw="1" op_39_bw="1" op_40_bw="17" op_41_bw="10" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="3" op_48_bw="1" op_49_bw="1" op_50_bw="16" op_51_bw="16" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="8" op_59_bw="16" op_60_bw="8" op_61_bw="8" op_62_bw="1" op_63_bw="16" op_64_bw="16" op_65_bw="8" op_66_bw="8" op_67_bw="1" op_68_bw="16" op_69_bw="16" op_70_bw="8" op_71_bw="8" op_72_bw="10" op_73_bw="10" op_74_bw="10" op_75_bw="10" op_76_bw="10" op_77_bw="10" op_78_bw="10" op_79_bw="10" op_80_bw="10" op_81_bw="10" op_82_bw="10" op_83_bw="10" op_84_bw="2" op_85_bw="10" op_86_bw="2" op_87_bw="10" op_88_bw="10" op_89_bw="8" op_90_bw="11" op_91_bw="32" op_92_bw="2" op_93_bw="20" op_94_bw="16" op_95_bw="16" op_96_bw="3" op_97_bw="3" op_98_bw="10" op_99_bw="10" op_100_bw="3" op_101_bw="10" op_102_bw="1" op_103_bw="10" op_104_bw="10" op_105_bw="10" op_106_bw="8" op_107_bw="8" op_108_bw="9" op_109_bw="8" op_110_bw="8" op_111_bw="2" op_112_bw="3" op_113_bw="10" op_114_bw="10" op_115_bw="8" op_116_bw="28" op_117_bw="28" op_118_bw="28" op_119_bw="2" op_120_bw="2" op_121_bw="2" op_122_bw="3" op_123_bw="3" op_124_bw="10" op_125_bw="6" op_126_bw="1" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="10" op_131_bw="10" op_132_bw="10" op_133_bw="10" op_134_bw="10" op_135_bw="10" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:24 %call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i10 %outpix_val_V_7_load, i10 %outpix_val_V_6_load, i10 %outpix_val_V_5_load, i16 %loopWidth, i30 %ovrlayYUV, i10 %pix_val_V_10, i10 %pix_val_V, i10 %outpix_val_V_2, i7 %select_ln507, i3 %select_ln507_cast, i10 %select_ln214, i5 %select_ln507_2_cast_cast, i10 %outpix_val_V_1, i10 %outpix_val_V, i10 %rampStart_load, i1 %cmp8, i8 %bckgndId_read, i16 %ZplateHorContStart_read, i30 %srcYUV, i1 %cmp2_i381, i10 %rampStart_load, i16 %y_1, i8 %colorFormatLocal, i1 %cmp141_i, i1 %icmp_ln1217, i11 %barWidth, i11 %barWidth, i16 %shl_ln, i16 %ZplateHorContDelta_read, i16 %ZplateVerContStart_read, i1 %cmp12_i, i16 %ZplateVerContDelta_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i17 %sub40_i, i10 %add_ln1488, i1 %icmp, i1 %tmp_24, i1 %or_ln1639, i1 %or_ln1639_1, i1 %or_ln1639_2, i3 %select_ln1488, i1 %cmp59_i, i1 %cmp126_i, i16 %passthruStartX_read, i16 %passthruEndX_read, i1 %xor_ln691, i1 %rev357, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_loc_0, i10 %outpix_val_V_7, i10 %outpix_val_V_6, i10 %outpix_val_V_5, i10 %p_0_2_0_0_0133364_lcssa373, i10 %p_0_1_0_0_0131362_lcssa370, i10 %p_0_0_0_0_0129360_lcssa367, i10 %rampVal, i10 %redYuv, i10 %grnYuv, i10 %bluYuv, i10 %blkYuv, i10 %whiYuv, i2 %tpgBarSelRgb_r, i10 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i10 %tpgBarSelYuv_u, i10 %tpgBarSelYuv_v, i8 %hBarSel_2, i11 %xBar_V, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel, i10 %xCount_V, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i1 %vHatch, i10 %yCount_V_2, i10 %whiYuv_1, i10 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i8 %tpgSinTableArray_9bit_3, i8 %tpgSinTableArray_9bit_4, i2 %tpgCheckerBoardArray, i3 %hBarSel_3, i10 %xCount_V_3, i10 %yCount_V_3, i8 %vBarSel_2, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_1, i10 %xCount_V_1, i6 %yCount_V_1, i1 %vBarSel_1, i8 %DPtpgBarSelRgb_CEA_r, i8 %DPtpgBarSelRgb_CEA_g, i8 %DPtpgBarSelRgb_CEA_b, i10 %DPtpgBarSelYuv_601_y, i10 %DPtpgBarSelYuv_601_v, i10 %DPtpgBarSelYuv_601_u, i10 %DPtpgBarSelYuv_709_y, i10 %DPtpgBarSelYuv_709_v, i10 %DPtpgBarSelYuv_709_u

]]></Node>
<StgValue><ssdm name="call_ln506"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="181" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="10" op_5_bw="10" op_6_bw="10" op_7_bw="16" op_8_bw="30" op_9_bw="10" op_10_bw="10" op_11_bw="10" op_12_bw="7" op_13_bw="3" op_14_bw="10" op_15_bw="5" op_16_bw="10" op_17_bw="10" op_18_bw="10" op_19_bw="1" op_20_bw="8" op_21_bw="16" op_22_bw="30" op_23_bw="1" op_24_bw="10" op_25_bw="16" op_26_bw="8" op_27_bw="1" op_28_bw="1" op_29_bw="11" op_30_bw="11" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="1" op_35_bw="16" op_36_bw="11" op_37_bw="10" op_38_bw="1" op_39_bw="1" op_40_bw="17" op_41_bw="10" op_42_bw="1" op_43_bw="1" op_44_bw="1" op_45_bw="1" op_46_bw="1" op_47_bw="3" op_48_bw="1" op_49_bw="1" op_50_bw="16" op_51_bw="16" op_52_bw="1" op_53_bw="1" op_54_bw="1" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="8" op_59_bw="16" op_60_bw="8" op_61_bw="8" op_62_bw="1" op_63_bw="16" op_64_bw="16" op_65_bw="8" op_66_bw="8" op_67_bw="1" op_68_bw="16" op_69_bw="16" op_70_bw="8" op_71_bw="8" op_72_bw="10" op_73_bw="10" op_74_bw="10" op_75_bw="10" op_76_bw="10" op_77_bw="10" op_78_bw="10" op_79_bw="10" op_80_bw="10" op_81_bw="10" op_82_bw="10" op_83_bw="10" op_84_bw="2" op_85_bw="10" op_86_bw="2" op_87_bw="10" op_88_bw="10" op_89_bw="8" op_90_bw="11" op_91_bw="32" op_92_bw="2" op_93_bw="20" op_94_bw="16" op_95_bw="16" op_96_bw="3" op_97_bw="3" op_98_bw="10" op_99_bw="10" op_100_bw="3" op_101_bw="10" op_102_bw="1" op_103_bw="10" op_104_bw="10" op_105_bw="10" op_106_bw="8" op_107_bw="8" op_108_bw="9" op_109_bw="8" op_110_bw="8" op_111_bw="2" op_112_bw="3" op_113_bw="10" op_114_bw="10" op_115_bw="8" op_116_bw="28" op_117_bw="28" op_118_bw="28" op_119_bw="2" op_120_bw="2" op_121_bw="2" op_122_bw="3" op_123_bw="3" op_124_bw="10" op_125_bw="6" op_126_bw="1" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="10" op_131_bw="10" op_132_bw="10" op_133_bw="10" op_134_bw="10" op_135_bw="10" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:24 %call_ln506 = call void @tpgBackground_Pipeline_VITIS_LOOP_520_2, i1 %rampVal_3_flag_0, i1 %hdata_flag_0, i1 %rampVal_2_flag_0, i10 %outpix_val_V_7_load, i10 %outpix_val_V_6_load, i10 %outpix_val_V_5_load, i16 %loopWidth, i30 %ovrlayYUV, i10 %pix_val_V_10, i10 %pix_val_V, i10 %outpix_val_V_2, i7 %select_ln507, i3 %select_ln507_cast, i10 %select_ln214, i5 %select_ln507_2_cast_cast, i10 %outpix_val_V_1, i10 %outpix_val_V, i10 %rampStart_load, i1 %cmp8, i8 %bckgndId_read, i16 %ZplateHorContStart_read, i30 %srcYUV, i1 %cmp2_i381, i10 %rampStart_load, i16 %y_1, i8 %colorFormatLocal, i1 %cmp141_i, i1 %icmp_ln1217, i11 %barWidth, i11 %barWidth, i16 %shl_ln, i16 %ZplateHorContDelta_read, i16 %ZplateVerContStart_read, i1 %cmp12_i, i16 %ZplateVerContDelta_read, i11 %sub_i_i_i, i10 %barWidthMinSamples, i1 %icmp_ln1404_1, i1 %icmp_ln1404, i17 %sub40_i, i10 %add_ln1488, i1 %icmp, i1 %tmp_24, i1 %or_ln1639, i1 %or_ln1639_1, i1 %or_ln1639_2, i3 %select_ln1488, i1 %cmp59_i, i1 %cmp126_i, i16 %passthruStartX_read, i16 %passthruEndX_read, i1 %xor_ln691, i1 %rev357, i1 %rampVal_3_flag_1_loc, i16 %rampVal_3_new_0, i16 %rampVal_3_loc_0, i16 %rampVal_loc_0, i8 %hBarSel_4_loc_0, i16 %zonePlateVAddr_loc_0, i8 %vBarSel_loc_0, i8 %hBarSel_loc_0, i1 %hdata_flag_1_loc, i16 %hdata_new_0, i16 %hdata_loc_0, i8 %vBarSel_2_loc_0, i8 %hBarSel_3_loc_0, i1 %rampVal_2_flag_1_loc, i16 %rampVal_2_new_0, i16 %rampVal_2_loc_0, i8 %vBarSel_3_loc_0, i8 %hBarSel_5_loc_0, i10 %outpix_val_V_7, i10 %outpix_val_V_6, i10 %outpix_val_V_5, i10 %p_0_2_0_0_0133364_lcssa373, i10 %p_0_1_0_0_0131362_lcssa370, i10 %p_0_0_0_0_0129360_lcssa367, i10 %rampVal, i10 %redYuv, i10 %grnYuv, i10 %bluYuv, i10 %blkYuv, i10 %whiYuv, i2 %tpgBarSelRgb_r, i10 %tpgBarSelYuv_y, i2 %tpgBarSelRgb_g, i10 %tpgBarSelYuv_u, i10 %tpgBarSelYuv_v, i8 %hBarSel_2, i11 %xBar_V, i32 %s, i2 %tpgBarSelRgb_b, i20 %tpgSinTableArray, i16 %zonePlateVAddr, i16 %zonePlateVDelta, i3 %tpgTartanBarArray, i3 %hBarSel, i10 %xCount_V, i10 %yCount_V, i3 %vBarSel, i10 %xCount_V_2, i1 %vHatch, i10 %yCount_V_2, i10 %whiYuv_1, i10 %blkYuv_1, i8 %tpgSinTableArray_9bit_0, i8 %tpgSinTableArray_9bit_1, i9 %tpgSinTableArray_9bit_2, i8 %tpgSinTableArray_9bit_3, i8 %tpgSinTableArray_9bit_4, i2 %tpgCheckerBoardArray, i3 %hBarSel_3, i10 %xCount_V_3, i10 %yCount_V_3, i8 %vBarSel_2, i28 %rSerie_V, i28 %gSerie_V, i28 %bSerie_V, i2 %DPtpgBarSelRgb_VESA_r, i2 %DPtpgBarSelRgb_VESA_g, i2 %DPtpgBarSelRgb_VESA_b, i3 %DPtpgBarArray, i3 %hBarSel_1, i10 %xCount_V_1, i6 %yCount_V_1, i1 %vBarSel_1, i8 %DPtpgBarSelRgb_CEA_r, i8 %DPtpgBarSelRgb_CEA_g, i8 %DPtpgBarSelRgb_CEA_b, i10 %DPtpgBarSelYuv_601_y, i10 %DPtpgBarSelYuv_601_v, i10 %DPtpgBarSelYuv_601_u, i10 %DPtpgBarSelYuv_709_y, i10 %DPtpgBarSelYuv_709_v, i10 %DPtpgBarSelYuv_709_u

]]></Node>
<StgValue><ssdm name="call_ln506"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:3 %specloopname_ln507 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40

]]></Node>
<StgValue><ssdm name="specloopname_ln507"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:25 %rampVal_3_flag_1_loc_load = load i1 %rampVal_3_flag_1_loc

]]></Node>
<StgValue><ssdm name="rampVal_3_flag_1_loc_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:26 %hdata_flag_1_loc_load = load i1 %hdata_flag_1_loc

]]></Node>
<StgValue><ssdm name="hdata_flag_1_loc_load"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:27 %rampVal_2_flag_1_loc_load = load i1 %rampVal_2_flag_1_loc

]]></Node>
<StgValue><ssdm name="rampVal_2_flag_1_loc_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_520_2.split:29 %br_ln518 = br void %VITIS_LOOP_520_2

]]></Node>
<StgValue><ssdm name="br_ln518"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
