// Seed: 3571770503
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    output wand id_4
);
  wire id_6;
  ;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd69,
    parameter id_11 = 32'd39
) (
    input tri1 id_0,
    input tri1 id_1,
    output uwire id_2,
    output uwire id_3,
    output supply0 id_4,
    input tri id_5,
    output tri id_6,
    output wor id_7,
    output wire id_8,
    input tri0 id_9,
    input wire _id_10
    , id_20,
    input uwire _id_11,
    input tri id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wire id_15,
    input wand id_16,
    output supply0 id_17,
    output wire id_18
);
  wire [id_11 : id_11] id_21;
  xnor primCall (id_3, id_13, id_5, id_15, id_16, id_14, id_9, id_21, id_12, id_20);
  module_0 modCall_1 (
      id_4,
      id_12,
      id_14,
      id_5,
      id_3
  );
  wire id_22;
  logic [id_10 : ""] id_23;
  ;
endmodule
