INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational_circuits/Encoder/priority_encoder/priority_encoder.srcs/sources_1/new/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/user/Desktop/Vivado/Combinational_circuits/Encoder/priority_encoder/priority_encoder.srcs/sim_1/new/priority_encoder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_tb
