// Seed: 3772207458
module module_0 (
    id_1
);
  input wire id_1;
  supply0 id_2, id_3;
  assign id_2 = !1;
  pmos (1'h0 && 1, 1, 1 == 1, id_2);
  id_4 :
  assert property (@(id_4) 1'b0)
  else;
  wire id_5;
  assign id_3 = id_4;
  tri0 id_6;
  assign module_1.type_3 = 0;
  id_7(
      1 == id_6, 1'b0 && 1'd0, id_4, id_2, 1, 1, 1
  );
endmodule
macromodule module_1 (
    input tri1 id_0
);
  wire id_2;
  module_0 modCall_1 (id_2);
endmodule
