Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/42-openroad-repairantennas/1-diodeinsertion/top.odb'…
Reading design constraints file at '/home/designer/shared/FSE-LMS/design/constrains/constrains.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2. 
[INFO] Setting signal max routing layer to: TopMetal2 and clock max routing layer to TopMetal2. 
+ global_route -congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: TopMetal2
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.4100
[INFO GRT-0088] Layer TopMetal2 Track-Pitch = 4.0000  line-2-Via Pitch: 3.9500
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 107 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 17

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical        81922         54411          33.58%
Metal3     Horizontal      97216         63544          34.64%
Metal4     Vertical        81922         54411          33.58%
Metal5     Horizontal      96250         62836          34.72%
TopMetal1    Vertical        16885         10560          37.46%
TopMetal2    Horizontal       8784          5132          41.58%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 69127
[INFO GRT-0198] Via related Steiner nodes: 877
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 83368
[INFO GRT-0112] Final usage 3D: 298282

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2           54411         21745           39.96%             0 /  0 /  0
Metal3           63544         21607           34.00%             0 /  0 /  0
Metal4           54411          3742            6.88%             0 /  0 /  0
Metal5           62836          1045            1.66%             0 /  0 /  0
TopMetal1          10560            39            0.37%             0 /  0 /  0
TopMetal2           5132             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           250894         48178           19.20%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 541231 um
[INFO GRT-0014] Routed nets: 13726
[INFO ORD-0030] Using 16 thread(s).
+ detailed_route -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/44-openroad-detailedrouting/drt-run-0/top.drc
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Cont
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer Via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia1
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer TopVia2

Units:                1000
Number of layers:     15
Number of macros:     106
Number of vias:       76
Number of viarulegen: 6

[INFO DRT-0150] Reading design.

Design:                   top
Die area:                 ( 0 0 ) ( 550000 550000 )
Number of track patterns: 14
Number of DEF vias:       0
Number of components:     13779
Number of terminals:      10
Number of snets:          2
Number of nets:           13726

[INFO DRT-0167] List of default vias:
  Layer Via2
    default via: Via2_YX
  Layer Via3
    default via: Via3_XY
  Layer Via4
    default via: Via4_YX
  Layer TopVia1
    default via: TopVia1EWNS
  Layer TopVia2
    default via: TopVia2EWNS
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 119.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete GatPoly.
[INFO DRT-0024]   Complete Cont.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0024]   Complete TopVia1.
[INFO DRT-0024]   Complete TopMetal1.
[INFO DRT-0024]   Complete TopVia2.
[INFO DRT-0024]   Complete TopMetal2.
[INFO DRT-0033] GatPoly shape region query size = 0.
[INFO DRT-0033] Cont shape region query size = 0.
[INFO DRT-0033] Metal1 shape region query size = 292286.
[INFO DRT-0033] Via1 shape region query size = 4690.
[INFO DRT-0033] Metal2 shape region query size = 1878.
[INFO DRT-0033] Via2 shape region query size = 4690.
[INFO DRT-0033] Metal3 shape region query size = 1882.
[INFO DRT-0033] Via3 shape region query size = 4690.
[INFO DRT-0033] Metal4 shape region query size = 1876.
[INFO DRT-0033] Via4 shape region query size = 4690.
[INFO DRT-0033] Metal5 shape region query size = 2814.
[INFO DRT-0033] TopVia1 shape region query size = 1876.
[INFO DRT-0033] TopMetal1 shape region query size = 1064.
[INFO DRT-0033] TopVia2 shape region query size = 98.
[INFO DRT-0033] TopMetal2 shape region query size = 126.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 646 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 119 unique inst patterns.
[INFO DRT-0084]   Complete 5827 groups.
#scanned instances     = 13779
#unique  instances     = 119
#stdCellGenAp          = 5193
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3980
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 43876
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:07:22, elapsed time = 00:00:28, memory = 293.31 (MB), peak = 296.03 (MB)

[INFO DRT-0157] Number of guides:     89097

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 76 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 76 STEP 7200 ;
[INFO DRT-0028]   Complete GatPoly.
[INFO DRT-0028]   Complete Cont.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0028]   Complete TopVia1.
[INFO DRT-0028]   Complete TopMetal1.
[INFO DRT-0028]   Complete TopVia2.
[INFO DRT-0028]   Complete TopMetal2.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete GatPoly (guide).
[INFO DRT-0035]   Complete Cont (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0035]   Complete TopVia1 (guide).
[INFO DRT-0035]   Complete TopMetal1 (guide).
[INFO DRT-0035]   Complete TopVia2 (guide).
[INFO DRT-0035]   Complete TopMetal2 (guide).
[INFO DRT-0036] GatPoly guide region query size = 0.
[INFO DRT-0036] Cont guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 34128.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 26975.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 12228.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 555.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 118.
[INFO DRT-0036] TopVia1 guide region query size = 0.
[INFO DRT-0036] TopMetal1 guide region query size = 2.
[INFO DRT-0036] TopVia2 guide region query size = 0.
[INFO DRT-0036] TopMetal2 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 325.44 (MB), peak = 325.44 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 27532 vertical wires in 2 frboxes and 46474 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 7903 vertical wires in 2 frboxes and 5015 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:03, memory = 465.44 (MB), peak = 465.44 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 465.44 (MB), peak = 465.44 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:08, memory = 1639.76 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:18, memory = 1653.12 (MB).
    Completing 30% with 607 violations.
    elapsed time = 00:00:32, memory = 1628.71 (MB).
    Completing 40% with 607 violations.
    elapsed time = 00:00:48, memory = 2051.28 (MB).
    Completing 50% with 607 violations.
    elapsed time = 00:00:55, memory = 1566.11 (MB).
    Completing 60% with 1231 violations.
    elapsed time = 00:01:15, memory = 2069.59 (MB).
    Completing 70% with 1231 violations.
    elapsed time = 00:01:21, memory = 1834.67 (MB).
    Completing 80% with 1856 violations.
    elapsed time = 00:01:33, memory = 2121.34 (MB).
    Completing 90% with 1856 violations.
    elapsed time = 00:01:47, memory = 2081.44 (MB).
    Completing 100% with 2413 violations.
    elapsed time = 00:01:58, memory = 1257.18 (MB).
[INFO DRT-0199]   Number of violations = 3576.
Viol/Layer      Metal1   Via1 Metal2   Via2 Metal3   Via3 Metal4   Via4 Metal5 To..a1 To..l1
Cut Spacing          0      3      0      0      0      0      0      0      0      0      0
Metal Spacing        0      0   1046      0     25      0      2      0      0      0      5
Min Area             0      0      1      0      0      0      0      0      0      0      0
Min Width            0      0      0      0      0      0      0      0      0      0      5
NS Metal             0      0      1      0      0      0      0      0      0      0      0
Off Grid             0      0      1      0      0      0      0      0      0      0      0
Recheck             32      0    764      0    312      0     34      0     21      0      0
Short                0     36   1135     28    113      2      0      5      0      5      0
[INFO DRT-0267] cpu time = 00:22:19, elapsed time = 00:01:59, memory = 1619.68 (MB), peak = 2298.87 (MB)
Total wire length = 361048 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 167833 um.
Total wire length on LAYER Metal3 = 155242 um.
Total wire length on LAYER Metal4 = 30498 um.
Total wire length on LAYER Metal5 = 7474 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84606.
Up-via summary (total 84606):

-------------------
   GatPoly        0
    Metal1    44330
    Metal2    38262
    Metal3     1768
    Metal4      246
    Metal5        0
 TopMetal1        0
-------------------
          84606


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3576 violations.
    elapsed time = 00:00:07, memory = 2422.43 (MB).
    Completing 20% with 3576 violations.
    elapsed time = 00:00:17, memory = 2021.38 (MB).
    Completing 30% with 3115 violations.
    elapsed time = 00:00:30, memory = 2440.65 (MB).
    Completing 40% with 3115 violations.
    elapsed time = 00:00:39, memory = 2472.16 (MB).
    Completing 50% with 3115 violations.
    elapsed time = 00:00:59, memory = 1641.57 (MB).
    Completing 60% with 2681 violations.
    elapsed time = 00:01:08, memory = 2458.32 (MB).
    Completing 70% with 2681 violations.
    elapsed time = 00:01:15, memory = 2067.55 (MB).
    Completing 80% with 2251 violations.
    elapsed time = 00:01:26, memory = 2459.67 (MB).
    Completing 90% with 2251 violations.
    elapsed time = 00:01:34, memory = 2497.10 (MB).
    Completing 100% with 1854 violations.
    elapsed time = 00:01:45, memory = 1655.01 (MB).
[INFO DRT-0199]   Number of violations = 1854.
Viol/Layer      Metal2 Metal3
Metal Spacing      901      1
Off Grid             1      0
Short              941     10
[INFO DRT-0267] cpu time = 00:18:53, elapsed time = 00:01:46, memory = 1658.01 (MB), peak = 2655.77 (MB)
Total wire length = 358240 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 166159 um.
Total wire length on LAYER Metal3 = 153810 um.
Total wire length on LAYER Metal4 = 30856 um.
Total wire length on LAYER Metal5 = 7413 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 83724.
Up-via summary (total 83724):

-------------------
   GatPoly        0
    Metal1    44336
    Metal2    37319
    Metal3     1838
    Metal4      231
    Metal5        0
 TopMetal1        0
-------------------
          83724


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1854 violations.
    elapsed time = 00:00:06, memory = 2468.07 (MB).
    Completing 20% with 1854 violations.
    elapsed time = 00:00:16, memory = 2093.41 (MB).
    Completing 30% with 1893 violations.
    elapsed time = 00:00:33, memory = 2463.64 (MB).
    Completing 40% with 1893 violations.
    elapsed time = 00:00:46, memory = 2446.60 (MB).
    Completing 50% with 1893 violations.
    elapsed time = 00:00:53, memory = 1665.05 (MB).
    Completing 60% with 1795 violations.
    elapsed time = 00:01:02, memory = 2557.33 (MB).
    Completing 70% with 1795 violations.
    elapsed time = 00:01:13, memory = 2047.51 (MB).
    Completing 80% with 1709 violations.
    elapsed time = 00:01:18, memory = 2387.83 (MB).
    Completing 90% with 1709 violations.
    elapsed time = 00:01:31, memory = 2558.09 (MB).
    Completing 100% with 1662 violations.
    elapsed time = 00:01:42, memory = 1672.44 (MB).
[INFO DRT-0199]   Number of violations = 1662.
Viol/Layer      Metal2 Metal3
Metal Spacing      837      8
Off Grid             2      0
Short              789     26
[INFO DRT-0267] cpu time = 00:19:38, elapsed time = 00:01:43, memory = 1678.44 (MB), peak = 2655.77 (MB)
Total wire length = 357580 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 165652 um.
Total wire length on LAYER Metal3 = 153480 um.
Total wire length on LAYER Metal4 = 30980 um.
Total wire length on LAYER Metal5 = 7466 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 83485.
Up-via summary (total 83485):

-------------------
   GatPoly        0
    Metal1    44331
    Metal2    37126
    Metal3     1780
    Metal4      248
    Metal5        0
 TopMetal1        0
-------------------
          83485


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1662 violations.
    elapsed time = 00:00:01, memory = 2493.82 (MB).
    Completing 20% with 1662 violations.
    elapsed time = 00:00:05, memory = 2350.28 (MB).
    Completing 30% with 1213 violations.
    elapsed time = 00:00:09, memory = 1680.83 (MB).
    Completing 40% with 1213 violations.
    elapsed time = 00:00:13, memory = 2519.65 (MB).
    Completing 50% with 1213 violations.
    elapsed time = 00:00:15, memory = 2007.54 (MB).
    Completing 60% with 822 violations.
    elapsed time = 00:00:20, memory = 2505.15 (MB).
    Completing 70% with 822 violations.
    elapsed time = 00:00:22, memory = 2218.57 (MB).
    Completing 80% with 432 violations.
    elapsed time = 00:00:29, memory = 2525.92 (MB).
    Completing 90% with 432 violations.
    elapsed time = 00:00:32, memory = 2392.30 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:35, memory = 1684.54 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer      Metal2
Metal Spacing       16
Short                7
[INFO DRT-0267] cpu time = 00:06:40, elapsed time = 00:00:36, memory = 1684.54 (MB), peak = 2655.77 (MB)
Total wire length = 357068 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 158001 um.
Total wire length on LAYER Metal3 = 153645 um.
Total wire length on LAYER Metal4 = 37711 um.
Total wire length on LAYER Metal5 = 7710 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84640.
Up-via summary (total 84640):

-------------------
   GatPoly        0
    Metal1    44336
    Metal2    37417
    Metal3     2605
    Metal4      282
    Metal5        0
 TopMetal1        0
-------------------
          84640


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 1684.54 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 1684.54 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:00, memory = 1684.54 (MB).
    Completing 40% with 21 violations.
    elapsed time = 00:00:00, memory = 1684.54 (MB).
    Completing 50% with 21 violations.
    elapsed time = 00:00:00, memory = 1684.54 (MB).
    Completing 60% with 20 violations.
    elapsed time = 00:00:01, memory = 1684.54 (MB).
    Completing 70% with 20 violations.
    elapsed time = 00:00:01, memory = 1684.54 (MB).
    Completing 80% with 16 violations.
    elapsed time = 00:00:02, memory = 1684.54 (MB).
    Completing 90% with 16 violations.
    elapsed time = 00:00:02, memory = 1684.54 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 1684.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:04, memory = 1684.47 (MB), peak = 2655.77 (MB)
Total wire length = 357064 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 157966 um.
Total wire length on LAYER Metal3 = 153654 um.
Total wire length on LAYER Metal4 = 37732 um.
Total wire length on LAYER Metal5 = 7710 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84643.
Up-via summary (total 84643):

-------------------
   GatPoly        0
    Metal1    44336
    Metal2    37422
    Metal3     2603
    Metal4      282
    Metal5        0
 TopMetal1        0
-------------------
          84643


[INFO DRT-0198] Complete detail routing.
Total wire length = 357064 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 157966 um.
Total wire length on LAYER Metal3 = 153654 um.
Total wire length on LAYER Metal4 = 37732 um.
Total wire length on LAYER Metal5 = 7710 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84643.
Up-via summary (total 84643):

-------------------
   GatPoly        0
    Metal1    44336
    Metal2    37422
    Metal3     2603
    Metal4      282
    Metal5        0
 TopMetal1        0
-------------------
          84643


[INFO DRT-0267] cpu time = 01:07:53, elapsed time = 00:06:09, memory = 1684.60 (MB), peak = 2655.77 (MB)

[INFO DRT-0180] Post processing.
+ check_antennas 
[INFO ANT-0002] Found 6 net violations.
[INFO ANT-0001] Found 6 pin violations.
[INFO] Running antenna repair iteration 1…
+ repair_antennas sg13g2_antennanp -ratio_margin 10
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: TopMetal2
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.4200  line-2-Via Pitch: 0.3650
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.4200  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.4800  line-2-Via Pitch: 0.4150
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.4200  line-2-Via Pitch: 0.6200
[INFO GRT-0088] Layer TopMetal1 Track-Pitch = 2.2800  line-2-Via Pitch: 3.4100
[INFO GRT-0088] Layer TopMetal2 Track-Pitch = 4.0000  line-2-Via Pitch: 3.9500
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0
[INFO GRT-0019] Found 107 clock nets.
[INFO GRT-0001] Minimum degree: 2147483647
[INFO GRT-0002] Maximum degree: 1
[INFO GRT-0006] Repairing antennas, iteration 1.
[INFO GRT-0012] Found 6 antenna violations.
[INFO GRT-0015] Inserted 9 diodes.
[INFO GRT-0009] rerouting 6 nets.
[INFO GRT-0001] Minimum degree: 4
[INFO GRT-0002] Maximum degree: 10
+ detailed_route -droute_end_iter 64 -or_seed 42 -verbose 1 -output_drc /home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/44-openroad-detailedrouting/drt-run-1/top.drc
[INFO DRT-0024]   Complete GatPoly.
[INFO DRT-0024]   Complete Cont.
[INFO DRT-0024]   Complete Metal1.
[INFO DRT-0024]   Complete Via1.
[INFO DRT-0024]   Complete Metal2.
[INFO DRT-0024]   Complete Via2.
[INFO DRT-0024]   Complete Metal3.
[INFO DRT-0024]   Complete Via3.
[INFO DRT-0024]   Complete Metal4.
[INFO DRT-0024]   Complete Via4.
[INFO DRT-0024]   Complete Metal5.
[INFO DRT-0024]   Complete TopVia1.
[INFO DRT-0024]   Complete TopMetal1.
[INFO DRT-0024]   Complete TopVia2.
[INFO DRT-0024]   Complete TopMetal2.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 652 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 121 unique inst patterns.
[INFO DRT-0084]   Complete 5832 groups.
#scanned instances     = 13788
#unique  instances     = 121
#stdCellGenAp          = 5209
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3996
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 43876
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:07:26, elapsed time = 00:00:28, memory = 1622.94 (MB), peak = 2655.77 (MB)

[INFO DRT-0157] Number of guides:     89109

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 76 STEP 7200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 76 STEP 7200 ;
[INFO DRT-0028]   Complete GatPoly.
[INFO DRT-0028]   Complete Cont.
[INFO DRT-0028]   Complete Metal1.
[INFO DRT-0028]   Complete Via1.
[INFO DRT-0028]   Complete Metal2.
[INFO DRT-0028]   Complete Via2.
[INFO DRT-0028]   Complete Metal3.
[INFO DRT-0028]   Complete Via3.
[INFO DRT-0028]   Complete Metal4.
[INFO DRT-0028]   Complete Via4.
[INFO DRT-0028]   Complete Metal5.
[INFO DRT-0028]   Complete TopVia1.
[INFO DRT-0028]   Complete TopMetal1.
[INFO DRT-0028]   Complete TopVia2.
[INFO DRT-0028]   Complete TopMetal2.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete GatPoly (guide).
[INFO DRT-0035]   Complete Cont (guide).
[INFO DRT-0035]   Complete Metal1 (guide).
[INFO DRT-0035]   Complete Via1 (guide).
[INFO DRT-0035]   Complete Metal2 (guide).
[INFO DRT-0035]   Complete Via2 (guide).
[INFO DRT-0035]   Complete Metal3 (guide).
[INFO DRT-0035]   Complete Via3 (guide).
[INFO DRT-0035]   Complete Metal4 (guide).
[INFO DRT-0035]   Complete Via4 (guide).
[INFO DRT-0035]   Complete Metal5 (guide).
[INFO DRT-0035]   Complete TopVia1 (guide).
[INFO DRT-0035]   Complete TopMetal1 (guide).
[INFO DRT-0035]   Complete TopVia2 (guide).
[INFO DRT-0035]   Complete TopMetal2 (guide).
[INFO DRT-0036] GatPoly guide region query size = 0.
[INFO DRT-0036] Cont guide region query size = 0.
[INFO DRT-0036] Metal1 guide region query size = 34133.
[INFO DRT-0036] Via1 guide region query size = 0.
[INFO DRT-0036] Metal2 guide region query size = 26981.
[INFO DRT-0036] Via2 guide region query size = 0.
[INFO DRT-0036] Metal3 guide region query size = 12230.
[INFO DRT-0036] Via3 guide region query size = 0.
[INFO DRT-0036] Metal4 guide region query size = 555.
[INFO DRT-0036] Via4 guide region query size = 0.
[INFO DRT-0036] Metal5 guide region query size = 115.
[INFO DRT-0036] TopVia1 guide region query size = 0.
[INFO DRT-0036] TopMetal1 guide region query size = 2.
[INFO DRT-0036] TopVia2 guide region query size = 0.
[INFO DRT-0036] TopMetal2 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1622.94 (MB), peak = 2655.77 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 27538 vertical wires in 2 frboxes and 46478 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 7876 vertical wires in 2 frboxes and 5002 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:03, memory = 1624.81 (MB), peak = 2655.77 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1624.81 (MB), peak = 2655.77 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 2387.56 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:03, memory = 2255.53 (MB).
    Completing 30% with 68 violations.
    elapsed time = 00:00:05, memory = 2225.66 (MB).
    Completing 40% with 68 violations.
    elapsed time = 00:00:08, memory = 2480.37 (MB).
    Completing 50% with 68 violations.
    elapsed time = 00:00:09, memory = 1891.87 (MB).
    Completing 60% with 119 violations.
    elapsed time = 00:00:12, memory = 2446.12 (MB).
    Completing 70% with 119 violations.
    elapsed time = 00:00:13, memory = 2130.07 (MB).
    Completing 80% with 128 violations.
    elapsed time = 00:00:17, memory = 2429.03 (MB).
    Completing 90% with 128 violations.
    elapsed time = 00:00:18, memory = 2286.69 (MB).
    Completing 100% with 133 violations.
    elapsed time = 00:00:20, memory = 1624.81 (MB).
[INFO DRT-0199]   Number of violations = 153.
Viol/Layer      Metal2   Via2 Metal3 Metal4
Metal Spacing       30      0      1      2
Recheck             13      0      3      4
Short               80      1     13      6
[INFO DRT-0267] cpu time = 00:04:27, elapsed time = 00:00:20, memory = 1691.69 (MB), peak = 2655.77 (MB)
Total wire length = 357213 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 157913 um.
Total wire length on LAYER Metal3 = 153952 um.
Total wire length on LAYER Metal4 = 37879 um.
Total wire length on LAYER Metal5 = 7468 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84651.
Up-via summary (total 84651):

-------------------
   GatPoly        0
    Metal1    44344
    Metal2    37437
    Metal3     2597
    Metal4      273
    Metal5        0
 TopMetal1        0
-------------------
          84651


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 153 violations.
    elapsed time = 00:00:02, memory = 2516.65 (MB).
    Completing 20% with 153 violations.
    elapsed time = 00:00:03, memory = 2133.58 (MB).
    Completing 30% with 136 violations.
    elapsed time = 00:00:05, memory = 2396.14 (MB).
    Completing 40% with 136 violations.
    elapsed time = 00:00:07, memory = 2448.97 (MB).
    Completing 50% with 136 violations.
    elapsed time = 00:00:09, memory = 1624.68 (MB).
    Completing 60% with 78 violations.
    elapsed time = 00:00:12, memory = 2359.56 (MB).
    Completing 70% with 78 violations.
    elapsed time = 00:00:14, memory = 1993.29 (MB).
    Completing 80% with 71 violations.
    elapsed time = 00:00:17, memory = 2447.63 (MB).
    Completing 90% with 71 violations.
    elapsed time = 00:00:18, memory = 2393.33 (MB).
    Completing 100% with 68 violations.
    elapsed time = 00:00:20, memory = 1624.56 (MB).
[INFO DRT-0199]   Number of violations = 68.
Viol/Layer      Metal2 Metal3 Metal4
Metal Spacing       11      0      0
Short               43     10      4
[INFO DRT-0267] cpu time = 00:04:26, elapsed time = 00:00:20, memory = 1691.43 (MB), peak = 2655.77 (MB)
Total wire length = 357185 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 157888 um.
Total wire length on LAYER Metal3 = 153948 um.
Total wire length on LAYER Metal4 = 37876 um.
Total wire length on LAYER Metal5 = 7471 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84653.
Up-via summary (total 84653):

-------------------
   GatPoly        0
    Metal1    44346
    Metal2    37436
    Metal3     2599
    Metal4      272
    Metal5        0
 TopMetal1        0
-------------------
          84653


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 68 violations.
    elapsed time = 00:00:00, memory = 1691.43 (MB).
    Completing 20% with 68 violations.
    elapsed time = 00:00:00, memory = 1691.43 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:01, memory = 1691.39 (MB).
    Completing 40% with 66 violations.
    elapsed time = 00:00:01, memory = 1691.39 (MB).
    Completing 50% with 66 violations.
    elapsed time = 00:00:01, memory = 1691.39 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:01, memory = 1691.39 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:01, memory = 2059.14 (MB).
    Completing 80% with 63 violations.
    elapsed time = 00:00:05, memory = 1691.52 (MB).
    Completing 90% with 63 violations.
    elapsed time = 00:00:05, memory = 1691.52 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:07, memory = 1624.57 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer      Metal2 Metal3 Metal4
Metal Spacing       14      0      5
Short               37      4      6
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:08, memory = 1691.32 (MB), peak = 2655.77 (MB)
Total wire length = 357173 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 157894 um.
Total wire length on LAYER Metal3 = 153923 um.
Total wire length on LAYER Metal4 = 37883 um.
Total wire length on LAYER Metal5 = 7471 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84630.
Up-via summary (total 84630):

-------------------
   GatPoly        0
    Metal1    44345
    Metal2    37422
    Metal3     2591
    Metal4      272
    Metal5        0
 TopMetal1        0
-------------------
          84630


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:00, memory = 1691.32 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:00, memory = 1691.32 (MB).
    Completing 30% with 42 violations.
    elapsed time = 00:00:02, memory = 1691.27 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:02, memory = 1691.27 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:02, memory = 2024.39 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:04, memory = 1691.35 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:04, memory = 1691.35 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:04, memory = 1691.35 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:04, memory = 1691.35 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:06, memory = 1691.45 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:06, memory = 1624.56 (MB), peak = 2655.77 (MB)
Total wire length = 357149 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 157544 um.
Total wire length on LAYER Metal3 = 153833 um.
Total wire length on LAYER Metal4 = 38182 um.
Total wire length on LAYER Metal5 = 7588 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84678.
Up-via summary (total 84678):

-------------------
   GatPoly        0
    Metal1    44343
    Metal2    37431
    Metal3     2622
    Metal4      282
    Metal5        0
 TopMetal1        0
-------------------
          84678


[INFO DRT-0198] Complete detail routing.
Total wire length = 357149 um.
Total wire length on LAYER Metal1 = 0 um.
Total wire length on LAYER Metal2 = 157544 um.
Total wire length on LAYER Metal3 = 153833 um.
Total wire length on LAYER Metal4 = 38182 um.
Total wire length on LAYER Metal5 = 7588 um.
Total wire length on LAYER TopMetal1 = 0 um.
Total wire length on LAYER TopMetal2 = 0 um.
Total number of vias = 84678.
Up-via summary (total 84678):

-------------------
   GatPoly        0
    Metal1    44343
    Metal2    37431
    Metal3     2622
    Metal4      282
    Metal5        0
 TopMetal1        0
-------------------
          84678


[INFO DRT-0267] cpu time = 00:10:04, elapsed time = 00:00:55, memory = 1624.56 (MB), peak = 2655.77 (MB)

[INFO DRT-0180] Post processing.
+ check_antennas 
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 18 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Antenna cell                              9      48.99
  Buffer                                    4      29.03
  Clock buffer                            115    2921.18
  Timing Repair Buffer                   1043    7569.68
  Inverter                                384    2090.19
  Clock inverter                           49     348.36
  Sequential cell                         804   39387.00
  Multi-Input combinational cell        11380  117300.96
  Total                                 13788  169695.39
Writing OpenROAD database to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/44-openroad-detailedrouting/top.odb'…
Writing netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/44-openroad-detailedrouting/top.nl.v'…
Writing powered netlist to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/44-openroad-detailedrouting/top.pnl.v'…
Writing layout to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/44-openroad-detailedrouting/top.def'…
Writing timing constraints to '/home/designer/shared/FSE-LMS/design/runs/RUN_2026-01-24_23-11-44/44-openroad-detailedrouting/top.sdc'…
