Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Dec 19 16:51:17 2022
| Host         : DJ00001 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

     WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
     -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
     -20.819  -1855563.625                 164916               164978         0.237         0.000                      0               164978         3.750         0.000                       0                 16805  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin        -20.819  -1855563.625                 164916               164978         0.237         0.000                      0               164978         3.750         0.000                       0                 16805  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :       164916  Failing Endpoints,  Worst Slack      -20.819ns,  Total Violation -1855563.605ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.819ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r1_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.568ns  (logic 5.171ns (16.916%)  route 25.397ns (83.084%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          1.192    35.270    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X131Y104       LUT6 (Prop_lut6_I3_O)        0.124    35.394 r  instruction_memory0/regs_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.712    36.107    register_file0/regs_reg_r1_0_31_18_23/DIB0
    SLICE_X132Y96        RAMD32                                       r  register_file0/regs_reg_r1_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.735    15.235    register_file0/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X132Y96        RAMD32                                       r  register_file0/regs_reg_r1_0_31_18_23/RAMB/CLK
                         clock pessimism              0.273    15.508    
                         clock uncertainty           -0.035    15.473    
    SLICE_X132Y96        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.288    register_file0/regs_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -36.107    
  -------------------------------------------------------------------
                         slack                                -20.819    

Slack (VIOLATED) :        -20.819ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r2_0_31_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.569ns  (logic 5.171ns (16.915%)  route 25.398ns (83.085%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.236ns = ( 15.236 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          1.192    35.270    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X131Y104       LUT6 (Prop_lut6_I3_O)        0.124    35.394 r  instruction_memory0/regs_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.713    36.108    register_file0/regs_reg_r2_0_31_18_23/DIB0
    SLICE_X132Y98        RAMD32                                       r  register_file0/regs_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.736    15.236    register_file0/regs_reg_r2_0_31_18_23/WCLK
    SLICE_X132Y98        RAMD32                                       r  register_file0/regs_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism              0.273    15.509    
                         clock uncertainty           -0.035    15.474    
    SLICE_X132Y98        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.289    register_file0/regs_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -36.108    
  -------------------------------------------------------------------
                         slack                                -20.819    

Slack (VIOLATED) :        -20.814ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.561ns  (logic 5.171ns (16.920%)  route 25.390ns (83.080%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.233ns = ( 15.233 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          0.956    35.035    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X125Y104       LUT6 (Prop_lut6_I3_O)        0.124    35.159 r  instruction_memory0/regs_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.941    36.100    register_file0/regs_reg_r2_0_31_24_29/DIB0
    SLICE_X124Y91        RAMD32                                       r  register_file0/regs_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.733    15.233    register_file0/regs_reg_r2_0_31_24_29/WCLK
    SLICE_X124Y91        RAMD32                                       r  register_file0/regs_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.273    15.506    
                         clock uncertainty           -0.035    15.471    
    SLICE_X124Y91        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    15.286    register_file0/regs_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                         -36.100    
  -------------------------------------------------------------------
                         slack                                -20.814    

Slack (VIOLATED) :        -20.793ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.552ns  (logic 5.171ns (16.925%)  route 25.381ns (83.075%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          0.910    34.988    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X131Y104       LUT6 (Prop_lut6_I3_O)        0.124    35.112 r  instruction_memory0/regs_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.979    36.091    register_file0/regs_reg_r1_0_31_18_23/DIC0
    SLICE_X132Y96        RAMD32                                       r  register_file0/regs_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.735    15.235    register_file0/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X132Y96        RAMD32                                       r  register_file0/regs_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.273    15.508    
                         clock uncertainty           -0.035    15.473    
    SLICE_X132Y96        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.298    register_file0/regs_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -36.091    
  -------------------------------------------------------------------
                         slack                                -20.793    

Slack (VIOLATED) :        -20.793ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.464ns  (logic 5.171ns (16.974%)  route 25.293ns (83.026%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 15.230 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          0.748    34.827    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X129Y109       LUT6 (Prop_lut6_I3_O)        0.124    34.951 r  instruction_memory0/regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           1.052    36.003    register_file0/regs_reg_r2_0_31_30_31/DIA1
    SLICE_X132Y86        RAMD32                                       r  register_file0/regs_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.730    15.230    register_file0/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X132Y86        RAMD32                                       r  register_file0/regs_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.273    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X132Y86        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    15.210    register_file0/regs_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                         -36.003    
  -------------------------------------------------------------------
                         slack                                -20.793    

Slack (VIOLATED) :        -20.783ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.459ns  (logic 5.171ns (16.976%)  route 25.288ns (83.024%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          0.748    34.827    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X129Y109       LUT6 (Prop_lut6_I3_O)        0.124    34.951 r  instruction_memory0/regs_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           1.047    35.998    register_file0/regs_reg_r1_0_31_30_31/DIA1
    SLICE_X128Y94        RAMD32                                       r  register_file0/regs_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.735    15.235    register_file0/regs_reg_r1_0_31_30_31/WCLK
    SLICE_X128Y94        RAMD32                                       r  register_file0/regs_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.273    15.508    
                         clock uncertainty           -0.035    15.473    
    SLICE_X128Y94        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    15.215    register_file0/regs_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -35.998    
  -------------------------------------------------------------------
                         slack                                -20.783    

Slack (VIOLATED) :        -20.781ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.540ns  (logic 5.171ns (16.931%)  route 25.369ns (83.069%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          0.884    34.962    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X129Y104       LUT6 (Prop_lut6_I3_O)        0.124    35.086 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_6_comp/O
                         net (fo=2, routed)           0.993    36.079    register_file0/regs_reg_r1_0_31_12_17/DIC0
    SLICE_X128Y96        RAMD32                                       r  register_file0/regs_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.735    15.235    register_file0/regs_reg_r1_0_31_12_17/WCLK
    SLICE_X128Y96        RAMD32                                       r  register_file0/regs_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.273    15.508    
                         clock uncertainty           -0.035    15.473    
    SLICE_X128Y96        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    15.298    register_file0/regs_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                         -36.079    
  -------------------------------------------------------------------
                         slack                                -20.781    

Slack (VIOLATED) :        -20.753ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r1_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.459ns  (logic 5.171ns (16.976%)  route 25.288ns (83.024%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.235ns = ( 15.235 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          0.754    34.832    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X123Y108       LUT6 (Prop_lut6_I3_O)        0.124    34.956 r  instruction_memory0/regs_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           1.042    35.998    register_file0/regs_reg_r1_0_31_18_23/DIB1
    SLICE_X132Y96        RAMD32                                       r  register_file0/regs_reg_r1_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.735    15.235    register_file0/regs_reg_r1_0_31_18_23/WCLK
    SLICE_X132Y96        RAMD32                                       r  register_file0/regs_reg_r1_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.273    15.508    
                         clock uncertainty           -0.035    15.473    
    SLICE_X132Y96        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    15.245    register_file0/regs_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -35.998    
  -------------------------------------------------------------------
                         slack                                -20.753    

Slack (VIOLATED) :        -20.740ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.508ns  (logic 5.171ns (16.949%)  route 25.337ns (83.051%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=12 MUXF7=4 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 15.230 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.561    26.328    data_memory0/mem_reg_2560_2815_31_31/A0
    SLICE_X46Y127        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.428    26.755 r  data_memory0/mem_reg_2560_2815_31_31/RAMS64E_A/O
                         net (fo=1, routed)           0.000    26.755    data_memory0/mem_reg_2560_2815_31_31/OA
    SLICE_X46Y127        MUXF7 (Prop_muxf7_I1_O)      0.214    26.969 r  data_memory0/mem_reg_2560_2815_31_31/F7.A/O
                         net (fo=1, routed)           0.000    26.969    data_memory0/mem_reg_2560_2815_31_31/O1
    SLICE_X46Y127        MUXF8 (Prop_muxf8_I1_O)      0.088    27.057 r  data_memory0/mem_reg_2560_2815_31_31/F8/O
                         net (fo=1, routed)           1.561    28.618    data_memory0/mem_reg_2560_2815_31_31_n_0
    SLICE_X83Y123        LUT6 (Prop_lut6_I3_O)        0.319    28.937 r  data_memory0/regs_reg_r1_0_31_6_11_i_335/O
                         net (fo=1, routed)           0.000    28.937    data_memory0/regs_reg_r1_0_31_6_11_i_335_n_0
    SLICE_X83Y123        MUXF7 (Prop_muxf7_I1_O)      0.245    29.182 r  data_memory0/regs_reg_r1_0_31_6_11_i_170/O
                         net (fo=2, routed)           1.669    30.851    data_memory0/regs_reg_r1_0_31_6_11_i_170_n_0
    SLICE_X111Y116       LUT6 (Prop_lut6_I5_O)        0.298    31.149 f  data_memory0/regs_reg_r1_0_31_12_17_i_73/O
                         net (fo=1, routed)           1.074    32.223    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_0
    SLICE_X119Y114       LUT6 (Prop_lut6_I5_O)        0.124    32.347 r  instruction_memory0/regs_reg_r1_0_31_12_17_i_41/O
                         net (fo=1, routed)           0.837    33.184    instruction_memory0/regs_reg_r1_0_31_12_17_i_41_n_0
    SLICE_X125Y110       LUT6 (Prop_lut6_I2_O)        0.124    33.308 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_29/O
                         net (fo=3, routed)           0.646    33.954    instruction_memory0/regs_reg_r1_0_31_12_17_i_29_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I0_O)        0.124    34.078 f  instruction_memory0/regs_reg_r1_0_31_12_17_i_21/O
                         net (fo=15, routed)          0.370    34.448    instruction_memory0/regs_reg_r1_0_31_12_17_i_21_n_0
    SLICE_X125Y109       LUT6 (Prop_lut6_I3_O)        0.124    34.572 r  instruction_memory0/regs_reg_r1_0_31_30_31_i_2_comp/O
                         net (fo=2, routed)           1.475    36.047    register_file0/regs_reg_r2_0_31_30_31/DIA0
    SLICE_X132Y86        RAMD32                                       r  register_file0/regs_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.730    15.230    register_file0/regs_reg_r2_0_31_30_31/WCLK
    SLICE_X132Y86        RAMD32                                       r  register_file0/regs_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.273    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X132Y86        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    15.307    register_file0/regs_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         15.307    
                         arrival time                         -36.047    
  -------------------------------------------------------------------
                         slack                                -20.740    

Slack (VIOLATED) :        -20.711ns  (required time - arrival time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register_file0/regs_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        30.383ns  (logic 4.902ns (16.134%)  route 25.481ns (83.866%))
  Logic Levels:           25  (LUT2=3 LUT3=1 LUT4=1 LUT5=3 LUT6=9 MUXF7=4 MUXF8=2 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 15.232 - 10.000 ) 
    Source Clock Delay      (SCD):    5.539ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.854     5.539    clk_IBUF_BUFG
    SLICE_X113Y63        FDCE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.456     5.995 f  pc_reg[16]/Q
                         net (fo=327, routed)         1.098     7.093    instruction_memory0/Q[16]
    SLICE_X111Y61        LUT2 (Prop_lut2_I1_O)        0.124     7.217 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3063/O
                         net (fo=79, routed)          1.466     8.683    instruction_memory0/regs_reg_r1_0_31_0_5_i_3063_n_0
    SLICE_X113Y80        LUT4 (Prop_lut4_I2_O)        0.124     8.807 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_3130/O
                         net (fo=4, routed)           1.263    10.070    instruction_memory0/regs_reg_r1_0_31_0_5_i_3130_n_0
    SLICE_X105Y61        LUT5 (Prop_lut5_I4_O)        0.124    10.194 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_2177/O
                         net (fo=1, routed)           0.000    10.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_2177_n_0
    SLICE_X105Y61        MUXF7 (Prop_muxf7_I1_O)      0.217    10.411 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_997/O
                         net (fo=1, routed)           0.783    11.194    instruction_memory0/regs_reg_r1_0_31_0_5_i_997_n_0
    SLICE_X105Y54        LUT6 (Prop_lut6_I3_O)        0.299    11.493 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_436/O
                         net (fo=1, routed)           0.677    12.170    instruction_memory0/regs_reg_r1_0_31_0_5_i_436_n_0
    SLICE_X109Y59        LUT6 (Prop_lut6_I5_O)        0.124    12.294 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_184/O
                         net (fo=1, routed)           1.008    13.301    instruction_memory0/regs_reg_r1_0_31_0_5_i_184_n_0
    SLICE_X119Y72        LUT6 (Prop_lut6_I1_O)        0.124    13.425 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           0.000    13.425    instruction_memory0/regs_reg_r1_0_31_0_5_i_94_n_0
    SLICE_X119Y72        MUXF7 (Prop_muxf7_I0_O)      0.212    13.637 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_46/O
                         net (fo=2, routed)           1.602    15.240    instruction_memory0/ir[17]
    SLICE_X125Y90        LUT2 (Prop_lut2_I0_O)        0.299    15.539 r  instruction_memory0/regs_reg_r1_0_31_0_5_i_10/O
                         net (fo=36, routed)          0.701    16.240    register_file0/regs_reg_r1_0_31_0_5/ADDRC2
    SLICE_X124Y90        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153    16.393 r  register_file0/regs_reg_r1_0_31_0_5/RAMC/O
                         net (fo=9, routed)           1.194    17.587    register_file0/r1_data[4]
    SLICE_X125Y93        LUT2 (Prop_lut2_I0_O)        0.331    17.918 r  register_file0/alu_result2_carry_i_12/O
                         net (fo=11, routed)          1.711    19.629    instruction_memory0/shifter[8]_i_28_0[4]
    SLICE_X126Y105       LUT6 (Prop_lut6_I4_O)        0.124    19.753 f  instruction_memory0/mem_reg_0_255_0_0_i_198/O
                         net (fo=3, routed)           0.651    20.403    instruction_memory0/mem_reg_0_255_0_0_i_198_n_0
    SLICE_X126Y109       LUT3 (Prop_lut3_I0_O)        0.124    20.527 f  instruction_memory0/mem_reg_0_255_0_0_i_136/O
                         net (fo=3, routed)           1.177    21.704    instruction_memory0/mem_reg_0_255_0_0_i_136_n_0
    SLICE_X113Y117       LUT6 (Prop_lut6_I2_O)        0.124    21.828 f  instruction_memory0/mem_reg_0_255_0_0_i_52/O
                         net (fo=1, routed)           0.814    22.642    instruction_memory0/mem_reg_0_255_0_0_i_52_n_0
    SLICE_X105Y119       LUT6 (Prop_lut6_I3_O)        0.124    22.766 r  instruction_memory0/mem_reg_0_255_0_0_i_10/O
                         net (fo=16420, routed)       3.868    26.634    data_memory0/mem_reg_18432_18687_7_7/A0
    SLICE_X48Y130        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    26.758 r  data_memory0/mem_reg_18432_18687_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    26.758    data_memory0/mem_reg_18432_18687_7_7/OD
    SLICE_X48Y130        MUXF7 (Prop_muxf7_I0_O)      0.241    26.999 r  data_memory0/mem_reg_18432_18687_7_7/F7.B/O
                         net (fo=1, routed)           0.000    26.999    data_memory0/mem_reg_18432_18687_7_7/O0
    SLICE_X48Y130        MUXF8 (Prop_muxf8_I0_O)      0.098    27.097 r  data_memory0/mem_reg_18432_18687_7_7/F8/O
                         net (fo=1, routed)           1.663    28.760    data_memory0/mem_reg_18432_18687_7_7_n_0
    SLICE_X67Y141        LUT6 (Prop_lut6_I0_O)        0.319    29.079 r  data_memory0/regs_reg_r1_0_31_6_11_i_315/O
                         net (fo=1, routed)           0.000    29.079    data_memory0/regs_reg_r1_0_31_6_11_i_315_n_0
    SLICE_X67Y141        MUXF7 (Prop_muxf7_I1_O)      0.245    29.324 r  data_memory0/regs_reg_r1_0_31_6_11_i_160/O
                         net (fo=1, routed)           0.000    29.324    data_memory0/regs_reg_r1_0_31_6_11_i_160_n_0
    SLICE_X67Y141        MUXF8 (Prop_muxf8_I0_O)      0.104    29.428 r  data_memory0/regs_reg_r1_0_31_6_11_i_80/O
                         net (fo=1, routed)           1.318    30.746    data_memory0/regs_reg_r1_0_31_6_11_i_80_n_0
    SLICE_X93Y133        LUT6 (Prop_lut6_I0_O)        0.316    31.062 r  data_memory0/regs_reg_r1_0_31_6_11_i_51/O
                         net (fo=3, routed)           1.839    32.900    instruction_memory0/regs_reg_r1_0_31_6_11_i_40_1
    SLICE_X119Y111       LUT5 (Prop_lut5_I3_O)        0.124    33.024 r  instruction_memory0/regs_reg_r1_0_31_6_11_i_32/O
                         net (fo=2, routed)           0.421    33.446    instruction_memory0/data_memory0/p_0_in1_in
    SLICE_X121Y111       LUT6 (Prop_lut6_I5_O)        0.124    33.570 r  instruction_memory0/regs_reg_r1_0_31_6_11_i_10_comp_1/O
                         net (fo=1, routed)           0.777    34.347    instruction_memory0/regs_reg_r1_0_31_6_11_i_10_n_0
    SLICE_X118Y106       LUT5 (Prop_lut5_I2_O)        0.124    34.471 r  instruction_memory0/regs_reg_r1_0_31_6_11_i_1_comp/O
                         net (fo=2, routed)           1.451    35.922    register_file0/regs_reg_r2_0_31_6_11/DIA1
    SLICE_X128Y88        RAMD32                                       r  register_file0/regs_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       1.732    15.232    register_file0/regs_reg_r2_0_31_6_11/WCLK
    SLICE_X128Y88        RAMD32                                       r  register_file0/regs_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.273    15.505    
                         clock uncertainty           -0.035    15.470    
    SLICE_X128Y88        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    15.212    register_file0/regs_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         15.212    
                         arrival time                         -35.922    
  -------------------------------------------------------------------
                         slack                                -20.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart0/shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/uart_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.595     1.540    uart0/clk_IBUF_BUFG
    SLICE_X135Y104       FDCE                                         r  uart0/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y104       FDCE (Prop_fdce_C_Q)         0.141     1.681 r  uart0/shifter_reg[0]/Q
                         net (fo=1, routed)           0.182     1.863    uart0/shifter_reg_n_0_[0]
    SLICE_X134Y105       FDPE                                         r  uart0/uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.866     2.059    uart0/clk_IBUF_BUFG
    SLICE_X134Y105       FDPE                                         r  uart0/uart_tx_reg/C
                         clock pessimism             -0.503     1.556    
    SLICE_X134Y105       FDPE (Hold_fdpe_C_D)         0.070     1.626    uart0/uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart0/bitcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/bitcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.595     1.540    uart0/clk_IBUF_BUFG
    SLICE_X135Y104       FDCE                                         r  uart0/bitcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y104       FDCE (Prop_fdce_C_Q)         0.141     1.681 r  uart0/bitcount_reg[0]/Q
                         net (fo=7, routed)           0.181     1.862    uart0/bitcount_reg[0]
    SLICE_X135Y104       LUT5 (Prop_lut5_I2_O)        0.043     1.905 r  uart0/bitcount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    uart0/p_0_in__1[3]
    SLICE_X135Y104       FDCE                                         r  uart0/bitcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.866     2.059    uart0/clk_IBUF_BUFG
    SLICE_X135Y104       FDCE                                         r  uart0/bitcount_reg[3]/C
                         clock pessimism             -0.519     1.540    
    SLICE_X135Y104       FDCE (Hold_fdce_C_D)         0.107     1.647    uart0/bitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hardware_counter0/cycles_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_counter0/cycles_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.593     1.538    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y107       FDCE                                         r  hardware_counter0/cycles_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y107       FDCE (Prop_fdce_C_Q)         0.141     1.679 r  hardware_counter0/cycles_reg[19]/Q
                         net (fo=2, routed)           0.119     1.798    hardware_counter0/cycles_reg[19]
    SLICE_X127Y107       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  hardware_counter0/cycles_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    hardware_counter0/cycles_reg[16]_i_1_n_4
    SLICE_X127Y107       FDCE                                         r  hardware_counter0/cycles_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.864     2.057    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y107       FDCE                                         r  hardware_counter0/cycles_reg[19]/C
                         clock pessimism             -0.519     1.538    
    SLICE_X127Y107       FDCE (Hold_fdce_C_D)         0.105     1.643    hardware_counter0/cycles_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hardware_counter0/cycles_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_counter0/cycles_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.594     1.539    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y106       FDCE                                         r  hardware_counter0/cycles_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y106       FDCE (Prop_fdce_C_Q)         0.141     1.680 r  hardware_counter0/cycles_reg[15]/Q
                         net (fo=2, routed)           0.120     1.800    hardware_counter0/cycles_reg[15]
    SLICE_X127Y106       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  hardware_counter0/cycles_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    hardware_counter0/cycles_reg[12]_i_1_n_4
    SLICE_X127Y106       FDCE                                         r  hardware_counter0/cycles_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.865     2.058    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y106       FDCE                                         r  hardware_counter0/cycles_reg[15]/C
                         clock pessimism             -0.519     1.539    
    SLICE_X127Y106       FDCE (Hold_fdce_C_D)         0.105     1.644    hardware_counter0/cycles_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hardware_counter0/cycles_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_counter0/cycles_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.594     1.539    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y104       FDCE                                         r  hardware_counter0/cycles_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y104       FDCE (Prop_fdce_C_Q)         0.141     1.680 r  hardware_counter0/cycles_reg[7]/Q
                         net (fo=2, routed)           0.120     1.800    hardware_counter0/cycles_reg[7]
    SLICE_X127Y104       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  hardware_counter0/cycles_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    hardware_counter0/cycles_reg[4]_i_1_n_4
    SLICE_X127Y104       FDCE                                         r  hardware_counter0/cycles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.865     2.058    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y104       FDCE                                         r  hardware_counter0/cycles_reg[7]/C
                         clock pessimism             -0.519     1.539    
    SLICE_X127Y104       FDCE (Hold_fdce_C_D)         0.105     1.644    hardware_counter0/cycles_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hardware_counter0/cycles_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_counter0/cycles_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.593     1.538    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y109       FDCE                                         r  hardware_counter0/cycles_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y109       FDCE (Prop_fdce_C_Q)         0.141     1.679 r  hardware_counter0/cycles_reg[27]/Q
                         net (fo=2, routed)           0.120     1.799    hardware_counter0/cycles_reg[27]
    SLICE_X127Y109       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  hardware_counter0/cycles_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    hardware_counter0/cycles_reg[24]_i_1_n_4
    SLICE_X127Y109       FDCE                                         r  hardware_counter0/cycles_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.864     2.057    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y109       FDCE                                         r  hardware_counter0/cycles_reg[27]/C
                         clock pessimism             -0.519     1.538    
    SLICE_X127Y109       FDCE (Hold_fdce_C_D)         0.105     1.643    hardware_counter0/cycles_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hardware_counter0/cycles_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_counter0/cycles_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.594     1.539    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y105       FDCE                                         r  hardware_counter0/cycles_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y105       FDCE (Prop_fdce_C_Q)         0.141     1.680 r  hardware_counter0/cycles_reg[11]/Q
                         net (fo=2, routed)           0.120     1.800    hardware_counter0/cycles_reg[11]
    SLICE_X127Y105       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.908 r  hardware_counter0/cycles_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    hardware_counter0/cycles_reg[8]_i_1_n_4
    SLICE_X127Y105       FDCE                                         r  hardware_counter0/cycles_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.865     2.058    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y105       FDCE                                         r  hardware_counter0/cycles_reg[11]/C
                         clock pessimism             -0.519     1.539    
    SLICE_X127Y105       FDCE (Hold_fdce_C_D)         0.105     1.644    hardware_counter0/cycles_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hardware_counter0/cycles_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_counter0/cycles_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.593     1.538    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y108       FDCE                                         r  hardware_counter0/cycles_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y108       FDCE (Prop_fdce_C_Q)         0.141     1.679 r  hardware_counter0/cycles_reg[23]/Q
                         net (fo=2, routed)           0.120     1.799    hardware_counter0/cycles_reg[23]
    SLICE_X127Y108       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.907 r  hardware_counter0/cycles_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    hardware_counter0/cycles_reg[20]_i_1_n_4
    SLICE_X127Y108       FDCE                                         r  hardware_counter0/cycles_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.864     2.057    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y108       FDCE                                         r  hardware_counter0/cycles_reg[23]/C
                         clock pessimism             -0.519     1.538    
    SLICE_X127Y108       FDCE (Hold_fdce_C_D)         0.105     1.643    hardware_counter0/cycles_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hardware_counter0/cycles_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_counter0/cycles_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.592     1.537    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y110       FDCE                                         r  hardware_counter0/cycles_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y110       FDCE (Prop_fdce_C_Q)         0.141     1.678 r  hardware_counter0/cycles_reg[31]/Q
                         net (fo=2, routed)           0.120     1.798    hardware_counter0/cycles_reg[31]
    SLICE_X127Y110       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.906 r  hardware_counter0/cycles_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    hardware_counter0/cycles_reg[28]_i_1_n_4
    SLICE_X127Y110       FDCE                                         r  hardware_counter0/cycles_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.863     2.056    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y110       FDCE                                         r  hardware_counter0/cycles_reg[31]/C
                         clock pessimism             -0.519     1.537    
    SLICE_X127Y110       FDCE (Hold_fdce_C_D)         0.105     1.642    hardware_counter0/cycles_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 hardware_counter0/cycles_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hardware_counter0/cycles_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.594     1.539    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y106       FDCE                                         r  hardware_counter0/cycles_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y106       FDCE (Prop_fdce_C_Q)         0.141     1.680 r  hardware_counter0/cycles_reg[12]/Q
                         net (fo=2, routed)           0.114     1.794    hardware_counter0/cycles_reg[12]
    SLICE_X127Y106       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.909 r  hardware_counter0/cycles_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.909    hardware_counter0/cycles_reg[12]_i_1_n_7
    SLICE_X127Y106       FDCE                                         r  hardware_counter0/cycles_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=16804, routed)       0.865     2.058    hardware_counter0/clk_IBUF_BUFG
    SLICE_X127Y106       FDCE                                         r  hardware_counter0/cycles_reg[12]/C
                         clock pessimism             -0.519     1.539    
    SLICE_X127Y106       FDCE (Hold_fdce_C_D)         0.105     1.644    hardware_counter0/cycles_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y103  hardware_counter0/cycles_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y105  hardware_counter0/cycles_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y105  hardware_counter0/cycles_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y106  hardware_counter0/cycles_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y106  hardware_counter0/cycles_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y106  hardware_counter0/cycles_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y106  hardware_counter0/cycles_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y107  hardware_counter0/cycles_reg[16]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X127Y107  hardware_counter0/cycles_reg[17]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X120Y145  data_memory0/mem_reg_3072_3327_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X120Y145  data_memory0/mem_reg_3072_3327_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X120Y145  data_memory0/mem_reg_3072_3327_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X120Y145  data_memory0/mem_reg_3072_3327_20_20/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X146Y115  data_memory0/mem_reg_11776_12031_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X146Y115  data_memory0/mem_reg_11776_12031_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X146Y115  data_memory0/mem_reg_11776_12031_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X146Y115  data_memory0/mem_reg_11776_12031_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X158Y140  data_memory0/mem_reg_24832_25087_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X158Y140  data_memory0/mem_reg_24832_25087_15_15/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X150Y115  data_memory0/mem_reg_11776_12031_23_23/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X150Y115  data_memory0/mem_reg_11776_12031_23_23/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X150Y115  data_memory0/mem_reg_11776_12031_23_23/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X150Y115  data_memory0/mem_reg_11776_12031_23_23/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X80Y76    data_memory0/mem_reg_15872_16127_3_3/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X80Y76    data_memory0/mem_reg_15872_16127_3_3/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X80Y76    data_memory0/mem_reg_15872_16127_3_3/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y88    data_memory0/mem_reg_1792_2047_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X70Y88    data_memory0/mem_reg_1792_2047_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X90Y130   data_memory0/mem_reg_1792_2047_9_9/RAMS64E_A/CLK



