{
    "filename": "machine0/rece_copy3.v",
    "coq_project": "distributed-reference-counting",
    "vernac_cmds": [
        [
            "Require Export init.",
            "VernacRequire",
            "7ed13468481cca362af4e9e8c26e890fb8a558af"
        ],
        [
            "Require Export table_act.",
            "VernacRequire",
            "f8d26562fda48a55ef32e0e88e4cdda754589b3b"
        ],
        [
            "Require Export mess_act.",
            "VernacRequire",
            "85b57aefbb059439802a5a3f64012bc9fa6432e7"
        ],
        [
            "Unset Standard Proposition Elimination Names.",
            "VernacUnsetOption",
            "911574cdf91989455d0d3d11c7a9b0ca10fd1ae6"
        ],
        [
            "Section DEF_REC_COP3.",
            "VernacBeginSection",
            "8df56d9ca4ad5bd4793cc1df31eed44bc91c37c6"
        ],
        [
            "Definition rec_copy3_trans (c : Config) (s1 s2 : Site) := mkconfig (S (time c)) (Update_table (dt c) s2 (S (time c))) (st c) (Set_rec_table (rt c) s2) (Post_message (inc_dec s1) (Collect_message (bm c) s1 s2) s2 owner).",
            "VernacDefinition",
            "b40ad83ea1ab32b332b36d801a43c7d18973ce9e"
        ],
        [
            "End DEF_REC_COP3.",
            "VernacEndSegment",
            "57f83087cd6f0be497a1eff7213a0472ff70e9ed"
        ],
        [
            "Section REC_COP3_EFFECT.",
            "VernacBeginSection",
            "82e25a120f4f6dcad1d1b58b0fd5e2163f5f2a15"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 s3 s4 : Site.",
            "VernacAssumption",
            "c48623078ec05e4479ff766af16a355622d73703"
        ],
        [
            "Hypothesis rt_true : rt c0 s2 = false.",
            "VernacAssumption",
            "f8e8c42598e860bfb7150757336be37c3a6c2fae"
        ],
        [
            "Lemma rcop3_trans_le_dt_time : dt c0 s0 <= time c0 -> dt (rec_copy3_trans c0 s1 s2) s0 <= time (rec_copy3_trans c0 s1 s2).",
            "VernacStartTheoremProof",
            "19077d69234f0c369163e7d971dafc3882052444"
        ],
        [
            "intros; simpl in |- *.",
            "VernacExtend",
            "3da5a0bf1c6e40c602010ee4543b1d990c82e623"
        ],
        [
            "case (eq_site_dec s2 s0); intro.",
            "VernacExtend",
            "3a750dda87cea78040c43d82f731b7c5ade41f05"
        ],
        [
            "rewrite e; rewrite update_here; trivial.",
            "VernacExtend",
            "7717a9f3a35a4c8dc2d13c8002cb6be83f8968d0"
        ],
        [
            "rewrite update_elsewhere; auto.",
            "VernacExtend",
            "f6a65c232485cfaff064f8f73e925248ea1fbdf6"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_diff_site : (In_queue Message copy (bm c0 s3 s4) -> s3 <> s4) -> In_queue Message copy (bm (rec_copy3_trans c0 s1 s2) s3 s4) -> s3 <> s4.",
            "VernacStartTheoremProof",
            "f40511d3e5244723dcf314a8b1b085845f36679c"
        ],
        [
            "simpl in |- *; intros; apply H.",
            "VernacExtend",
            "40e955530c6d08f829f8392bc39326e321ccc0fd"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := s2).",
            "VernacExtend",
            "0e5ff329d6153e9514e087cb4f38b351eafae45f"
        ],
        [
            "apply in_post with (m' := inc_dec s1) (s1 := s2) (s2 := owner).",
            "VernacExtend",
            "b0015975fe50d27a8afe5a7769415fc32d769c6f"
        ],
        [
            "discriminate.",
            "VernacExtend",
            "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_rt : Int (rt (rec_copy3_trans c0 s1 s2) s0) = (if eq_site_dec s0 s2 then (Int (rt c0 s0) + 1)%Z else Int (rt c0 s0)).",
            "VernacStartTheoremProof",
            "a4e1407b33a4b878661ff17535b43e1f1557fa92"
        ],
        [
            "case (eq_site_dec s0 s2); simpl in |- *; intros.",
            "VernacExtend",
            "034211a03f0da6432d58610215597d2d8158a665"
        ],
        [
            "rewrite e; apply S_set_rec_table; auto.",
            "VernacExtend",
            "20499d57adcb763260aa069b1c1d493f1afa5162"
        ],
        [
            "apply no_set_rec_table; auto.",
            "VernacExtend",
            "c8be7abff60d320fa02b9e44d953a3d001f052a8"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_in_queue : s0 <> s1 -> In_queue Message (inc_dec s0) (bm (rec_copy3_trans c0 s1 s2) s3 s4) -> In_queue Message (inc_dec s0) (bm c0 s3 s4).",
            "VernacStartTheoremProof",
            "81fbb9adffe8857147c6e34100cdb88989947a0b"
        ],
        [
            "simpl in |- *; intros.",
            "VernacExtend",
            "429a59199da524088af55673600740ccc58db31e"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := s2).",
            "VernacExtend",
            "0e5ff329d6153e9514e087cb4f38b351eafae45f"
        ],
        [
            "apply in_post with (m' := inc_dec s1) (s1 := s2) (s2 := owner).",
            "VernacExtend",
            "b0015975fe50d27a8afe5a7769415fc32d769c6f"
        ],
        [
            "injection; auto.",
            "VernacExtend",
            "0e400e987466344e4dac5b3b0170ac0680768302"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_in_other_queue : s2 <> s3 \\/ s4 <> owner -> In_queue Message (inc_dec s0) (bm (rec_copy3_trans c0 s1 s2) s3 s4) -> In_queue Message (inc_dec s0) (bm c0 s3 s4).",
            "VernacStartTheoremProof",
            "d8764a2fc7a8fc2f3cfa8fca98dd3528a94cabf3"
        ],
        [
            "simpl in |- *; intros.",
            "VernacExtend",
            "429a59199da524088af55673600740ccc58db31e"
        ],
        [
            "apply in_collect with (s1 := s1) (s2 := s2).",
            "VernacExtend",
            "0e5ff329d6153e9514e087cb4f38b351eafae45f"
        ],
        [
            "generalize H0; rewrite post_elsewhere.",
            "VernacExtend",
            "7ee02044a0c834c75b6a305a7779b1965f55eca1"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "elim H; auto.",
            "VernacExtend",
            "93275a139e0a54467a849c9ab468d4fd7beb5813"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_st_rt : ((st c0 s0 > 0)%Z -> rt c0 s0 = true) -> (st (rec_copy3_trans c0 s1 s2) s0 > 0)%Z -> rt (rec_copy3_trans c0 s1 s2) s0 = true.",
            "VernacStartTheoremProof",
            "2e24c92fd8ad51c9216ea8b88e2b113ee0d31292"
        ],
        [
            "simpl in |- *; intros; auto.",
            "VernacExtend",
            "660f19833632e521795ec4ce4162c766e65cfa97"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "rewrite e; apply true_set_rec_table.",
            "VernacExtend",
            "e4b8d663e0ada17a264f8549186602fe93da81ff"
        ],
        [
            "rewrite inch_set_rec_table; auto.",
            "VernacExtend",
            "ef3240f5b225e9412079404d361f46aa719b37f7"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP3_EFFECT.",
            "VernacEndSegment",
            "9447945750278bb3f25fc12b052391fd643aa4b1"
        ],
        [
            "Section REC_COP3_CTRL.",
            "VernacBeginSection",
            "cb3d03bf7b93f1df8adf23a2a2eaf0f61a2fc095"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 : Site.",
            "VernacAssumption",
            "f5d99e5a92d2ec70d07bbd264e94bc08381201ae"
        ],
        [
            "Hypothesis not_owner : s1 <> owner.",
            "VernacAssumption",
            "4c5fd581e812a599e92e47182cf97f1a7c1a4325"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 s1 s2) = value Message copy.",
            "VernacAssumption",
            "d61922ff98106609ab0a518ae92152a2deb581fb"
        ],
        [
            "Lemma rcop3_trans_ctrl_copy : forall s3 : Site, ctrl_copy s0 s3 (bm (rec_copy3_trans c0 s1 s2)) = (if eq_site_dec s0 s1 then if eq_site_dec s3 s2 then (ctrl_copy s0 s3 (bm c0) - 1)%Z else ctrl_copy s0 s3 (bm c0) else ctrl_copy s0 s3 (bm c0)).",
            "VernacStartTheoremProof",
            "e1f0fce41be2be61da8472682f1f7c3a9a628f7f"
        ],
        [
            "intros; unfold ctrl_copy in |- *; simpl in |- *.",
            "VernacExtend",
            "10cb8e1608a786cca8a8cea802af224078930580"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "case (eq_site_dec s3 s2); intro.",
            "VernacExtend",
            "d50e3abc83b7c8e35183357f59cbcf6dd3f8eb25"
        ],
        [
            "rewrite e; rewrite e0; apply collect_card_mess; trivial.",
            "VernacExtend",
            "f6b8af793926a6db9c08399d4c97b0eb8826dff9"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "left; discriminate.",
            "VernacExtend",
            "0c9f0ded6238204e1809d52f205a39e56051662a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_ctrl_dec : forall s3 : Site, ctrl_dec s0 s3 (bm (rec_copy3_trans c0 s1 s2)) = ctrl_dec s0 s3 (bm c0).",
            "VernacStartTheoremProof",
            "571918966bf869006d2389e7f446e6e895040d6f"
        ],
        [
            "intros; unfold ctrl_dec in |- *; simpl in |- *.",
            "VernacExtend",
            "9b9bef68c0bec336819032a940d801f705091a4b"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "left; discriminate.",
            "VernacExtend",
            "0c9f0ded6238204e1809d52f205a39e56051662a"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_ctrl_inc : forall s3 : Site, ctrl_inc s0 s3 (bm (rec_copy3_trans c0 s1 s2)) = (if eq_site_dec s0 s1 then if eq_site_dec s3 s2 then (ctrl_inc s0 s3 (bm c0) + 1)%Z else ctrl_inc s0 s3 (bm c0) else ctrl_inc s0 s3 (bm c0)).",
            "VernacStartTheoremProof",
            "8f702831849ee8262f8926b7bf04394d4c68601c"
        ],
        [
            "intros; unfold ctrl_inc in |- *; simpl in |- *.",
            "VernacExtend",
            "135f8e1d52a81f90094ceb6c0153c4c7c9326538"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "case (eq_site_dec s3 s2); intro.",
            "VernacExtend",
            "d50e3abc83b7c8e35183357f59cbcf6dd3f8eb25"
        ],
        [
            "rewrite e; rewrite e0; rewrite post_card_mess.",
            "VernacExtend",
            "f0ca893be090ed954c8020865f29d7be531721c6"
        ],
        [
            "rewrite diff_collect_card_mess.",
            "VernacExtend",
            "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "rewrite diff_post_card_mess.",
            "VernacExtend",
            "648e33f7c4b5f808f89c61ce19ae4346b3395446"
        ],
        [
            "apply diff_collect_card_mess.",
            "VernacExtend",
            "c2033b149366c865ee53bdf2ea934fd0191be544"
        ],
        [
            "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
            "VernacExtend",
            "822bd1055444467a9814bdd430a1c774c57edfde"
        ],
        [
            "left; injection; auto.",
            "VernacExtend",
            "e39364d67d9fc70231bee7a041cc02f472643b2e"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop3_trans_sigma_copy : sigma_ctrl_copy s0 (bm (rec_copy3_trans c0 s1 s2)) = (if eq_site_dec s0 s1 then (sigma_ctrl_copy s0 (bm c0) - 1)%Z else sigma_ctrl_copy s0 (bm c0)).",
            "VernacStartTheoremProof",
            "0b80075818af52f4ee3ebc8bddd2f69e6055d89b"
        ],
        [
            "intros; unfold sigma_ctrl_copy in |- *.",
            "VernacExtend",
            "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s2).",
            "VernacExtend",
            "08f536ce6dddf6c9a6c6d9439a9c52e1886a6ccf"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rcop3_trans_ctrl_copy.",
            "VernacExtend",
            "f0d641e05a1641191961d653ad1676f21a4e330d"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "653afdaeefcf03b0507377574c3167114828a18b"
        ],
        [
            "intros; rewrite rcop3_trans_ctrl_copy.",
            "VernacExtend",
            "4b73ae10e6894d178382a300a87409486d4d8101"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
            "VernacExtend",
            "41db580bc3cd5c3849751b5ef5e771bb655d723f"
        ],
        [
            "apply sigma_simpl; intros; rewrite rcop3_trans_ctrl_copy.",
            "VernacExtend",
            "f372d24441419d6c6a78f28647d2b8d60457076d"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop3_trans_sigma_dec : sigma_ctrl_dec s0 (bm (rec_copy3_trans c0 s1 s2)) = sigma_ctrl_dec s0 (bm c0).",
            "VernacStartTheoremProof",
            "cebd3869e4e1a68318706c0ffab64a3e02fb5274"
        ],
        [
            "intros; unfold sigma_ctrl_dec in |- *.",
            "VernacExtend",
            "cf95a8d3633306b722fd4f486424a53f174bf8cb"
        ],
        [
            "apply sigma_simpl; intros; apply rcop3_trans_ctrl_dec.",
            "VernacExtend",
            "8c5b08f2d5825b16f82e8bff3a72fee5e8d55b7f"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop3_trans_sigma_inc : sigma_ctrl_inc s0 (bm (rec_copy3_trans c0 s1 s2)) = (if eq_site_dec s0 s1 then (sigma_ctrl_inc s0 (bm c0) + 1)%Z else sigma_ctrl_inc s0 (bm c0)).",
            "VernacStartTheoremProof",
            "f9190171660f529c9b91fc007b991f4ad2766d1b"
        ],
        [
            "intros; unfold sigma_ctrl_inc in |- *.",
            "VernacExtend",
            "928aeb8f6b1416ef90f495e5c306cde7855e5a22"
        ],
        [
            "case (eq_site_dec s0 s1); intro.",
            "VernacExtend",
            "a5564020b141ec93b0978b74a49d65bad19c63e1"
        ],
        [
            "apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s2).",
            "VernacExtend",
            "4fdfffc816ff9105f5f7703e2bf9ed9a7ae890ca"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rcop3_trans_ctrl_inc.",
            "VernacExtend",
            "797420dc11c162f8266ae319beaaa3d2e4a81b5f"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "653afdaeefcf03b0507377574c3167114828a18b"
        ],
        [
            "intros; rewrite rcop3_trans_ctrl_inc.",
            "VernacExtend",
            "585120e9e628a76322cf7d90ef466594325f0cf6"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
            "VernacExtend",
            "41db580bc3cd5c3849751b5ef5e771bb655d723f"
        ],
        [
            "apply sigma_simpl; intros; rewrite rcop3_trans_ctrl_inc.",
            "VernacExtend",
            "bc046eaecc8181b5f9b01005f8a8adb1a78856f8"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_sigma_ctrl : sigma_ctrl s0 (bm (rec_copy3_trans c0 s1 s2)) = sigma_ctrl s0 (bm c0).",
            "VernacStartTheoremProof",
            "c825a7bbcf840f214e64051432478a1d1f0b9904"
        ],
        [
            "intros; unfold sigma_ctrl in |- *.",
            "VernacExtend",
            "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
        ],
        [
            "rewrite rcop3_trans_sigma_copy.",
            "VernacExtend",
            "8e23f94b2fb4919396999a9aadacd79f5320e555"
        ],
        [
            "rewrite rcop3_trans_sigma_dec.",
            "VernacExtend",
            "320b134943f845f9712ddf78f4e190a54774d692"
        ],
        [
            "rewrite rcop3_trans_sigma_inc.",
            "VernacExtend",
            "6ed4345d8abc905a27b6dd0c7cc03109779ef6fe"
        ],
        [
            "case (eq_site_dec s0 s1); intro; omega.",
            "VernacExtend",
            "8264472361765ed9829726e58d80bde1a206b72d"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP3_CTRL.",
            "VernacEndSegment",
            "f44218c09793dd848a8b06791b28221153a6bf0d"
        ],
        [
            "Section REC_COP3_XY.",
            "VernacBeginSection",
            "0b3e5d79a253868fe9990b08406606883a3f3bd2"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Hypothesis rt_true : rt c0 s2 = false.",
            "VernacAssumption",
            "f8e8c42598e860bfb7150757336be37c3a6c2fae"
        ],
        [
            "Hypothesis not_owner : s1 <> owner.",
            "VernacAssumption",
            "4c5fd581e812a599e92e47182cf97f1a7c1a4325"
        ],
        [
            "Hypothesis first_mess : first Message (bm c0 s1 s2) = value Message copy.",
            "VernacAssumption",
            "d61922ff98106609ab0a518ae92152a2deb581fb"
        ],
        [
            "Remark rcop3_trans_xi : forall s0 : Site, xi (rec_copy3_trans c0 s1 s2) s0 = (if eq_site_dec s0 s2 then (xi c0 s0 + 1)%Z else xi c0 s0).",
            "VernacStartTheoremProof",
            "a5a070489a9a50a6f68d3fc0dce2696502e3e51b"
        ],
        [
            "intro; unfold xi in |- *.",
            "VernacExtend",
            "05d34ae5f19b63108613417ffb793999694d2636"
        ],
        [
            "rewrite rcop3_trans_ctrl_copy.",
            "VernacExtend",
            "f0d641e05a1641191961d653ad1676f21a4e330d"
        ],
        [
            "rewrite case_ineq.",
            "VernacExtend",
            "cafdbce789bf8600ceedcbb9d26440d22cbd6f1a"
        ],
        [
            "rewrite rcop3_trans_ctrl_dec.",
            "VernacExtend",
            "34de8f5547e2da18c9b9e7ae6a882ee95e838dd7"
        ],
        [
            "rewrite rcop3_trans_rt.",
            "VernacExtend",
            "cee7e6f66ebda5eff882e4a8238639e2abd5c9d9"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "omega.",
            "VernacExtend",
            "32c6c865d255452c7e10c77111456d1981cede39"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop3_trans_yi : forall s0 : Site, yi (rec_copy3_trans c0 s1 s2) s0 = (if eq_site_dec s0 s2 then (yi c0 s0 + 1)%Z else yi c0 s0).",
            "VernacStartTheoremProof",
            "261016257d3f8be939dbb132c92faa1b05483e24"
        ],
        [
            "intro; unfold yi in |- *.",
            "VernacExtend",
            "577c2e11d5394edfec365d914e59eab5e9abec0c"
        ],
        [
            "case (eq_site_dec s0 s2); intro.",
            "VernacExtend",
            "ae33244c2ce952211d5ba4482b1043ff7a4be336"
        ],
        [
            "apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s1).",
            "VernacExtend",
            "ec5029fbace097ed02e67552330a841cc2d7d738"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rcop3_trans_ctrl_inc.",
            "VernacExtend",
            "797420dc11c162f8266ae319beaaa3d2e4a81b5f"
        ],
        [
            "rewrite e; rewrite case_eq; apply case_eq.",
            "VernacExtend",
            "653afdaeefcf03b0507377574c3167114828a18b"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "intros; rewrite rcop3_trans_ctrl_inc.",
            "VernacExtend",
            "585120e9e628a76322cf7d90ef466594325f0cf6"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "apply sigma_simpl; intros; rewrite rcop3_trans_ctrl_inc.",
            "VernacExtend",
            "bc046eaecc8181b5f9b01005f8a8adb1a78856f8"
        ],
        [
            "case (eq_site_dec x s1); intro.",
            "VernacExtend",
            "238149f83248c62c710fdaaf82201385d68d9805"
        ],
        [
            "apply case_ineq; trivial.",
            "VernacExtend",
            "65156e68f15bd790c48a85168ac71b0bab6bee0b"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_sigma_xi : sigma_xi (rec_copy3_trans c0 s1 s2) = (sigma_xi c0 + 1)%Z.",
            "VernacStartTheoremProof",
            "061d6cd4a49528cee15e58b8231a54d550fe250f"
        ],
        [
            "unfold sigma_xi in |- *; apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s2).",
            "VernacExtend",
            "8b9bcef01703dbe126d0db9dbbeb9ddaf50633e5"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite (rcop3_trans_xi s2); apply case_eq.",
            "VernacExtend",
            "d173903f71c5f612037886b96caa9dcf954c8a09"
        ],
        [
            "intros; rewrite rcop3_trans_xi; apply case_ineq; trivial.",
            "VernacExtend",
            "4ff72afdc42924698035b38bb943a666b7dc405c"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_sigma_yi : sigma_yi (rec_copy3_trans c0 s1 s2) = (sigma_yi c0 + 1)%Z.",
            "VernacStartTheoremProof",
            "814601dbda67aa9c98da216d27edf85f3279c5d7"
        ],
        [
            "unfold sigma_yi in |- *; apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s2).",
            "VernacExtend",
            "e44a5206ba8b263735cf245a85a03b15db67e80d"
        ],
        [
            "exact finite_site.",
            "VernacExtend",
            "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
        ],
        [
            "rewrite rcop3_trans_yi; apply case_eq.",
            "VernacExtend",
            "c50ebcce8f8025b3b1b9876753bbbbfd432533a3"
        ],
        [
            "intros; rewrite rcop3_trans_yi; apply case_ineq; trivial.",
            "VernacExtend",
            "9db0bcd9110398748edd50662b52471c1e209c20"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP3_XY.",
            "VernacEndSegment",
            "58928bd23fdb690c47a11919b23986b51a790aa8"
        ],
        [
            "Section REC_COP3_ALT.",
            "VernacBeginSection",
            "8bbfadeaba16da3c749b3a2a1093b7454c155b92"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s0 s1 s2 : Site.",
            "VernacAssumption",
            "f5d99e5a92d2ec70d07bbd264e94bc08381201ae"
        ],
        [
            "Hypothesis rt_true : rt c0 s2 = false.",
            "VernacAssumption",
            "f8e8c42598e860bfb7150757336be37c3a6c2fae"
        ],
        [
            "Hypothesis not_owner : s1 <> owner.",
            "VernacAssumption",
            "4c5fd581e812a599e92e47182cf97f1a7c1a4325"
        ],
        [
            "Lemma rcop3_trans_D : (rt c0 s0 = false -> D_queue (bm c0 s0 owner)) -> rt (rec_copy3_trans c0 s1 s2) s0 = false -> D_queue (bm (rec_copy3_trans c0 s1 s2) s0 owner).",
            "VernacStartTheoremProof",
            "4d324e38e703afbd9b244a069bfeb207e2daf514"
        ],
        [
            "case (eq_site_dec s0 s2); intro; simpl in |- *.",
            "VernacExtend",
            "7a71eaa0281b1f45fbf15247cdf075e096793d64"
        ],
        [
            "rewrite e; rewrite true_set_rec_table; intros; discriminate H0.",
            "VernacExtend",
            "cd455a541344c7e5d5594b2d4fd52fea86abc79e"
        ],
        [
            "rewrite inch_set_rec_table.",
            "VernacExtend",
            "c12721c2a909d421790f5570769a5ce2e2f593bb"
        ],
        [
            "intros; apply D_post_elsewhere.",
            "VernacExtend",
            "7be3be42e8bb2a72114277f8dac5175a45e4ede7"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply D_collect; auto.",
            "VernacExtend",
            "f81c62867d542a47c86a1eab2d79de2b7a911d3a"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_alt : D_queue (bm c0 s2 owner) -> alternate (bm c0 s0 owner) -> alternate (bm (rec_copy3_trans c0 s1 s2) s0 owner).",
            "VernacStartTheoremProof",
            "749d3aa8ee60965db0fdf12f7bde169e34d0a3f2"
        ],
        [
            "case (eq_site_dec s2 s0); intros; simpl in |- *.",
            "VernacExtend",
            "b8506a006f3fa6675315e6a1cfb5753587d6ab85"
        ],
        [
            "rewrite e; apply alt_post_inc.",
            "VernacExtend",
            "4bfb0494a38a7298c7957d3db196b69ad304ccb0"
        ],
        [
            "apply alt_collect; trivial.",
            "VernacExtend",
            "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
        ],
        [
            "rewrite collect_elsewhere.",
            "VernacExtend",
            "7d75b6d8a231457a3fa3c65d95a5d44cbcd8a0c7"
        ],
        [
            "rewrite e in H; elim H; auto.",
            "VernacExtend",
            "117dd2aa7ac62eda7751216a5f82d981497a3834"
        ],
        [
            "case (eq_site_dec s1 s0); intro.",
            "VernacExtend",
            "9f61788227ff80f19e4e45684dd0d335fda57150"
        ],
        [
            "rewrite e0 in not_owner; auto.",
            "VernacExtend",
            "972c4525005ba77d2f3e169f0d5aa479273c6f84"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply alt_post_elsewhere.",
            "VernacExtend",
            "d8707de3bbcadf657a04950f15998acbe09a730a"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "apply alt_collect; trivial.",
            "VernacExtend",
            "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP3_ALT.",
            "VernacEndSegment",
            "d7c9d141dcbcaf2dacd188b388bb941cfd334a22"
        ],
        [
            "Section REC_COP3_RELAT.",
            "VernacBeginSection",
            "c913a0eb29f1786c8455ab31910000ab69fdf351"
        ],
        [
            "Variable c0 : Config.",
            "VernacAssumption",
            "c7a02d67abcf243788e196bb00e83e77a1c6457d"
        ],
        [
            "Variable s1 s2 : Site.",
            "VernacAssumption",
            "088454a1f7aed669d08bece9a4835bd191ae2156"
        ],
        [
            "Hypothesis diff_site : s1 <> s2.",
            "VernacAssumption",
            "55705db15be61dba0e8036d0b57e6bb76034e052"
        ],
        [
            "Hypothesis rt_true : rt c0 s2 = false.",
            "VernacAssumption",
            "f8e8c42598e860bfb7150757336be37c3a6c2fae"
        ],
        [
            "Hypothesis ancestor_rt : forall s1 s2 : Site, ancestor c0 s2 s1 -> rt c0 s2 = true.",
            "VernacAssumption",
            "af0fa6df0a3328d72daf6041a1ee7942a041cb5e"
        ],
        [
            "Hypothesis le_dt_time : forall s0 : Site, dt c0 s0 <= time c0.",
            "VernacAssumption",
            "8d8a792407e6a0588b7a415eab4dcefbb065ff90"
        ],
        [
            "Remark no_ancestor_s2 : forall s : Site, ~ ancestor c0 s2 s.",
            "VernacStartTheoremProof",
            "bf6eeddc247cd9586fae021d08868c732c273e0d"
        ],
        [
            "intro; red in |- *; intro; absurd (false = rt c0 s2).",
            "VernacExtend",
            "026a86b257724bd4d5364e1fd773cf92ad872f4a"
        ],
        [
            "apply true_not_false; apply (ancestor_rt s); trivial.",
            "VernacExtend",
            "bb11d695ce9029ea4c49b15bc31c7ba8e6836cd7"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop3_trans_parent : forall s3 s4 : Site, s1 <> s4 \\/ s2 <> s3 -> parent (rec_copy3_trans c0 s1 s2) s4 s3 -> parent c0 s4 s3.",
            "VernacStartTheoremProof",
            "60a785e1a94b5878e11aee43008bf06119fd3295"
        ],
        [
            "intros; generalize H; elim H0.",
            "VernacExtend",
            "352c0248f41883c0b441f79482221516c486c5a5"
        ],
        [
            "intros; apply parent_intro.",
            "VernacExtend",
            "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
        ],
        [
            "decompose [or] H2.",
            "VernacExtend",
            "a43b6e70b23d656d55419908b942a29adcd73972"
        ],
        [
            "apply rcop3_trans_in_queue with (s1 := s1) (s2 := s2); auto.",
            "VernacExtend",
            "f0200cacbaa6870c17aa122cbacf4814e13d235c"
        ],
        [
            "apply rcop3_trans_in_other_queue with (s1 := s1) (s2 := s2); auto.",
            "VernacExtend",
            "487eb962f5759be1b5eef1a3fa7bf75753b7a8ab"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Remark rcop3_trans_no_parent : forall s3 s4 : Site, s1 <> s4 \\/ s2 <> s3 -> ~ parent c0 s4 s3 -> ~ parent (rec_copy3_trans c0 s1 s2) s4 s3.",
            "VernacStartTheoremProof",
            "204a1ae13448f7bc2a723fea78545e5c7a8e61f5"
        ],
        [
            "intros; red in |- *; intro; elim H0.",
            "VernacExtend",
            "d5122208055c5bc27adebee790fa8d6081a7b665"
        ],
        [
            "apply rcop3_trans_parent; trivial.",
            "VernacExtend",
            "befb94f01a265ff0b0b038cf1808f232d4099307"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "Lemma rcop3_trans_parent_cr : forall s3 s4 : Site, (parent c0 s3 s4 -> dt c0 s3 < dt c0 s4) -> parent (rec_copy3_trans c0 s1 s2) s3 s4 -> dt (rec_copy3_trans c0 s1 s2) s3 < dt (rec_copy3_trans c0 s1 s2) s4.",
            "VernacStartTheoremProof",
            "3d11cb72518f782f0184fb68cab16d208f7b3b12"
        ],
        [
            "simpl in |- *; intros.",
            "VernacExtend",
            "429a59199da524088af55673600740ccc58db31e"
        ],
        [
            "case (eq_site_dec s2 s3); intro.",
            "VernacExtend",
            "195aee960a16487a99b8447ecddbc5b996a9d3dd"
        ],
        [
            "absurd (parent (rec_copy3_trans c0 s1 s2) s2 s4).",
            "VernacExtend",
            "7356f65a29aae2aa0a05646491f93e15f2b3f614"
        ],
        [
            "apply rcop3_trans_no_parent.",
            "VernacExtend",
            "4b8b726ad7df94e0614fa06eb8bd5424653cd4c3"
        ],
        [
            "auto.",
            "VernacExtend",
            "1f09da0addd069b3b65326f8c71967acc1e985af"
        ],
        [
            "red in |- *; intro.",
            "VernacExtend",
            "12e00b6ab6f8834b6f81959ca42843abaa311f37"
        ],
        [
            "elim (no_ancestor_s2 s4); apply short; trivial.",
            "VernacExtend",
            "8657e5daaab6fe10fbf41ad3e9b92c134e7663e3"
        ],
        [
            "rewrite <- e in H0; trivial.",
            "VernacExtend",
            "00fa6f32f54c8d95f9d2bf02ed3a0fcfde05a7e2"
        ],
        [
            "rewrite update_elsewhere.",
            "VernacExtend",
            "1bfc6c1bbf876c42e5518148f557878c4bc33a99"
        ],
        [
            "case (eq_site_dec s2 s4); intro.",
            "VernacExtend",
            "1afc2076e0e729e0063221b344ff5bd6c42b7ee1"
        ],
        [
            "rewrite e; rewrite update_here.",
            "VernacExtend",
            "fa10db7bb83a7fba54195ab36f31465f57dbc408"
        ],
        [
            "generalize (le_dt_time s3); omega.",
            "VernacExtend",
            "373755216481d81e2af8cff430dfd2d764321267"
        ],
        [
            "rewrite update_elsewhere.",
            "VernacExtend",
            "1bfc6c1bbf876c42e5518148f557878c4bc33a99"
        ],
        [
            "apply H; apply rcop3_trans_parent; auto.",
            "VernacExtend",
            "4318fbc20f4d61f61c1122a8a638afdd24caa67e"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "trivial.",
            "VernacExtend",
            "6704630005ea37c1f66f817f0d3cb83967ca08c5"
        ],
        [
            "Qed.",
            "VernacEndProof",
            "6eee6c55dea8e22a11abc36404343a43e520a888"
        ],
        [
            "End REC_COP3_RELAT.",
            "VernacEndSegment",
            "9749ab42a52fe3bb359b57742e55a505fdda7a71"
        ]
    ],
    "proofs": [
        {
            "name": "rcop3_trans_le_dt_time",
            "line_nb": 11,
            "steps": [
                {
                    "command": [
                        "intros; simpl in |- *.",
                        "VernacExtend",
                        "3da5a0bf1c6e40c602010ee4543b1d990c82e623"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s2 s0); intro.",
                        "VernacExtend",
                        "3a750dda87cea78040c43d82f731b7c5ade41f05"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite update_here; trivial.",
                        "VernacExtend",
                        "7717a9f3a35a4c8dc2d13c8002cb6be83f8968d0"
                    ]
                },
                {
                    "command": [
                        "rewrite update_elsewhere; auto.",
                        "VernacExtend",
                        "f6a65c232485cfaff064f8f73e925248ea1fbdf6"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_diff_site",
            "line_nb": 17,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; apply H.",
                        "VernacExtend",
                        "40e955530c6d08f829f8392bc39326e321ccc0fd"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := s2).",
                        "VernacExtend",
                        "0e5ff329d6153e9514e087cb4f38b351eafae45f"
                    ]
                },
                {
                    "command": [
                        "apply in_post with (m' := inc_dec s1) (s1 := s2) (s2 := owner).",
                        "VernacExtend",
                        "b0015975fe50d27a8afe5a7769415fc32d769c6f"
                    ]
                },
                {
                    "command": [
                        "discriminate.",
                        "VernacExtend",
                        "66ca81b65e1a53372a2515fdfdd2a6b0677cb9c8"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_rt",
            "line_nb": 24,
            "steps": [
                {
                    "command": [
                        "case (eq_site_dec s0 s2); simpl in |- *; intros.",
                        "VernacExtend",
                        "034211a03f0da6432d58610215597d2d8158a665"
                    ]
                },
                {
                    "command": [
                        "rewrite e; apply S_set_rec_table; auto.",
                        "VernacExtend",
                        "20499d57adcb763260aa069b1c1d493f1afa5162"
                    ]
                },
                {
                    "command": [
                        "apply no_set_rec_table; auto.",
                        "VernacExtend",
                        "c8be7abff60d320fa02b9e44d953a3d001f052a8"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_in_queue",
            "line_nb": 29,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros.",
                        "VernacExtend",
                        "429a59199da524088af55673600740ccc58db31e"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := s2).",
                        "VernacExtend",
                        "0e5ff329d6153e9514e087cb4f38b351eafae45f"
                    ]
                },
                {
                    "command": [
                        "apply in_post with (m' := inc_dec s1) (s1 := s2) (s2 := owner).",
                        "VernacExtend",
                        "b0015975fe50d27a8afe5a7769415fc32d769c6f"
                    ]
                },
                {
                    "command": [
                        "injection; auto.",
                        "VernacExtend",
                        "0e400e987466344e4dac5b3b0170ac0680768302"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_in_other_queue",
            "line_nb": 36,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros.",
                        "VernacExtend",
                        "429a59199da524088af55673600740ccc58db31e"
                    ]
                },
                {
                    "command": [
                        "apply in_collect with (s1 := s1) (s2 := s2).",
                        "VernacExtend",
                        "0e5ff329d6153e9514e087cb4f38b351eafae45f"
                    ]
                },
                {
                    "command": [
                        "generalize H0; rewrite post_elsewhere.",
                        "VernacExtend",
                        "7ee02044a0c834c75b6a305a7779b1965f55eca1"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "elim H; auto.",
                        "VernacExtend",
                        "93275a139e0a54467a849c9ab468d4fd7beb5813"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_st_rt",
            "line_nb": 43,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros; auto.",
                        "VernacExtend",
                        "660f19833632e521795ec4ce4162c766e65cfa97"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "rewrite e; apply true_set_rec_table.",
                        "VernacExtend",
                        "e4b8d663e0ada17a264f8549186602fe93da81ff"
                    ]
                },
                {
                    "command": [
                        "rewrite inch_set_rec_table; auto.",
                        "VernacExtend",
                        "ef3240f5b225e9412079404d361f46aa719b37f7"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_ctrl_copy",
            "line_nb": 55,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_copy in |- *; simpl in |- *.",
                        "VernacExtend",
                        "10cb8e1608a786cca8a8cea802af224078930580"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s3 s2); intro.",
                        "VernacExtend",
                        "d50e3abc83b7c8e35183357f59cbcf6dd3f8eb25"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite e0; apply collect_card_mess; trivial.",
                        "VernacExtend",
                        "f6b8af793926a6db9c08399d4c97b0eb8826dff9"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "left; discriminate.",
                        "VernacExtend",
                        "0c9f0ded6238204e1809d52f205a39e56051662a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_ctrl_dec",
            "line_nb": 67,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_dec in |- *; simpl in |- *.",
                        "VernacExtend",
                        "9b9bef68c0bec336819032a940d801f705091a4b"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "left; discriminate.",
                        "VernacExtend",
                        "0c9f0ded6238204e1809d52f205a39e56051662a"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_ctrl_inc",
            "line_nb": 74,
            "steps": [
                {
                    "command": [
                        "intros; unfold ctrl_inc in |- *; simpl in |- *.",
                        "VernacExtend",
                        "135f8e1d52a81f90094ceb6c0153c4c7c9326538"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s3 s2); intro.",
                        "VernacExtend",
                        "d50e3abc83b7c8e35183357f59cbcf6dd3f8eb25"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite e0; rewrite post_card_mess.",
                        "VernacExtend",
                        "f0ca893be090ed954c8020865f29d7be531721c6"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_collect_card_mess.",
                        "VernacExtend",
                        "7b7cd8966bc0f48c28287eecfa44eec9d45b2235"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "rewrite diff_post_card_mess.",
                        "VernacExtend",
                        "648e33f7c4b5f808f89c61ce19ae4346b3395446"
                    ]
                },
                {
                    "command": [
                        "apply diff_collect_card_mess.",
                        "VernacExtend",
                        "c2033b149366c865ee53bdf2ea934fd0191be544"
                    ]
                },
                {
                    "command": [
                        "apply diff_or_elsewhere with (m := copy); [ trivial | discriminate ].",
                        "VernacExtend",
                        "822bd1055444467a9814bdd430a1c774c57edfde"
                    ]
                },
                {
                    "command": [
                        "left; injection; auto.",
                        "VernacExtend",
                        "e39364d67d9fc70231bee7a041cc02f472643b2e"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_sigma_copy",
            "line_nb": 91,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_copy in |- *.",
                        "VernacExtend",
                        "5fce85c78385dc6d4325eb0fb6f9a0642cbc18d4"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "apply sigma__pred with (eq_E_dec := eq_site_dec) (x0 := s2).",
                        "VernacExtend",
                        "08f536ce6dddf6c9a6c6d9439a9c52e1886a6ccf"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_ctrl_copy.",
                        "VernacExtend",
                        "f0d641e05a1641191961d653ad1676f21a4e330d"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "653afdaeefcf03b0507377574c3167114828a18b"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rcop3_trans_ctrl_copy.",
                        "VernacExtend",
                        "4b73ae10e6894d178382a300a87409486d4d8101"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
                        "VernacExtend",
                        "41db580bc3cd5c3849751b5ef5e771bb655d723f"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rcop3_trans_ctrl_copy.",
                        "VernacExtend",
                        "f372d24441419d6c6a78f28647d2b8d60457076d"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_sigma_dec",
            "line_nb": 103,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_dec in |- *.",
                        "VernacExtend",
                        "cf95a8d3633306b722fd4f486424a53f174bf8cb"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; apply rcop3_trans_ctrl_dec.",
                        "VernacExtend",
                        "8c5b08f2d5825b16f82e8bff3a72fee5e8d55b7f"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_sigma_inc",
            "line_nb": 107,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl_inc in |- *.",
                        "VernacExtend",
                        "928aeb8f6b1416ef90f495e5c306cde7855e5a22"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro.",
                        "VernacExtend",
                        "a5564020b141ec93b0978b74a49d65bad19c63e1"
                    ]
                },
                {
                    "command": [
                        "apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s2).",
                        "VernacExtend",
                        "4fdfffc816ff9105f5f7703e2bf9ed9a7ae890ca"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_ctrl_inc.",
                        "VernacExtend",
                        "797420dc11c162f8266ae319beaaa3d2e4a81b5f"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "653afdaeefcf03b0507377574c3167114828a18b"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rcop3_trans_ctrl_inc.",
                        "VernacExtend",
                        "585120e9e628a76322cf7d90ef466594325f0cf6"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_ineq; trivial.",
                        "VernacExtend",
                        "41db580bc3cd5c3849751b5ef5e771bb655d723f"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rcop3_trans_ctrl_inc.",
                        "VernacExtend",
                        "bc046eaecc8181b5f9b01005f8a8adb1a78856f8"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_sigma_ctrl",
            "line_nb": 119,
            "steps": [
                {
                    "command": [
                        "intros; unfold sigma_ctrl in |- *.",
                        "VernacExtend",
                        "8fdf3c67055335bf906f5c7ff2715b99aaee9be0"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_sigma_copy.",
                        "VernacExtend",
                        "8e23f94b2fb4919396999a9aadacd79f5320e555"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_sigma_dec.",
                        "VernacExtend",
                        "320b134943f845f9712ddf78f4e190a54774d692"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_sigma_inc.",
                        "VernacExtend",
                        "6ed4345d8abc905a27b6dd0c7cc03109779ef6fe"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s1); intro; omega.",
                        "VernacExtend",
                        "8264472361765ed9829726e58d80bde1a206b72d"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_xi",
            "line_nb": 133,
            "steps": [
                {
                    "command": [
                        "intro; unfold xi in |- *.",
                        "VernacExtend",
                        "05d34ae5f19b63108613417ffb793999694d2636"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_ctrl_copy.",
                        "VernacExtend",
                        "f0d641e05a1641191961d653ad1676f21a4e330d"
                    ]
                },
                {
                    "command": [
                        "rewrite case_ineq.",
                        "VernacExtend",
                        "cafdbce789bf8600ceedcbb9d26440d22cbd6f1a"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_ctrl_dec.",
                        "VernacExtend",
                        "34de8f5547e2da18c9b9e7ae6a882ee95e838dd7"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_rt.",
                        "VernacExtend",
                        "cee7e6f66ebda5eff882e4a8238639e2abd5c9d9"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "omega.",
                        "VernacExtend",
                        "32c6c865d255452c7e10c77111456d1981cede39"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_yi",
            "line_nb": 147,
            "steps": [
                {
                    "command": [
                        "intro; unfold yi in |- *.",
                        "VernacExtend",
                        "577c2e11d5394edfec365d914e59eab5e9abec0c"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro.",
                        "VernacExtend",
                        "ae33244c2ce952211d5ba4482b1043ff7a4be336"
                    ]
                },
                {
                    "command": [
                        "apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s1).",
                        "VernacExtend",
                        "ec5029fbace097ed02e67552330a841cc2d7d738"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_ctrl_inc.",
                        "VernacExtend",
                        "797420dc11c162f8266ae319beaaa3d2e4a81b5f"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite case_eq; apply case_eq.",
                        "VernacExtend",
                        "653afdaeefcf03b0507377574c3167114828a18b"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rcop3_trans_ctrl_inc.",
                        "VernacExtend",
                        "585120e9e628a76322cf7d90ef466594325f0cf6"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "apply sigma_simpl; intros; rewrite rcop3_trans_ctrl_inc.",
                        "VernacExtend",
                        "bc046eaecc8181b5f9b01005f8a8adb1a78856f8"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec x s1); intro.",
                        "VernacExtend",
                        "238149f83248c62c710fdaaf82201385d68d9805"
                    ]
                },
                {
                    "command": [
                        "apply case_ineq; trivial.",
                        "VernacExtend",
                        "65156e68f15bd790c48a85168ac71b0bab6bee0b"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_sigma_xi",
            "line_nb": 164,
            "steps": [
                {
                    "command": [
                        "unfold sigma_xi in |- *; apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s2).",
                        "VernacExtend",
                        "8b9bcef01703dbe126d0db9dbbeb9ddaf50633e5"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite (rcop3_trans_xi s2); apply case_eq.",
                        "VernacExtend",
                        "d173903f71c5f612037886b96caa9dcf954c8a09"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rcop3_trans_xi; apply case_ineq; trivial.",
                        "VernacExtend",
                        "4ff72afdc42924698035b38bb943a666b7dc405c"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_sigma_yi",
            "line_nb": 170,
            "steps": [
                {
                    "command": [
                        "unfold sigma_yi in |- *; apply sigma__S with (eq_E_dec := eq_site_dec) (x0 := s2).",
                        "VernacExtend",
                        "e44a5206ba8b263735cf245a85a03b15db67e80d"
                    ]
                },
                {
                    "command": [
                        "exact finite_site.",
                        "VernacExtend",
                        "8fa725edc657e5b2faf78256b647f13ef1ff3f87"
                    ]
                },
                {
                    "command": [
                        "rewrite rcop3_trans_yi; apply case_eq.",
                        "VernacExtend",
                        "c50ebcce8f8025b3b1b9876753bbbbfd432533a3"
                    ]
                },
                {
                    "command": [
                        "intros; rewrite rcop3_trans_yi; apply case_ineq; trivial.",
                        "VernacExtend",
                        "9db0bcd9110398748edd50662b52471c1e209c20"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_D",
            "line_nb": 182,
            "steps": [
                {
                    "command": [
                        "case (eq_site_dec s0 s2); intro; simpl in |- *.",
                        "VernacExtend",
                        "7a71eaa0281b1f45fbf15247cdf075e096793d64"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite true_set_rec_table; intros; discriminate H0.",
                        "VernacExtend",
                        "cd455a541344c7e5d5594b2d4fd52fea86abc79e"
                    ]
                },
                {
                    "command": [
                        "rewrite inch_set_rec_table.",
                        "VernacExtend",
                        "c12721c2a909d421790f5570769a5ce2e2f593bb"
                    ]
                },
                {
                    "command": [
                        "intros; apply D_post_elsewhere.",
                        "VernacExtend",
                        "7be3be42e8bb2a72114277f8dac5175a45e4ede7"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply D_collect; auto.",
                        "VernacExtend",
                        "f81c62867d542a47c86a1eab2d79de2b7a911d3a"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_alt",
            "line_nb": 191,
            "steps": [
                {
                    "command": [
                        "case (eq_site_dec s2 s0); intros; simpl in |- *.",
                        "VernacExtend",
                        "b8506a006f3fa6675315e6a1cfb5753587d6ab85"
                    ]
                },
                {
                    "command": [
                        "rewrite e; apply alt_post_inc.",
                        "VernacExtend",
                        "4bfb0494a38a7298c7957d3db196b69ad304ccb0"
                    ]
                },
                {
                    "command": [
                        "apply alt_collect; trivial.",
                        "VernacExtend",
                        "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
                    ]
                },
                {
                    "command": [
                        "rewrite collect_elsewhere.",
                        "VernacExtend",
                        "7d75b6d8a231457a3fa3c65d95a5d44cbcd8a0c7"
                    ]
                },
                {
                    "command": [
                        "rewrite e in H; elim H; auto.",
                        "VernacExtend",
                        "117dd2aa7ac62eda7751216a5f82d981497a3834"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s1 s0); intro.",
                        "VernacExtend",
                        "9f61788227ff80f19e4e45684dd0d335fda57150"
                    ]
                },
                {
                    "command": [
                        "rewrite e0 in not_owner; auto.",
                        "VernacExtend",
                        "972c4525005ba77d2f3e169f0d5aa479273c6f84"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply alt_post_elsewhere.",
                        "VernacExtend",
                        "d8707de3bbcadf657a04950f15998acbe09a730a"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "apply alt_collect; trivial.",
                        "VernacExtend",
                        "7b633af694ed00ba3a5b0879ae69e5c8334f69e1"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "no_ancestor_s2",
            "line_nb": 212,
            "steps": [
                {
                    "command": [
                        "intro; red in |- *; intro; absurd (false = rt c0 s2).",
                        "VernacExtend",
                        "026a86b257724bd4d5364e1fd773cf92ad872f4a"
                    ]
                },
                {
                    "command": [
                        "apply true_not_false; apply (ancestor_rt s); trivial.",
                        "VernacExtend",
                        "bb11d695ce9029ea4c49b15bc31c7ba8e6836cd7"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_parent",
            "line_nb": 217,
            "steps": [
                {
                    "command": [
                        "intros; generalize H; elim H0.",
                        "VernacExtend",
                        "352c0248f41883c0b441f79482221516c486c5a5"
                    ]
                },
                {
                    "command": [
                        "intros; apply parent_intro.",
                        "VernacExtend",
                        "5b8ae80e8ff7038c7baf54cb77778c5593f6980b"
                    ]
                },
                {
                    "command": [
                        "decompose [or] H2.",
                        "VernacExtend",
                        "a43b6e70b23d656d55419908b942a29adcd73972"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_in_queue with (s1 := s1) (s2 := s2); auto.",
                        "VernacExtend",
                        "f0200cacbaa6870c17aa122cbacf4814e13d235c"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_in_other_queue with (s1 := s1) (s2 := s2); auto.",
                        "VernacExtend",
                        "487eb962f5759be1b5eef1a3fa7bf75753b7a8ab"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_no_parent",
            "line_nb": 224,
            "steps": [
                {
                    "command": [
                        "intros; red in |- *; intro; elim H0.",
                        "VernacExtend",
                        "d5122208055c5bc27adebee790fa8d6081a7b665"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_parent; trivial.",
                        "VernacExtend",
                        "befb94f01a265ff0b0b038cf1808f232d4099307"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        },
        {
            "name": "rcop3_trans_parent_cr",
            "line_nb": 228,
            "steps": [
                {
                    "command": [
                        "simpl in |- *; intros.",
                        "VernacExtend",
                        "429a59199da524088af55673600740ccc58db31e"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s2 s3); intro.",
                        "VernacExtend",
                        "195aee960a16487a99b8447ecddbc5b996a9d3dd"
                    ]
                },
                {
                    "command": [
                        "absurd (parent (rec_copy3_trans c0 s1 s2) s2 s4).",
                        "VernacExtend",
                        "7356f65a29aae2aa0a05646491f93e15f2b3f614"
                    ]
                },
                {
                    "command": [
                        "apply rcop3_trans_no_parent.",
                        "VernacExtend",
                        "4b8b726ad7df94e0614fa06eb8bd5424653cd4c3"
                    ]
                },
                {
                    "command": [
                        "auto.",
                        "VernacExtend",
                        "1f09da0addd069b3b65326f8c71967acc1e985af"
                    ]
                },
                {
                    "command": [
                        "red in |- *; intro.",
                        "VernacExtend",
                        "12e00b6ab6f8834b6f81959ca42843abaa311f37"
                    ]
                },
                {
                    "command": [
                        "elim (no_ancestor_s2 s4); apply short; trivial.",
                        "VernacExtend",
                        "8657e5daaab6fe10fbf41ad3e9b92c134e7663e3"
                    ]
                },
                {
                    "command": [
                        "rewrite <- e in H0; trivial.",
                        "VernacExtend",
                        "00fa6f32f54c8d95f9d2bf02ed3a0fcfde05a7e2"
                    ]
                },
                {
                    "command": [
                        "rewrite update_elsewhere.",
                        "VernacExtend",
                        "1bfc6c1bbf876c42e5518148f557878c4bc33a99"
                    ]
                },
                {
                    "command": [
                        "case (eq_site_dec s2 s4); intro.",
                        "VernacExtend",
                        "1afc2076e0e729e0063221b344ff5bd6c42b7ee1"
                    ]
                },
                {
                    "command": [
                        "rewrite e; rewrite update_here.",
                        "VernacExtend",
                        "fa10db7bb83a7fba54195ab36f31465f57dbc408"
                    ]
                },
                {
                    "command": [
                        "generalize (le_dt_time s3); omega.",
                        "VernacExtend",
                        "373755216481d81e2af8cff430dfd2d764321267"
                    ]
                },
                {
                    "command": [
                        "rewrite update_elsewhere.",
                        "VernacExtend",
                        "1bfc6c1bbf876c42e5518148f557878c4bc33a99"
                    ]
                },
                {
                    "command": [
                        "apply H; apply rcop3_trans_parent; auto.",
                        "VernacExtend",
                        "4318fbc20f4d61f61c1122a8a638afdd24caa67e"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "trivial.",
                        "VernacExtend",
                        "6704630005ea37c1f66f817f0d3cb83967ca08c5"
                    ]
                },
                {
                    "command": [
                        "Qed.",
                        "VernacEndProof",
                        "6eee6c55dea8e22a11abc36404343a43e520a888"
                    ]
                }
            ]
        }
    ]
}