{
  "id": "hardware-low-level-details/ice40-fpga/ice40-fpga",
  "title": "ICE40 FPGA",
  "description": "The FPGA ICE40 is a programmable IO engine between the GPIO and main RP2040 processor. Normally there is a default configuration for the FPGA. Changing the FPGA is an advanced topic.",
  "source": "@site/docs/hardware-low-level-details/ice40-fpga/ice40-fpga.md",
  "sourceDirName": "hardware-low-level-details/ice40-fpga",
  "slug": "/hardware-low-level-details/ice40-fpga/",
  "permalink": "/hardware-low-level-details/ice40-fpga/",
  "draft": false,
  "unlisted": false,
  "editUrl": "https://github.com/freewili/FreeWili_WebDocs/blob/main/docs/hardware-low-level-details/ice40-fpga/ice40-fpga.md",
  "tags": [],
  "version": "current",
  "sidebarPosition": 1,
  "frontMatter": {
    "sidebar_position": 1
  },
  "sidebar": "tutorialSidebar",
  "previous": {
    "title": "Hardware Low Level Details",
    "permalink": "/hardware-low-level-details/"
  },
  "next": {
    "title": "ice40 FPGA Overview",
    "permalink": "/hardware-low-level-details/ice40-fpga/ice40-fpga-overview"
  }
}