<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: UDMA Driver Configuration</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__DRV__UDMA__CFG__MODULE.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">UDMA Driver Configuration<div class="ingroups"><a class="el" href="group__DRV__UDMA__MODULE.html">UDMA Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<p>This is UDMA driver configuration parameters </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:udma__cfg_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__cfg_8h.html">udma_cfg.h</a></td></tr>
<tr class="memdesc:udma__cfg_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA configuration parameters. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga599b8e8bd75cb486fc1d3d629131b86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga599b8e8bd75cb486fc1d3d629131b86e">UDMA_DEFAULT_RM_PROXY_THREAD_START</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga599b8e8bd75cb486fc1d3d629131b86e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default proxy thread number to start the allocation per core.  <a href="#ga599b8e8bd75cb486fc1d3d629131b86e">More...</a><br /></td></tr>
<tr class="separator:ga599b8e8bd75cb486fc1d3d629131b86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c7f15af88e7796b52ba65c711fa902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga38c7f15af88e7796b52ba65c711fa902">UDMA_DEFAULT_RING_ORDER_ID</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga38c7f15af88e7796b52ba65c711fa902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default ring order ID.  <a href="#ga38c7f15af88e7796b52ba65c711fa902">More...</a><br /></td></tr>
<tr class="separator:ga38c7f15af88e7796b52ba65c711fa902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786502a3deea86c914c2ec5ec7e583f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga786502a3deea86c914c2ec5ec7e583f6">UDMA_DEFAULT_TX_CH_DMA_PRIORITY</a>&#160;&#160;&#160;(<a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a>)</td></tr>
<tr class="memdesc:ga786502a3deea86c914c2ec5ec7e583f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default TX channel DMA priority.  <a href="#ga786502a3deea86c914c2ec5ec7e583f6">More...</a><br /></td></tr>
<tr class="separator:ga786502a3deea86c914c2ec5ec7e583f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e22dd400389882fc8f7768d5f9f967b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga7e22dd400389882fc8f7768d5f9f967b">UDMA_DEFAULT_RX_CH_DMA_PRIORITY</a>&#160;&#160;&#160;(<a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a>)</td></tr>
<tr class="memdesc:ga7e22dd400389882fc8f7768d5f9f967b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default RX channel DMA priority.  <a href="#ga7e22dd400389882fc8f7768d5f9f967b">More...</a><br /></td></tr>
<tr class="separator:ga7e22dd400389882fc8f7768d5f9f967b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b2f861b9ff727b724812bdc59f3447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaa8b2f861b9ff727b724812bdc59f3447">UDMA_DEFAULT_UTC_CH_DMA_PRIORITY</a>&#160;&#160;&#160;(<a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a>)</td></tr>
<tr class="memdesc:gaa8b2f861b9ff727b724812bdc59f3447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default RX channel DMA priority.  <a href="#gaa8b2f861b9ff727b724812bdc59f3447">More...</a><br /></td></tr>
<tr class="separator:gaa8b2f861b9ff727b724812bdc59f3447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafad7ecfc86c5f5052d05372d0704db8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gafad7ecfc86c5f5052d05372d0704db8b">UDMA_DEFAULT_TX_CH_BUS_PRIORITY</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:gafad7ecfc86c5f5052d05372d0704db8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default TX channel bus priority.  <a href="#gafad7ecfc86c5f5052d05372d0704db8b">More...</a><br /></td></tr>
<tr class="separator:gafad7ecfc86c5f5052d05372d0704db8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ac2703c417b74686ba0171180f698b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga52ac2703c417b74686ba0171180f698b">UDMA_DEFAULT_RX_CH_BUS_PRIORITY</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga52ac2703c417b74686ba0171180f698b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default RX channel bus priority.  <a href="#ga52ac2703c417b74686ba0171180f698b">More...</a><br /></td></tr>
<tr class="separator:ga52ac2703c417b74686ba0171180f698b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc434e7b6aab6b7500bff0ae898f8834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gafc434e7b6aab6b7500bff0ae898f8834">UDMA_DEFAULT_UTC_CH_BUS_PRIORITY</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:gafc434e7b6aab6b7500bff0ae898f8834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default RX channel bus priority.  <a href="#gafc434e7b6aab6b7500bff0ae898f8834">More...</a><br /></td></tr>
<tr class="separator:gafc434e7b6aab6b7500bff0ae898f8834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e7c2945ce141ef31481f1824b467367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga9e7c2945ce141ef31481f1824b467367">UDMA_DEFAULT_TX_CH_BUS_QOS</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga9e7c2945ce141ef31481f1824b467367"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default TX channel bus QOS.  <a href="#ga9e7c2945ce141ef31481f1824b467367">More...</a><br /></td></tr>
<tr class="separator:ga9e7c2945ce141ef31481f1824b467367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac579ee747f1a3e58cb8e0e268db00c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gac579ee747f1a3e58cb8e0e268db00c29">UDMA_DEFAULT_RX_CH_BUS_QOS</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:gac579ee747f1a3e58cb8e0e268db00c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default RX channel bus QOS.  <a href="#gac579ee747f1a3e58cb8e0e268db00c29">More...</a><br /></td></tr>
<tr class="separator:gac579ee747f1a3e58cb8e0e268db00c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95dbbeafdafeb0ae61fdb2f6be718ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga95dbbeafdafeb0ae61fdb2f6be718ad1">UDMA_DEFAULT_UTC_CH_BUS_QOS</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga95dbbeafdafeb0ae61fdb2f6be718ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default RX channel bus QOS.  <a href="#ga95dbbeafdafeb0ae61fdb2f6be718ad1">More...</a><br /></td></tr>
<tr class="separator:ga95dbbeafdafeb0ae61fdb2f6be718ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae24729b536b9aacc4d6e8c3eeeff0d54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gae24729b536b9aacc4d6e8c3eeeff0d54">UDMA_DEFAULT_TX_CH_BUS_ORDERID</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gae24729b536b9aacc4d6e8c3eeeff0d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default TX channel bus order ID.  <a href="#gae24729b536b9aacc4d6e8c3eeeff0d54">More...</a><br /></td></tr>
<tr class="separator:gae24729b536b9aacc4d6e8c3eeeff0d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ac2b49fea132e9a293f4248daa8854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gab3ac2b49fea132e9a293f4248daa8854">UDMA_DEFAULT_RX_CH_BUS_ORDERID</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:gab3ac2b49fea132e9a293f4248daa8854"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default RX channel bus order ID.  <a href="#gab3ac2b49fea132e9a293f4248daa8854">More...</a><br /></td></tr>
<tr class="separator:gab3ac2b49fea132e9a293f4248daa8854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6080a8387420024e21580294d9e49f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga6080a8387420024e21580294d9e49f0b">UDMA_DEFAULT_UTC_CH_BUS_ORDERID</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ga6080a8387420024e21580294d9e49f0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default RX channel bus order ID.  <a href="#ga6080a8387420024e21580294d9e49f0b">More...</a><br /></td></tr>
<tr class="separator:ga6080a8387420024e21580294d9e49f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618e0185f14f7bafc4c7a1f15a9718ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga618e0185f14f7bafc4c7a1f15a9718ce">UDMA_CFG_PRINT_BUF_LEN</a>&#160;&#160;&#160;((uint32_t) 1024U)</td></tr>
<tr class="memdesc:ga618e0185f14f7bafc4c7a1f15a9718ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">UDMA print buffer length.  <a href="#ga618e0185f14f7bafc4c7a1f15a9718ce">More...</a><br /></td></tr>
<tr class="separator:ga618e0185f14f7bafc4c7a1f15a9718ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1468d0e186a3d9bac1f3831bab489a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gad1468d0e186a3d9bac1f3831bab489a2">UDMA_DEFAULT_CH_DISABLE_TIMEOUT</a>&#160;&#160;&#160;(100U)</td></tr>
<tr class="memdesc:gad1468d0e186a3d9bac1f3831bab489a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default UDMA channel disable timeout.  <a href="#gad1468d0e186a3d9bac1f3831bab489a2">More...</a><br /></td></tr>
<tr class="separator:gad1468d0e186a3d9bac1f3831bab489a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d862027344771507a33282be769f5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gab6d862027344771507a33282be769f5b">UDMA_SCICLIENT_TIMEOUT</a>&#160;&#160;&#160;(<a class="el" href="group__SCICLIENT__HAL.html#ga64182990d77267ceac444836448a2a8c">SCICLIENT_SERVICE_WAIT_FOREVER</a>)</td></tr>
<tr class="memdesc:gab6d862027344771507a33282be769f5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SCICLIENT API timeout.  <a href="#gab6d862027344771507a33282be769f5b">More...</a><br /></td></tr>
<tr class="separator:gab6d862027344771507a33282be769f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e8b1d425c8e4d7f19df3f01e06ca7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gae7e8b1d425c8e4d7f19df3f01e06ca7b">UDMA_RM_MAX_BLK_COPY_CH</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gae7e8b1d425c8e4d7f19df3f01e06ca7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c13616dbae2c17741813a1dc9d8b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf3c13616dbae2c17741813a1dc9d8b96">UDMA_RM_MAX_BLK_COPY_HC_CH</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaf3c13616dbae2c17741813a1dc9d8b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ba1552cb157a7ba232fb61611d69d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf4ba1552cb157a7ba232fb61611d69d3">UDMA_RM_MAX_BLK_COPY_UHC_CH</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaf4ba1552cb157a7ba232fb61611d69d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4fe9c3db70a262830342f2d67791b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga8d4fe9c3db70a262830342f2d67791b8">UDMA_RM_MAX_TX_CH</a>&#160;&#160;&#160;(256U)</td></tr>
<tr class="separator:ga8d4fe9c3db70a262830342f2d67791b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6b39bd8feeace0dff3c32e72c35e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga3b6b39bd8feeace0dff3c32e72c35e6d">UDMA_RM_MAX_TX_HC_CH</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga3b6b39bd8feeace0dff3c32e72c35e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2929f528fc237102c972dac29b5dd562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga2929f528fc237102c972dac29b5dd562">UDMA_RM_MAX_TX_UHC_CH</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga2929f528fc237102c972dac29b5dd562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86dcb11099d553097ecda984cf2e5214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga86dcb11099d553097ecda984cf2e5214">UDMA_RM_MAX_RX_CH</a>&#160;&#160;&#160;(256U)</td></tr>
<tr class="separator:ga86dcb11099d553097ecda984cf2e5214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b0990212c6eb531d31c5de26b7b8a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga8b0990212c6eb531d31c5de26b7b8a88">UDMA_RM_MAX_RX_HC_CH</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga8b0990212c6eb531d31c5de26b7b8a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d547de2c4882386f2aa134a14e8009"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga99d547de2c4882386f2aa134a14e8009">UDMA_RM_MAX_RX_UHC_CH</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga99d547de2c4882386f2aa134a14e8009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7ab50ea934026c3b5f52d6427d2339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaef7ab50ea934026c3b5f52d6427d2339">UDMA_RM_MAX_UTC_CH_PER_INST</a>&#160;&#160;&#160;(96U)</td></tr>
<tr class="separator:gaef7ab50ea934026c3b5f52d6427d2339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad74260729862fa9b843d06c5a6f39284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gad74260729862fa9b843d06c5a6f39284">UDMA_RM_MAX_MAPPED_TX_CH_PER_GROUP</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gad74260729862fa9b843d06c5a6f39284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23de0abcb233aa8fa3742d2099b2f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf23de0abcb233aa8fa3742d2099b2f83">UDMA_RM_MAX_MAPPED_RX_CH_PER_GROUP</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaf23de0abcb233aa8fa3742d2099b2f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d112ff92aee76f3037fbda6d148c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga36d112ff92aee76f3037fbda6d148c57">UDMA_RM_MAX_MAPPED_RING_PER_GROUP</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="separator:ga36d112ff92aee76f3037fbda6d148c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326c806f06f3d48e15209f3e0214cadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga326c806f06f3d48e15209f3e0214cadb">UDMA_RM_MAX_FREE_RING</a>&#160;&#160;&#160;(1024U)</td></tr>
<tr class="separator:ga326c806f06f3d48e15209f3e0214cadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e327ffb0827b63d4f5a94aa36cf10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaef7e327ffb0827b63d4f5a94aa36cf10">UDMA_RM_MAX_FREE_FLOW</a>&#160;&#160;&#160;(256U)</td></tr>
<tr class="separator:gaef7e327ffb0827b63d4f5a94aa36cf10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83ac345b1b10ad4192a9d600b767460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gac83ac345b1b10ad4192a9d600b767460">UDMA_RM_MAX_GLOBAL_EVENT</a>&#160;&#160;&#160;(1024U)</td></tr>
<tr class="separator:gac83ac345b1b10ad4192a9d600b767460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429129431f591c34b21f150817780ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga429129431f591c34b21f150817780ff7">UDMA_RM_MAX_VINTR</a>&#160;&#160;&#160;(512U)</td></tr>
<tr class="separator:ga429129431f591c34b21f150817780ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77f015b0e3d5709f2a2cca2cab51da3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaa77f015b0e3d5709f2a2cca2cab51da3">UDMA_RM_MAX_IR_INTR</a>&#160;&#160;&#160;(128U)</td></tr>
<tr class="separator:gaa77f015b0e3d5709f2a2cca2cab51da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ddb7e5837d7420a938225c40c9e625a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga1ddb7e5837d7420a938225c40c9e625a">UDMA_RM_MAX_PROXY</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga1ddb7e5837d7420a938225c40c9e625a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84efce15f1db4da2eef07b10ad001688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga84efce15f1db4da2eef07b10ad001688">UDMA_RM_MAX_RING_MON</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:ga84efce15f1db4da2eef07b10ad001688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99245bc3ffd4d47aefcee9c4f8c59616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga99245bc3ffd4d47aefcee9c4f8c59616">UDMA_RM_BLK_COPY_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gae7e8b1d425c8e4d7f19df3f01e06ca7b">UDMA_RM_MAX_BLK_COPY_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga99245bc3ffd4d47aefcee9c4f8c59616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a390d0948a3cf56eff522a60bc2acfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga4a390d0948a3cf56eff522a60bc2acfd">UDMA_RM_BLK_COPY_HC_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf3c13616dbae2c17741813a1dc9d8b96">UDMA_RM_MAX_BLK_COPY_HC_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga4a390d0948a3cf56eff522a60bc2acfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75f0d9d094a1d4c2cad9d3f1708a006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gae75f0d9d094a1d4c2cad9d3f1708a006">UDMA_RM_BLK_COPY_UHC_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf4ba1552cb157a7ba232fb61611d69d3">UDMA_RM_MAX_BLK_COPY_UHC_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:gae75f0d9d094a1d4c2cad9d3f1708a006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba26ce25202217ed9c99ef54a194b02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaba26ce25202217ed9c99ef54a194b02b">UDMA_RM_TX_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga8d4fe9c3db70a262830342f2d67791b8">UDMA_RM_MAX_TX_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:gaba26ce25202217ed9c99ef54a194b02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad883e2b0eb9342d60c42a428112bae8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gad883e2b0eb9342d60c42a428112bae8a">UDMA_RM_TX_HC_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga3b6b39bd8feeace0dff3c32e72c35e6d">UDMA_RM_MAX_TX_HC_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:gad883e2b0eb9342d60c42a428112bae8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf47e3fe6bdff7f260eb9563509bc7ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gacf47e3fe6bdff7f260eb9563509bc7ae">UDMA_RM_TX_UHC_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga2929f528fc237102c972dac29b5dd562">UDMA_RM_MAX_TX_UHC_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:gacf47e3fe6bdff7f260eb9563509bc7ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1745e8c75d545f5f0e8a66262fc83c2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga1745e8c75d545f5f0e8a66262fc83c2f">UDMA_RM_RX_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga86dcb11099d553097ecda984cf2e5214">UDMA_RM_MAX_RX_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga1745e8c75d545f5f0e8a66262fc83c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449608e1493a3e7014363052158a517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga449608e1493a3e7014363052158a517e">UDMA_RM_RX_HC_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga8b0990212c6eb531d31c5de26b7b8a88">UDMA_RM_MAX_RX_HC_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga449608e1493a3e7014363052158a517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad397a58cfbe66fdbc8d5683eeb8c381b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gad397a58cfbe66fdbc8d5683eeb8c381b">UDMA_RM_RX_UHC_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga99d547de2c4882386f2aa134a14e8009">UDMA_RM_MAX_RX_UHC_CH</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:gad397a58cfbe66fdbc8d5683eeb8c381b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3143e91e17506b4883e6c00031b4a344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga3143e91e17506b4883e6c00031b4a344">UDMA_RM_UTC_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaef7ab50ea934026c3b5f52d6427d2339">UDMA_RM_MAX_UTC_CH_PER_INST</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga3143e91e17506b4883e6c00031b4a344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4d1b372576cab6a1a57bfb56e67ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaeb4d1b372576cab6a1a57bfb56e67ddd">UDMA_RM_MAPPED_TX_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gad74260729862fa9b843d06c5a6f39284">UDMA_RM_MAX_MAPPED_TX_CH_PER_GROUP</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:gaeb4d1b372576cab6a1a57bfb56e67ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506e4508ec4076b8a8a824e9d11c4e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga506e4508ec4076b8a8a824e9d11c4e02">UDMA_RM_MAPPED_RX_CH_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf23de0abcb233aa8fa3742d2099b2f83">UDMA_RM_MAX_MAPPED_RX_CH_PER_GROUP</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga506e4508ec4076b8a8a824e9d11c4e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad4681c4618e9ac095d0d8d81cfdf96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga4ad4681c4618e9ac095d0d8d81cfdf96">UDMA_RM_MAPPED_RING_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga36d112ff92aee76f3037fbda6d148c57">UDMA_RM_MAX_MAPPED_RING_PER_GROUP</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga4ad4681c4618e9ac095d0d8d81cfdf96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf32de7f31cad5e8520dac2dc4979606c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf32de7f31cad5e8520dac2dc4979606c">UDMA_RM_FREE_RING_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga326c806f06f3d48e15209f3e0214cadb">UDMA_RM_MAX_FREE_RING</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:gaf32de7f31cad5e8520dac2dc4979606c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fd6ce35f06c9eba784155cb14275fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga99fd6ce35f06c9eba784155cb14275fd">UDMA_RM_FREE_FLOW_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaef7e327ffb0827b63d4f5a94aa36cf10">UDMA_RM_MAX_FREE_FLOW</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga99fd6ce35f06c9eba784155cb14275fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfb50b33ae03e08362660cc672580534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gadfb50b33ae03e08362660cc672580534">UDMA_RM_GLOBAL_EVENT_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gac83ac345b1b10ad4192a9d600b767460">UDMA_RM_MAX_GLOBAL_EVENT</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:gadfb50b33ae03e08362660cc672580534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37477406bf09919f8a04b5d3c9bc6711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga37477406bf09919f8a04b5d3c9bc6711">UDMA_RM_VINTR_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga429129431f591c34b21f150817780ff7">UDMA_RM_MAX_VINTR</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga37477406bf09919f8a04b5d3c9bc6711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751fd4161115161f4bd6b1ec8406496e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga751fd4161115161f4bd6b1ec8406496e">UDMA_RM_IR_INTR_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaa77f015b0e3d5709f2a2cca2cab51da3">UDMA_RM_MAX_IR_INTR</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga751fd4161115161f4bd6b1ec8406496e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93883b1aa642514ca383b832a0a8bfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga93883b1aa642514ca383b832a0a8bfca">UDMA_RM_PROXY_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga1ddb7e5837d7420a938225c40c9e625a">UDMA_RM_MAX_PROXY</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga93883b1aa642514ca383b832a0a8bfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc3a47e202568b6e9123016d2c2121f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga2fc3a47e202568b6e9123016d2c2121f">UDMA_RM_RING_MON_ARR_SIZE</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga84efce15f1db4da2eef07b10ad001688">UDMA_RM_MAX_RING_MON</a> &gt;&gt; 5U)</td></tr>
<tr class="separator:ga2fc3a47e202568b6e9123016d2c2121f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gae7e8b1d425c8e4d7f19df3f01e06ca7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7e8b1d425c8e4d7f19df3f01e06ca7b">&#9670;&nbsp;</a></span>UDMA_RM_MAX_BLK_COPY_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_BLK_COPY_CH&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p><a class="anchor" id="Udma_RmMaxSize"></a>Resource management related macros.</p>
<p>These values are based on an optimal value typically used for allocation per core and not based on actual resources in a given SOC.</p>
<p>Note: Kept to be multiple of 32 to store as bit fields in uint32_t </p>

</div>
</div>
<a id="gaf3c13616dbae2c17741813a1dc9d8b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3c13616dbae2c17741813a1dc9d8b96">&#9670;&nbsp;</a></span>UDMA_RM_MAX_BLK_COPY_HC_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_BLK_COPY_HC_CH&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf4ba1552cb157a7ba232fb61611d69d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4ba1552cb157a7ba232fb61611d69d3">&#9670;&nbsp;</a></span>UDMA_RM_MAX_BLK_COPY_UHC_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_BLK_COPY_UHC_CH&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8d4fe9c3db70a262830342f2d67791b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8d4fe9c3db70a262830342f2d67791b8">&#9670;&nbsp;</a></span>UDMA_RM_MAX_TX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_TX_CH&#160;&#160;&#160;(256U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b6b39bd8feeace0dff3c32e72c35e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b6b39bd8feeace0dff3c32e72c35e6d">&#9670;&nbsp;</a></span>UDMA_RM_MAX_TX_HC_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_TX_HC_CH&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2929f528fc237102c972dac29b5dd562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2929f528fc237102c972dac29b5dd562">&#9670;&nbsp;</a></span>UDMA_RM_MAX_TX_UHC_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_TX_UHC_CH&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga86dcb11099d553097ecda984cf2e5214"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86dcb11099d553097ecda984cf2e5214">&#9670;&nbsp;</a></span>UDMA_RM_MAX_RX_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_RX_CH&#160;&#160;&#160;(256U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b0990212c6eb531d31c5de26b7b8a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b0990212c6eb531d31c5de26b7b8a88">&#9670;&nbsp;</a></span>UDMA_RM_MAX_RX_HC_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_RX_HC_CH&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga99d547de2c4882386f2aa134a14e8009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99d547de2c4882386f2aa134a14e8009">&#9670;&nbsp;</a></span>UDMA_RM_MAX_RX_UHC_CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_RX_UHC_CH&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaef7ab50ea934026c3b5f52d6427d2339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef7ab50ea934026c3b5f52d6427d2339">&#9670;&nbsp;</a></span>UDMA_RM_MAX_UTC_CH_PER_INST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_UTC_CH_PER_INST&#160;&#160;&#160;(96U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad74260729862fa9b843d06c5a6f39284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad74260729862fa9b843d06c5a6f39284">&#9670;&nbsp;</a></span>UDMA_RM_MAX_MAPPED_TX_CH_PER_GROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_MAPPED_TX_CH_PER_GROUP&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf23de0abcb233aa8fa3742d2099b2f83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf23de0abcb233aa8fa3742d2099b2f83">&#9670;&nbsp;</a></span>UDMA_RM_MAX_MAPPED_RX_CH_PER_GROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_MAPPED_RX_CH_PER_GROUP&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36d112ff92aee76f3037fbda6d148c57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36d112ff92aee76f3037fbda6d148c57">&#9670;&nbsp;</a></span>UDMA_RM_MAX_MAPPED_RING_PER_GROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_MAPPED_RING_PER_GROUP&#160;&#160;&#160;(64U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga326c806f06f3d48e15209f3e0214cadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga326c806f06f3d48e15209f3e0214cadb">&#9670;&nbsp;</a></span>UDMA_RM_MAX_FREE_RING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_FREE_RING&#160;&#160;&#160;(1024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaef7e327ffb0827b63d4f5a94aa36cf10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaef7e327ffb0827b63d4f5a94aa36cf10">&#9670;&nbsp;</a></span>UDMA_RM_MAX_FREE_FLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_FREE_FLOW&#160;&#160;&#160;(256U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac83ac345b1b10ad4192a9d600b767460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac83ac345b1b10ad4192a9d600b767460">&#9670;&nbsp;</a></span>UDMA_RM_MAX_GLOBAL_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_GLOBAL_EVENT&#160;&#160;&#160;(1024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga429129431f591c34b21f150817780ff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga429129431f591c34b21f150817780ff7">&#9670;&nbsp;</a></span>UDMA_RM_MAX_VINTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_VINTR&#160;&#160;&#160;(512U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa77f015b0e3d5709f2a2cca2cab51da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa77f015b0e3d5709f2a2cca2cab51da3">&#9670;&nbsp;</a></span>UDMA_RM_MAX_IR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_IR_INTR&#160;&#160;&#160;(128U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1ddb7e5837d7420a938225c40c9e625a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ddb7e5837d7420a938225c40c9e625a">&#9670;&nbsp;</a></span>UDMA_RM_MAX_PROXY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_PROXY&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga84efce15f1db4da2eef07b10ad001688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84efce15f1db4da2eef07b10ad001688">&#9670;&nbsp;</a></span>UDMA_RM_MAX_RING_MON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAX_RING_MON&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga99245bc3ffd4d47aefcee9c4f8c59616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99245bc3ffd4d47aefcee9c4f8c59616">&#9670;&nbsp;</a></span>UDMA_RM_BLK_COPY_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_BLK_COPY_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gae7e8b1d425c8e4d7f19df3f01e06ca7b">UDMA_RM_MAX_BLK_COPY_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4a390d0948a3cf56eff522a60bc2acfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4a390d0948a3cf56eff522a60bc2acfd">&#9670;&nbsp;</a></span>UDMA_RM_BLK_COPY_HC_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_BLK_COPY_HC_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf3c13616dbae2c17741813a1dc9d8b96">UDMA_RM_MAX_BLK_COPY_HC_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae75f0d9d094a1d4c2cad9d3f1708a006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae75f0d9d094a1d4c2cad9d3f1708a006">&#9670;&nbsp;</a></span>UDMA_RM_BLK_COPY_UHC_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_BLK_COPY_UHC_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf4ba1552cb157a7ba232fb61611d69d3">UDMA_RM_MAX_BLK_COPY_UHC_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaba26ce25202217ed9c99ef54a194b02b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba26ce25202217ed9c99ef54a194b02b">&#9670;&nbsp;</a></span>UDMA_RM_TX_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_TX_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga8d4fe9c3db70a262830342f2d67791b8">UDMA_RM_MAX_TX_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad883e2b0eb9342d60c42a428112bae8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad883e2b0eb9342d60c42a428112bae8a">&#9670;&nbsp;</a></span>UDMA_RM_TX_HC_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_TX_HC_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga3b6b39bd8feeace0dff3c32e72c35e6d">UDMA_RM_MAX_TX_HC_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacf47e3fe6bdff7f260eb9563509bc7ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacf47e3fe6bdff7f260eb9563509bc7ae">&#9670;&nbsp;</a></span>UDMA_RM_TX_UHC_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_TX_UHC_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga2929f528fc237102c972dac29b5dd562">UDMA_RM_MAX_TX_UHC_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1745e8c75d545f5f0e8a66262fc83c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1745e8c75d545f5f0e8a66262fc83c2f">&#9670;&nbsp;</a></span>UDMA_RM_RX_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RX_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga86dcb11099d553097ecda984cf2e5214">UDMA_RM_MAX_RX_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga449608e1493a3e7014363052158a517e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga449608e1493a3e7014363052158a517e">&#9670;&nbsp;</a></span>UDMA_RM_RX_HC_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RX_HC_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga8b0990212c6eb531d31c5de26b7b8a88">UDMA_RM_MAX_RX_HC_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad397a58cfbe66fdbc8d5683eeb8c381b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad397a58cfbe66fdbc8d5683eeb8c381b">&#9670;&nbsp;</a></span>UDMA_RM_RX_UHC_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RX_UHC_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga99d547de2c4882386f2aa134a14e8009">UDMA_RM_MAX_RX_UHC_CH</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3143e91e17506b4883e6c00031b4a344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3143e91e17506b4883e6c00031b4a344">&#9670;&nbsp;</a></span>UDMA_RM_UTC_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_UTC_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaef7ab50ea934026c3b5f52d6427d2339">UDMA_RM_MAX_UTC_CH_PER_INST</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeb4d1b372576cab6a1a57bfb56e67ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb4d1b372576cab6a1a57bfb56e67ddd">&#9670;&nbsp;</a></span>UDMA_RM_MAPPED_TX_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAPPED_TX_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gad74260729862fa9b843d06c5a6f39284">UDMA_RM_MAX_MAPPED_TX_CH_PER_GROUP</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga506e4508ec4076b8a8a824e9d11c4e02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga506e4508ec4076b8a8a824e9d11c4e02">&#9670;&nbsp;</a></span>UDMA_RM_MAPPED_RX_CH_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAPPED_RX_CH_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaf23de0abcb233aa8fa3742d2099b2f83">UDMA_RM_MAX_MAPPED_RX_CH_PER_GROUP</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4ad4681c4618e9ac095d0d8d81cfdf96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ad4681c4618e9ac095d0d8d81cfdf96">&#9670;&nbsp;</a></span>UDMA_RM_MAPPED_RING_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_MAPPED_RING_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga36d112ff92aee76f3037fbda6d148c57">UDMA_RM_MAX_MAPPED_RING_PER_GROUP</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf32de7f31cad5e8520dac2dc4979606c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf32de7f31cad5e8520dac2dc4979606c">&#9670;&nbsp;</a></span>UDMA_RM_FREE_RING_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_FREE_RING_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga326c806f06f3d48e15209f3e0214cadb">UDMA_RM_MAX_FREE_RING</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga99fd6ce35f06c9eba784155cb14275fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99fd6ce35f06c9eba784155cb14275fd">&#9670;&nbsp;</a></span>UDMA_RM_FREE_FLOW_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_FREE_FLOW_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaef7e327ffb0827b63d4f5a94aa36cf10">UDMA_RM_MAX_FREE_FLOW</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadfb50b33ae03e08362660cc672580534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfb50b33ae03e08362660cc672580534">&#9670;&nbsp;</a></span>UDMA_RM_GLOBAL_EVENT_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_GLOBAL_EVENT_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gac83ac345b1b10ad4192a9d600b767460">UDMA_RM_MAX_GLOBAL_EVENT</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37477406bf09919f8a04b5d3c9bc6711"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37477406bf09919f8a04b5d3c9bc6711">&#9670;&nbsp;</a></span>UDMA_RM_VINTR_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_VINTR_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga429129431f591c34b21f150817780ff7">UDMA_RM_MAX_VINTR</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga751fd4161115161f4bd6b1ec8406496e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga751fd4161115161f4bd6b1ec8406496e">&#9670;&nbsp;</a></span>UDMA_RM_IR_INTR_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_IR_INTR_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#gaa77f015b0e3d5709f2a2cca2cab51da3">UDMA_RM_MAX_IR_INTR</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga93883b1aa642514ca383b832a0a8bfca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93883b1aa642514ca383b832a0a8bfca">&#9670;&nbsp;</a></span>UDMA_RM_PROXY_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_PROXY_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga1ddb7e5837d7420a938225c40c9e625a">UDMA_RM_MAX_PROXY</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2fc3a47e202568b6e9123016d2c2121f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2fc3a47e202568b6e9123016d2c2121f">&#9670;&nbsp;</a></span>UDMA_RM_RING_MON_ARR_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RING_MON_ARR_SIZE&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__CFG__MODULE.html#ga84efce15f1db4da2eef07b10ad001688">UDMA_RM_MAX_RING_MON</a> &gt;&gt; 5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga599b8e8bd75cb486fc1d3d629131b86e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga599b8e8bd75cb486fc1d3d629131b86e">&#9670;&nbsp;</a></span>UDMA_DEFAULT_RM_PROXY_THREAD_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_RM_PROXY_THREAD_START&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default proxy thread number to start the allocation per core. </p>

</div>
</div>
<a id="ga38c7f15af88e7796b52ba65c711fa902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38c7f15af88e7796b52ba65c711fa902">&#9670;&nbsp;</a></span>UDMA_DEFAULT_RING_ORDER_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_RING_ORDER_ID&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default ring order ID. </p>

</div>
</div>
<a id="ga786502a3deea86c914c2ec5ec7e583f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga786502a3deea86c914c2ec5ec7e583f6">&#9670;&nbsp;</a></span>UDMA_DEFAULT_TX_CH_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_TX_CH_DMA_PRIORITY&#160;&#160;&#160;(<a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default TX channel DMA priority. </p>

</div>
</div>
<a id="ga7e22dd400389882fc8f7768d5f9f967b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e22dd400389882fc8f7768d5f9f967b">&#9670;&nbsp;</a></span>UDMA_DEFAULT_RX_CH_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_RX_CH_DMA_PRIORITY&#160;&#160;&#160;(<a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default RX channel DMA priority. </p>

</div>
</div>
<a id="gaa8b2f861b9ff727b724812bdc59f3447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b2f861b9ff727b724812bdc59f3447">&#9670;&nbsp;</a></span>UDMA_DEFAULT_UTC_CH_DMA_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_UTC_CH_DMA_PRIORITY&#160;&#160;&#160;(<a class="el" href="group__tisci__rm__udmap.html#ga9bc22889a01d440468591e5be21a1159">TISCI_MSG_VALUE_RM_UDMAP_CH_SCHED_PRIOR_MEDHIGH</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default RX channel DMA priority. </p>

</div>
</div>
<a id="gafad7ecfc86c5f5052d05372d0704db8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafad7ecfc86c5f5052d05372d0704db8b">&#9670;&nbsp;</a></span>UDMA_DEFAULT_TX_CH_BUS_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_TX_CH_BUS_PRIORITY&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default TX channel bus priority. </p>

</div>
</div>
<a id="ga52ac2703c417b74686ba0171180f698b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ac2703c417b74686ba0171180f698b">&#9670;&nbsp;</a></span>UDMA_DEFAULT_RX_CH_BUS_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_RX_CH_BUS_PRIORITY&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default RX channel bus priority. </p>

</div>
</div>
<a id="gafc434e7b6aab6b7500bff0ae898f8834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc434e7b6aab6b7500bff0ae898f8834">&#9670;&nbsp;</a></span>UDMA_DEFAULT_UTC_CH_BUS_PRIORITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_UTC_CH_BUS_PRIORITY&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default RX channel bus priority. </p>

</div>
</div>
<a id="ga9e7c2945ce141ef31481f1824b467367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e7c2945ce141ef31481f1824b467367">&#9670;&nbsp;</a></span>UDMA_DEFAULT_TX_CH_BUS_QOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_TX_CH_BUS_QOS&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default TX channel bus QOS. </p>

</div>
</div>
<a id="gac579ee747f1a3e58cb8e0e268db00c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac579ee747f1a3e58cb8e0e268db00c29">&#9670;&nbsp;</a></span>UDMA_DEFAULT_RX_CH_BUS_QOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_RX_CH_BUS_QOS&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default RX channel bus QOS. </p>

</div>
</div>
<a id="ga95dbbeafdafeb0ae61fdb2f6be718ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga95dbbeafdafeb0ae61fdb2f6be718ad1">&#9670;&nbsp;</a></span>UDMA_DEFAULT_UTC_CH_BUS_QOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_UTC_CH_BUS_QOS&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default RX channel bus QOS. </p>

</div>
</div>
<a id="gae24729b536b9aacc4d6e8c3eeeff0d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae24729b536b9aacc4d6e8c3eeeff0d54">&#9670;&nbsp;</a></span>UDMA_DEFAULT_TX_CH_BUS_ORDERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_TX_CH_BUS_ORDERID&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default TX channel bus order ID. </p>

</div>
</div>
<a id="gab3ac2b49fea132e9a293f4248daa8854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3ac2b49fea132e9a293f4248daa8854">&#9670;&nbsp;</a></span>UDMA_DEFAULT_RX_CH_BUS_ORDERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_RX_CH_BUS_ORDERID&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default RX channel bus order ID. </p>

</div>
</div>
<a id="ga6080a8387420024e21580294d9e49f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6080a8387420024e21580294d9e49f0b">&#9670;&nbsp;</a></span>UDMA_DEFAULT_UTC_CH_BUS_ORDERID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_UTC_CH_BUS_ORDERID&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default RX channel bus order ID. </p>

</div>
</div>
<a id="ga618e0185f14f7bafc4c7a1f15a9718ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga618e0185f14f7bafc4c7a1f15a9718ce">&#9670;&nbsp;</a></span>UDMA_CFG_PRINT_BUF_LEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CFG_PRINT_BUF_LEN&#160;&#160;&#160;((uint32_t) 1024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UDMA print buffer length. </p>

</div>
</div>
<a id="gad1468d0e186a3d9bac1f3831bab489a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1468d0e186a3d9bac1f3831bab489a2">&#9670;&nbsp;</a></span>UDMA_DEFAULT_CH_DISABLE_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DEFAULT_CH_DISABLE_TIMEOUT&#160;&#160;&#160;(100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default UDMA channel disable timeout. </p>

</div>
</div>
<a id="gab6d862027344771507a33282be769f5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6d862027344771507a33282be769f5b">&#9670;&nbsp;</a></span>UDMA_SCICLIENT_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SCICLIENT_TIMEOUT&#160;&#160;&#160;(<a class="el" href="group__SCICLIENT__HAL.html#ga64182990d77267ceac444836448a2a8c">SCICLIENT_SERVICE_WAIT_FOREVER</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SCICLIENT API timeout. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
