// Seed: 1210620162
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5,
    input uwire id_6,
    input wor id_7
);
endmodule
module module_1 (
    output wire id_0,
    output tri id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wand id_4
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  assign module_3.id_3 = 0;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_17;
endmodule
module module_3 (
    input supply1 id_0,
    input tri id_1,
    input wor id_2,
    input tri1 id_3,
    output tri id_4,
    output supply0 id_5,
    input tri1 id_6,
    output uwire id_7,
    input wire id_8,
    input tri0 id_9,
    output wire id_10,
    input uwire id_11,
    input tri id_12,
    input tri0 id_13,
    output supply0 id_14,
    input wor id_15,
    input wor id_16
    , id_25,
    input supply1 id_17,
    input uwire id_18,
    output wire id_19,
    input wand id_20,
    input supply0 id_21,
    input wire id_22,
    output supply0 id_23
);
  module_2 modCall_1 (
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25,
      id_25
  );
endmodule
