--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1751 paths analyzed, 410 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.209ns.
--------------------------------------------------------------------------------

Paths for end point flap (SLICE_X13Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          flap (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.116ns (Levels of Logic = 1)
  Clock Path Skew:      -0.058ns (0.433 - 0.491)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to flap
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.AQ       Tcko                  0.391   arst_ff<1>
                                                       arst_ff_0
    SLICE_X14Y25.B5      net (fanout=13)       3.407   arst_ff<0>
    SLICE_X14Y25.B       Tilo                  0.203   display/h_count<2>
                                                       clk_en_d_inv11
    SLICE_X13Y31.SR      net (fanout=1)        0.715   clk_en_d_inv_0
    SLICE_X13Y31.CLK     Tsrck                 0.400   flap
                                                       flap
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (0.994ns logic, 4.122ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_en_d (FF)
  Destination:          flap (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.576ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_en_d to flap
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y30.AQ      Tcko                  0.391   clk_en_d
                                                       clk_en_d
    SLICE_X14Y25.B4      net (fanout=1)        0.867   clk_en_d
    SLICE_X14Y25.B       Tilo                  0.203   display/h_count<2>
                                                       clk_en_d_inv11
    SLICE_X13Y31.SR      net (fanout=1)        0.715   clk_en_d_inv_0
    SLICE_X13Y31.CLK     Tsrck                 0.400   flap
                                                       flap
    -------------------------------------------------  ---------------------------
    Total                                      2.576ns (0.994ns logic, 1.582ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_5 (SLICE_X16Y22.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          display/v_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.959ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.413 - 0.491)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to display/v_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.AQ       Tcko                  0.391   arst_ff<1>
                                                       arst_ff_0
    SLICE_X13Y24.B5      net (fanout=13)       3.381   arst_ff<0>
    SLICE_X13Y24.B       Tilo                  0.259   y<6>
                                                       display/_n0087_inv1
    SLICE_X16Y22.CE      net (fanout=3)        0.593   display/_n0087_inv
    SLICE_X16Y22.CLK     Tceck                 0.335   display/v_count<7>
                                                       display/v_count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.959ns (0.985ns logic, 3.974ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_8 (FF)
  Destination:          display/v_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_8 to display/v_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   display/h_count<9>
                                                       display/h_count_8
    SLICE_X13Y23.D4      net (fanout=17)       0.678   display/h_count<8>
    SLICE_X13Y23.D       Tilo                  0.259   display/v_count<0>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y24.B3      net (fanout=11)       0.522   N17
    SLICE_X13Y24.B       Tilo                  0.259   y<6>
                                                       display/_n0087_inv1
    SLICE_X16Y22.CE      net (fanout=3)        0.593   display/_n0087_inv
    SLICE_X16Y22.CLK     Tceck                 0.335   display/v_count<7>
                                                       display/v_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (1.244ns logic, 1.793ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5 (FF)
  Destination:          display/v_count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.036ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.236 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5 to display/v_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.BQ      Tcko                  0.391   display/h_count<7>
                                                       display/h_count_5
    SLICE_X13Y23.D1      net (fanout=17)       0.677   display/h_count<5>
    SLICE_X13Y23.D       Tilo                  0.259   display/v_count<0>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y24.B3      net (fanout=11)       0.522   N17
    SLICE_X13Y24.B       Tilo                  0.259   y<6>
                                                       display/_n0087_inv1
    SLICE_X16Y22.CE      net (fanout=3)        0.593   display/_n0087_inv
    SLICE_X16Y22.CLK     Tceck                 0.335   display/v_count<7>
                                                       display/v_count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.036ns (1.244ns logic, 1.792ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_7 (SLICE_X16Y22.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               arst_ff_0 (FF)
  Destination:          display/v_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.939ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.413 - 0.491)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: arst_ff_0 to display/v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.AQ       Tcko                  0.391   arst_ff<1>
                                                       arst_ff_0
    SLICE_X13Y24.B5      net (fanout=13)       3.381   arst_ff<0>
    SLICE_X13Y24.B       Tilo                  0.259   y<6>
                                                       display/_n0087_inv1
    SLICE_X16Y22.CE      net (fanout=3)        0.593   display/_n0087_inv
    SLICE_X16Y22.CLK     Tceck                 0.315   display/v_count<7>
                                                       display/v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (0.965ns logic, 3.974ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_8 (FF)
  Destination:          display/v_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.017ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.236 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_8 to display/v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.AQ      Tcko                  0.391   display/h_count<9>
                                                       display/h_count_8
    SLICE_X13Y23.D4      net (fanout=17)       0.678   display/h_count<8>
    SLICE_X13Y23.D       Tilo                  0.259   display/v_count<0>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y24.B3      net (fanout=11)       0.522   N17
    SLICE_X13Y24.B       Tilo                  0.259   y<6>
                                                       display/_n0087_inv1
    SLICE_X16Y22.CE      net (fanout=3)        0.593   display/_n0087_inv
    SLICE_X16Y22.CLK     Tceck                 0.315   display/v_count<7>
                                                       display/v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (1.224ns logic, 1.793ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_5 (FF)
  Destination:          display/v_count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.236 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_5 to display/v_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y23.BQ      Tcko                  0.391   display/h_count<7>
                                                       display/h_count_5
    SLICE_X13Y23.D1      net (fanout=17)       0.677   display/h_count<5>
    SLICE_X13Y23.D       Tilo                  0.259   display/v_count<0>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW0
    SLICE_X13Y24.B3      net (fanout=11)       0.522   N17
    SLICE_X13Y24.B       Tilo                  0.259   y<6>
                                                       display/_n0087_inv1
    SLICE_X16Y22.CE      net (fanout=3)        0.593   display/_n0087_inv
    SLICE_X16Y22.CLK     Tceck                 0.315   display/v_count<7>
                                                       display/v_count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (1.224ns logic, 1.792ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point _bird/y_vel_3 (SLICE_X14Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               physics_cnt_21 (FF)
  Destination:          _bird/y_vel_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.315ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.087 - 0.091)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: physics_cnt_21 to _bird/y_vel_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.234   physics_cnt_21
                                                       physics_cnt_21
    SLICE_X14Y31.CE      net (fanout=16)       0.189   physics_cnt_21
    SLICE_X14Y31.CLK     Tckce       (-Th)     0.108   _bird/y_vel<3>
                                                       _bird/y_vel_3
    -------------------------------------------------  ---------------------------
    Total                                      0.315ns (0.126ns logic, 0.189ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point _bird/y_vel_0 (SLICE_X14Y31.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.335ns (requirement - (clock path skew + uncertainty - data path))
  Source:               physics_cnt_21 (FF)
  Destination:          _bird/y_vel_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.087 - 0.091)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: physics_cnt_21 to _bird/y_vel_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y31.CQ      Tcko                  0.234   physics_cnt_21
                                                       physics_cnt_21
    SLICE_X14Y31.CE      net (fanout=16)       0.189   physics_cnt_21
    SLICE_X14Y31.CLK     Tckce       (-Th)     0.092   _bird/y_vel<3>
                                                       _bird/y_vel_0
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.142ns logic, 0.189ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point _bird/y_vel_7 (SLICE_X12Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               _bird/y_vel_7 (FF)
  Destination:          _bird/y_vel_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: _bird/y_vel_7 to _bird/y_vel_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.200   _bird/y_vel<10>
                                                       _bird/y_vel_7
    SLICE_X12Y32.A6      net (fanout=3)        0.031   _bird/y_vel<7>
    SLICE_X12Y32.CLK     Tah         (-Th)    -0.190   _bird/y_vel<10>
                                                       _bird/y_vel_7_glue_set
                                                       _bird/y_vel_7
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_dv_2/CLK
  Logical resource: clk_en/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_dv_2/CLK
  Logical resource: clk_dv_0/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.209|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1751 paths, 0 nets, and 512 connections

Design statistics:
   Minimum period:   5.209ns{1}   (Maximum frequency: 191.975MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 02 13:19:39 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



