Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Oct 19 15:13:40 2023
| Host         : DESKTOP-CHTHMLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file C:/Users/yushuo/Desktop/Workspace/xilinx/lab3/timing_report_2.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (159)
6. checking no_output_delay (167)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (159)
--------------------------------
 There are 159 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (167)
---------------------------------
 There are 167 ports with no output delay specified. (HIGH)

arready
awready
data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.586        0.000                      0                  490        0.070        0.000                      0                  490        7.000        0.000                       0                   301  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
axis_clk    {0.000 5.000}      15.000          66.667          
axis_clk_1  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk_1          3.586        0.000                      0                  490        0.070        0.000                      0                  490        7.000        0.000                       0                   301  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk_1                  
(none)                      axis_clk_1    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_1
  To Clock:  axis_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        3.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.586ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        11.309ns  (logic 8.452ns (74.734%)  route 2.857ns (25.266%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    11.680    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.797 r  sm_tdata_r_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    11.797    sm_tdata_r_reg[23]_i_6_n_0
                                                                      r  sm_tdata_r_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.128 r  sm_tdata_r_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.746    sm_tdata_r_reg[27]_i_6_n_4
                                                                      r  sm_tdata_r[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.053 r  sm_tdata_r[27]_i_2/O
                         net (fo=1, unplaced)         0.000    13.053    sm_tdata_r[27]_i_2_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.429 r  sm_tdata_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.429    sm_tdata_r_reg[27]_i_1_n_0
                                                                      r  sm_tdata_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.766 r  sm_tdata_r_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    13.766    sm_tdata_r_reg[31]_i_2_n_6
                         FDRE                                         r  sm_tdata_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[29]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[29]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.766    
  -------------------------------------------------------------------
                         slack                                  3.586    

Slack (MET) :             3.592ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        11.303ns  (logic 8.446ns (74.721%)  route 2.857ns (25.279%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    11.680    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.797 r  sm_tdata_r_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    11.797    sm_tdata_r_reg[23]_i_6_n_0
                                                                      r  sm_tdata_r_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.128 r  sm_tdata_r_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.746    sm_tdata_r_reg[27]_i_6_n_4
                                                                      r  sm_tdata_r[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.053 r  sm_tdata_r[27]_i_2/O
                         net (fo=1, unplaced)         0.000    13.053    sm_tdata_r[27]_i_2_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.429 r  sm_tdata_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.429    sm_tdata_r_reg[27]_i_1_n_0
                                                                      r  sm_tdata_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.760 r  sm_tdata_r_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    13.760    sm_tdata_r_reg[31]_i_2_n_4
                         FDRE                                         r  sm_tdata_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[31]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[31]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.760    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        11.228ns  (logic 8.371ns (74.552%)  route 2.857ns (25.448%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    11.680    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.797 r  sm_tdata_r_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    11.797    sm_tdata_r_reg[23]_i_6_n_0
                                                                      r  sm_tdata_r_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.128 r  sm_tdata_r_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.746    sm_tdata_r_reg[27]_i_6_n_4
                                                                      r  sm_tdata_r[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.053 r  sm_tdata_r[27]_i_2/O
                         net (fo=1, unplaced)         0.000    13.053    sm_tdata_r[27]_i_2_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.429 r  sm_tdata_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.429    sm_tdata_r_reg[27]_i_1_n_0
                                                                      r  sm_tdata_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.685 r  sm_tdata_r_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    13.685    sm_tdata_r_reg[31]_i_2_n_5
                         FDRE                                         r  sm_tdata_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[30]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[30]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.685    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        11.204ns  (logic 8.347ns (74.497%)  route 2.857ns (25.503%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    11.680    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.797 r  sm_tdata_r_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    11.797    sm_tdata_r_reg[23]_i_6_n_0
                                                                      r  sm_tdata_r_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.128 r  sm_tdata_r_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.746    sm_tdata_r_reg[27]_i_6_n_4
                                                                      r  sm_tdata_r[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    13.053 r  sm_tdata_r[27]_i_2/O
                         net (fo=1, unplaced)         0.000    13.053    sm_tdata_r[27]_i_2_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.429 r  sm_tdata_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.429    sm_tdata_r_reg[27]_i_1_n_0
                                                                      r  sm_tdata_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.661 r  sm_tdata_r_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    13.661    sm_tdata_r_reg[31]_i_2_n_7
                         FDRE                                         r  sm_tdata_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[28]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[28]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        11.192ns  (logic 8.335ns (74.470%)  route 2.857ns (25.530%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    11.680    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.011 r  sm_tdata_r_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.629    sm_tdata_r_reg[23]_i_6_n_4
                                                                      r  sm_tdata_r[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.936 r  sm_tdata_r[23]_i_2/O
                         net (fo=1, unplaced)         0.000    12.936    sm_tdata_r[23]_i_2_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.312 r  sm_tdata_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.312    sm_tdata_r_reg[23]_i_1_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.649 r  sm_tdata_r_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.649    sm_tdata_r_reg[27]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[25]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[25]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        11.186ns  (logic 8.329ns (74.456%)  route 2.857ns (25.544%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    11.680    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.011 r  sm_tdata_r_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.629    sm_tdata_r_reg[23]_i_6_n_4
                                                                      r  sm_tdata_r[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.936 r  sm_tdata_r[23]_i_2/O
                         net (fo=1, unplaced)         0.000    12.936    sm_tdata_r[23]_i_2_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.312 r  sm_tdata_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.312    sm_tdata_r_reg[23]_i_1_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.643 r  sm_tdata_r_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.643    sm_tdata_r_reg[27]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[27]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[27]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.643    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.784ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 8.254ns (74.284%)  route 2.857ns (25.716%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    11.680    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.011 r  sm_tdata_r_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.629    sm_tdata_r_reg[23]_i_6_n_4
                                                                      r  sm_tdata_r[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.936 r  sm_tdata_r[23]_i_2/O
                         net (fo=1, unplaced)         0.000    12.936    sm_tdata_r[23]_i_2_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.312 r  sm_tdata_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.312    sm_tdata_r_reg[23]_i_1_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.568 r  sm_tdata_r_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    13.568    sm_tdata_r_reg[27]_i_1_n_5
                         FDRE                                         r  sm_tdata_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[26]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[26]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.568    
  -------------------------------------------------------------------
                         slack                                  3.784    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        11.087ns  (logic 8.230ns (74.228%)  route 2.857ns (25.772%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.671 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    11.680    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.011 r  sm_tdata_r_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.629    sm_tdata_r_reg[23]_i_6_n_4
                                                                      r  sm_tdata_r[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.936 r  sm_tdata_r[23]_i_2/O
                         net (fo=1, unplaced)         0.000    12.936    sm_tdata_r[23]_i_2_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.312 r  sm_tdata_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.312    sm_tdata_r_reg[23]_i_1_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.544 r  sm_tdata_r_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    13.544    sm_tdata_r_reg[27]_i_1_n_7
                         FDRE                                         r  sm_tdata_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[24]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[24]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.544    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.933ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        10.962ns  (logic 8.114ns (74.016%)  route 2.848ns (25.984%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.781 r  sm_tdata_r_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.399    sm_tdata_r_reg[19]_i_6_n_4
                                                                      r  sm_tdata_r[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.706 r  sm_tdata_r[19]_i_2/O
                         net (fo=1, unplaced)         0.000    12.706    sm_tdata_r[19]_i_2_n_0
                                                                      r  sm_tdata_r_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.082 r  sm_tdata_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.082    sm_tdata_r_reg[19]_i_1_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.419 r  sm_tdata_r_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    13.419    sm_tdata_r_reg[23]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[21]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[21]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                  3.933    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 ffen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (axis_clk_1 rise@15.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        10.956ns  (logic 8.108ns (74.002%)  route 2.848ns (25.998%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 17.128 - 15.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  ffen_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ffen_r_reg/Q
                         net (fo=129, unplaced)       0.576     3.510    ffen_r
                                                                      r  sm_tdata_r1__0_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.295     3.805 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     4.605    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.641 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.696    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.214 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800    11.014    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    11.138 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000    11.138    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.781 r  sm_tdata_r_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    12.399    sm_tdata_r_reg[19]_i_6_n_4
                                                                      r  sm_tdata_r[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    12.706 r  sm_tdata_r[19]_i_2/O
                         net (fo=1, unplaced)         0.000    12.706    sm_tdata_r[19]_i_2_n_0
                                                                      r  sm_tdata_r_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.082 r  sm_tdata_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    13.082    sm_tdata_r_reg[19]_i_1_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.413 r  sm_tdata_r_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    13.413    sm_tdata_r_reg[23]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                     15.000    15.000 r  
                                                      0.000    15.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    15.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439    17.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[23]/C
                         clock pessimism              0.184    17.311    
                         clock uncertainty           -0.035    17.276    
                         FDRE (Setup_fdre_C_D)        0.076    17.352    sm_tdata_r_reg[23]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  3.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[10]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_r_reg[11]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  sm_tdata_r_reg[11]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[11]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[11]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[12]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[12]
                                                                      r  sm_tdata_r_reg[15]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  sm_tdata_r_reg[15]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[15]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[14]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[14]
                                                                      r  sm_tdata_r_reg[15]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  sm_tdata_r_reg[15]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[15]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[15]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[16]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[16]
                                                                      r  sm_tdata_r_reg[19]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  sm_tdata_r_reg[19]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[19]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[17]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[18]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[18]
                                                                      r  sm_tdata_r_reg[19]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  sm_tdata_r_reg[19]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[19]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[19]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[0]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_r_reg[3]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  sm_tdata_r_reg[3]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[3]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[20]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[20]
                                                                      r  sm_tdata_r_reg[23]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  sm_tdata_r_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[23]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[21]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[22]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[22]
                                                                      r  sm_tdata_r_reg[23]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  sm_tdata_r_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[23]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[23]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[24]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[24]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[24]
                                                                      r  sm_tdata_r_reg[27]_i_1/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.005 r  sm_tdata_r_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[27]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[25]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sm_tdata_r_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            sm_tdata_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             axis_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_1 rise@0.000ns - axis_clk_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.239ns (72.973%)  route 0.089ns (27.027%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  sm_tdata_r_reg[26]/Q
                         net (fo=3, unplaced)         0.089     0.913    sm_tdata_OBUF[26]
                                                                      r  sm_tdata_r_reg[27]_i_1/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.092     1.005 r  sm_tdata_r_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000     1.005    sm_tdata_r_reg[27]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[27]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    sm_tdata_r_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_1
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         15.000      12.845               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         15.000      14.000               FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000               FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000               FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000               ap_start_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000               arready_r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000               awready_r_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000               count_r_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000               count_r_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         15.000      14.000               count_r_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000                ap_start_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000                ap_start_sig_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000                FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000                ap_start_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000                ap_start_sig_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000                arready_r_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.500       7.000                arready_r_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[9]
                            (input port)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 3.978ns (56.608%)  route 3.049ns (43.392%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[9] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[9]
                                                                      f  awaddr_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    awaddr_IBUF[9]
                                                                      f  rdata_OBUF[31]_inst_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_6/O
                         net (fo=5, unplaced)         0.477     2.372    rdata_OBUF[31]_inst_i_6_n_0
                                                                      f  rdata_OBUF[31]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.496 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     3.469    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     3.593 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.393    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.028 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.028    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[0]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.978ns (56.616%)  route 3.048ns (43.384%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[0] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[0]
                                                                      r  awaddr_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[0]
                                                                      r  rdata_OBUF[31]_inst_i_5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_5/O
                         net (fo=5, unplaced)         0.930     2.825    rdata_OBUF[31]_inst_i_5_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     2.949 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     3.468    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     3.592 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.392    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.027 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.027    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[0]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[0] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[0]
                                                                      r  tap_Do_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[0]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[0]
                                                                      r  rdata_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[10]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[10] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[10]
                                                                      r  tap_Do_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[10]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[10]
                                                                      r  rdata_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[11]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[11] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[11]
                                                                      r  tap_Do_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[11]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[11]
                                                                      r  rdata_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[12]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[12] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[12]
                                                                      r  tap_Do_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[12]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[12]
                                                                      r  rdata_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[13]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[13] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[13]
                                                                      r  tap_Do_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[13]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[13]
                                                                      r  rdata_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[14]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[14] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[14]
                                                                      r  tap_Do_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[14]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[14]
                                                                      r  rdata_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[15]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[15] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[15]
                                                                      r  tap_Do_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[15]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[15]
                                                                      r  rdata_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[16]
                                                                      r  rdata_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[17]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[17] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[17]
                                                                      r  tap_Do_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[17]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[17]
                                                                      r  rdata_OBUF[17]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tap_Do[18]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[18] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[18]
                                                                      r  tap_Do_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  tap_Do_IBUF[18]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    tap_Do_IBUF[18]
                                                                      r  rdata_OBUF[18]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  rdata_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    rdata_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk_1
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvalid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 3.531ns (56.018%)  route 2.773ns (43.982%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  rvalid_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  rvalid_r_reg/Q
                         net (fo=7, unplaced)         1.000     3.934    rvalid_OBUF
                                                                      r  rdata_OBUF[31]_inst_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.229 r  rdata_OBUF[31]_inst_i_3/O
                         net (fo=32, unplaced)        0.973     5.202    rdata_OBUF[31]_inst_i_3_n_0
                                                                      r  rdata_OBUF[1]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.326 r  rdata_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     6.126    rdata_OBUF[1]
                                                                      r  rdata_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.761 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.761    rdata[1]
                                                                      r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[10]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[11]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[12]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[13]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[14]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[15]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[16]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.177ns  (logic 3.655ns (59.177%)  route 2.522ns (40.823%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  FSM_onehot_state_reg[2]/Q
                         net (fo=13, unplaced)        0.520     3.454    state_reg[1]
                                                                      r  rdata_OBUF[2]_inst_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.749 r  rdata_OBUF[2]_inst_i_2/O
                         net (fo=3, unplaced)         0.683     4.432    rdata_OBUF[2]_inst_i_2_n_0
                                                                      r  rdata_OBUF[31]_inst_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.556 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=31, unplaced)        0.519     5.075    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[17]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.199 r  rdata_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.999    rdata_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.634 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     8.634    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  arready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  arready_r_reg/Q
                         net (fo=7, unplaced)         0.337     1.162    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  awready_r_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  awready_r_reg/Q
                         net (fo=11, unplaced)        0.337     1.162    awready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_Di_r_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Di_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_Di_r_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_Di_r_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_Di_r_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_Di_r_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_Di_r_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Di_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_Di_r_reg[15]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[15]
                                                                      r  data_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[15]
                                                                      r  data_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_Di_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            data_Di[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  data_Di_r_reg[16]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[16]
                                                                      r  data_Di_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[16]
                                                                      r  data_Di[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk_1

Max Delay           503 Endpoints
Min Delay           503 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.856ns  (logic 8.775ns (74.012%)  route 3.081ns (25.988%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_r_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_r_reg[23]_i_6_n_0
                                                                      r  sm_tdata_r_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_r_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    sm_tdata_r_reg[27]_i_6_n_4
                                                                      r  sm_tdata_r[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  sm_tdata_r[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    sm_tdata_r[27]_i_2_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  sm_tdata_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    sm_tdata_r_reg[27]_i_1_n_0
                                                                      r  sm_tdata_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.856 r  sm_tdata_r_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    11.856    sm_tdata_r_reg[31]_i_2_n_6
                         FDRE                                         r  sm_tdata_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.850ns  (logic 8.769ns (73.998%)  route 3.081ns (26.002%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_r_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_r_reg[23]_i_6_n_0
                                                                      r  sm_tdata_r_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_r_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    sm_tdata_r_reg[27]_i_6_n_4
                                                                      r  sm_tdata_r[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  sm_tdata_r[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    sm_tdata_r[27]_i_2_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  sm_tdata_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    sm_tdata_r_reg[27]_i_1_n_0
                                                                      r  sm_tdata_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.850 r  sm_tdata_r_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    11.850    sm_tdata_r_reg[31]_i_2_n_4
                         FDRE                                         r  sm_tdata_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.775ns  (logic 8.694ns (73.833%)  route 3.081ns (26.167%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_r_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_r_reg[23]_i_6_n_0
                                                                      r  sm_tdata_r_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_r_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    sm_tdata_r_reg[27]_i_6_n_4
                                                                      r  sm_tdata_r[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  sm_tdata_r[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    sm_tdata_r[27]_i_2_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  sm_tdata_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    sm_tdata_r_reg[27]_i_1_n_0
                                                                      r  sm_tdata_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.775 r  sm_tdata_r_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    11.775    sm_tdata_r_reg[31]_i_2_n_5
                         FDRE                                         r  sm_tdata_r_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.751ns  (logic 8.670ns (73.779%)  route 3.081ns (26.221%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  sm_tdata_r_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    sm_tdata_r_reg[23]_i_6_n_0
                                                                      r  sm_tdata_r_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  sm_tdata_r_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    sm_tdata_r_reg[27]_i_6_n_4
                                                                      r  sm_tdata_r[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  sm_tdata_r[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    sm_tdata_r[27]_i_2_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  sm_tdata_r_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    sm_tdata_r_reg[27]_i_1_n_0
                                                                      r  sm_tdata_r_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.751 r  sm_tdata_r_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    11.751    sm_tdata_r_reg[31]_i_2_n_7
                         FDRE                                         r  sm_tdata_r_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.739ns  (logic 8.658ns (73.753%)  route 3.081ns (26.247%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_r_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    sm_tdata_r_reg[23]_i_6_n_4
                                                                      r  sm_tdata_r[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  sm_tdata_r[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    sm_tdata_r[23]_i_2_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  sm_tdata_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    sm_tdata_r_reg[23]_i_1_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.739 r  sm_tdata_r_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.739    sm_tdata_r_reg[27]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.733ns  (logic 8.652ns (73.739%)  route 3.081ns (26.261%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_r_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    sm_tdata_r_reg[23]_i_6_n_4
                                                                      r  sm_tdata_r[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  sm_tdata_r[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    sm_tdata_r[23]_i_2_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  sm_tdata_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    sm_tdata_r_reg[23]_i_1_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.733 r  sm_tdata_r_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.733    sm_tdata_r_reg[27]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.658ns  (logic 8.577ns (73.570%)  route 3.081ns (26.430%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_r_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    sm_tdata_r_reg[23]_i_6_n_4
                                                                      r  sm_tdata_r[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  sm_tdata_r[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    sm_tdata_r[23]_i_2_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  sm_tdata_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    sm_tdata_r_reg[23]_i_1_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.658 r  sm_tdata_r_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.658    sm_tdata_r_reg[27]_i_1_n_5
                         FDRE                                         r  sm_tdata_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.634ns  (logic 8.553ns (73.516%)  route 3.081ns (26.484%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  sm_tdata_r_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    sm_tdata_r_reg[19]_i_6_n_0
                                                                      r  sm_tdata_r_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  sm_tdata_r_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    sm_tdata_r_reg[23]_i_6_n_4
                                                                      r  sm_tdata_r[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  sm_tdata_r[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    sm_tdata_r[23]_i_2_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  sm_tdata_r_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    sm_tdata_r_reg[23]_i_1_n_0
                                                                      r  sm_tdata_r_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.634 r  sm_tdata_r_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.634    sm_tdata_r_reg[27]_i_1_n_7
                         FDRE                                         r  sm_tdata_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.509ns  (logic 8.437ns (73.306%)  route 3.072ns (26.694%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  sm_tdata_r_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.489    sm_tdata_r_reg[19]_i_6_n_4
                                                                      r  sm_tdata_r[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.796 r  sm_tdata_r[19]_i_2/O
                         net (fo=1, unplaced)         0.000    10.796    sm_tdata_r[19]_i_2_n_0
                                                                      r  sm_tdata_r_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.172 r  sm_tdata_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.172    sm_tdata_r_reg[19]_i_1_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.509 r  sm_tdata_r_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.509    sm_tdata_r_reg[23]_i_1_n_6
                         FDRE                                         r  sm_tdata_r_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            sm_tdata_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.503ns  (logic 8.431ns (73.292%)  route 3.072ns (26.708%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  sm_tdata_r1__0_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     1.895 r  sm_tdata_r1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    o_ram_data[16]
                                                                      r  sm_tdata_r1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  sm_tdata_r1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    sm_tdata_r1__0_n_106
                                                                      r  sm_tdata_r1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  sm_tdata_r1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    sm_tdata_r1__1_n_105
                                                                      r  sm_tdata_r[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  sm_tdata_r[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    sm_tdata_r[19]_i_9_n_0
                                                                      r  sm_tdata_r_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  sm_tdata_r_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.489    sm_tdata_r_reg[19]_i_6_n_4
                                                                      r  sm_tdata_r[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.796 r  sm_tdata_r[19]_i_2/O
                         net (fo=1, unplaced)         0.000    10.796    sm_tdata_r[19]_i_2_n_0
                                                                      r  sm_tdata_r_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.172 r  sm_tdata_r_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.172    sm_tdata_r_reg[19]_i_1_n_0
                                                                      r  sm_tdata_r_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.503 r  sm_tdata_r_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.503    sm_tdata_r_reg[23]_i_1_n_4
                         FDRE                                         r  sm_tdata_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tdata_r_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                         FDRE                                         r  data_Di_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[0]/C

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                         FDRE                                         r  data_Di_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[10]/C

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                         FDRE                                         r  data_Di_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[11]/C

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                         FDRE                                         r  data_Di_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[12]/C

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                         FDRE                                         r  data_Di_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[13]/C

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[14]
                         FDRE                                         r  data_Di_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[14]/C

Slack:                    inf
  Source:                 ss_tdata[15]
                            (input port)
  Destination:            data_Di_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[15] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[15]
                                                                      r  ss_tdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[15]
                         FDRE                                         r  data_Di_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[15]/C

Slack:                    inf
  Source:                 ss_tdata[16]
                            (input port)
  Destination:            data_Di_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[16] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[16]
                                                                      r  ss_tdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[16]
                         FDRE                                         r  data_Di_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[16]/C

Slack:                    inf
  Source:                 ss_tdata[17]
                            (input port)
  Destination:            data_Di_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[17] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[17]
                                                                      r  ss_tdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[17]
                         FDRE                                         r  data_Di_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[17]/C

Slack:                    inf
  Source:                 ss_tdata[18]
                            (input port)
  Destination:            data_Di_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_1  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[18] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[18]
                                                                      r  ss_tdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    ss_tdata_IBUF[18]
                         FDRE                                         r  data_Di_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_1 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=300, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDRE                                         r  data_Di_r_reg[18]/C





