[0m[[0m[0mdebug[0m] [0m[0mPackaging /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/-name-_2.13-0.1.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BHT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BHT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$bru_detail$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$bru_detail$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/signed_mul$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/signed_mul$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/branch_prediction_with_blockram$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/branch_prediction_with_blockram$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/icache_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/icache_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/cfu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/cfu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BTB_banks$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BTB_banks$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/alu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/alu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$bru_detail$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$bru_detail$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS_banks_oneissue$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS_banks_oneissue$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/btb_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/btb_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/icache_data$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/icache_data$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/two_port_lookup_table_with_two_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/two_port_lookup_table_with_two_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/branch_prediction$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/branch_prediction$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/unsigned_div$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/unsigned_div$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/pc2if$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/pc2if$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$tlb_data_register$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$tlb_data_register$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BHT_banks_oneissue$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BHT_banks_oneissue$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/btb_tag_ram$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/btb_tag_ram$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/btb_tag_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/btb_tag_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/pht_data_ram$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/pht_data_ram$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/icache_tag$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/icache_tag$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BHT_banks_oneissue_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BHT_banks_oneissue_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/signed_div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/signed_div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/br.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/br.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dcache_data$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dcache_data$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$pc_detail$1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$pc_detail$1$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/ex2mem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/ex2mem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$bru_bundle$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$bru_bundle$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BTB_banks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BTB_banks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/hilo$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/hilo$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BHT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BHT$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/pre_cfu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/pre_cfu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/id2ex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/id2ex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$pc_out_bundle$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$pc_out_bundle$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/regfile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/regfile.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BTB_banks_oneissue_with_block_ram$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BTB_banks_oneissue_with_block_ram$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BHT_banks_oneissue_block_ram$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BHT_banks_oneissue_block_ram$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/tlb_write_or_read_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/tlb_write_or_read_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/unsigned_div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/unsigned_div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHT.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/mips_macros.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/mips_macros.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/imem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/imem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dmemreq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dmemreq.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS_banks_oneissue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS_banks_oneissue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS_banks_oneissue_block_ram$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS_banks_oneissue_block_ram$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/axi_ram_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/axi_ram_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BTB_banks_oneissue_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BTB_banks_oneissue_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/cu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/cu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/id2ex$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/id2ex$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/axi_crossbar_0$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/axi_crossbar_0$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/pre_cfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/pre_cfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/imem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/imem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/bht_data_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/bht_data_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BTB_banks_oneissue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BTB_banks_oneissue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/fifo$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/fifo$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/btb_tag_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/btb_tag_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/btb_data_with_block_ram$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/btb_data_with_block_ram$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/icache_tag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/icache_tag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/regfile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/regfile$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/icache_data.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/icache_data.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/muldiv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/muldiv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/my_CPU_top_test$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/my_CPU_top_test$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/Look_up_table_read_first_.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/Look_up_table_read_first_.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/cfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/cfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/my_CPU_top_test.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/my_CPU_top_test.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/hilo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/hilo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$tlb_data_register$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$tlb_data_register$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/btb_tag_with_block_ram$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/btb_tag_with_block_ram$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/addr_cal.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/addr_cal.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/inst_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/inst_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/unsigned_mul$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/unsigned_mul$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/br$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/br$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/pht_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/pht_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/branch_prediction_with_blockram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/branch_prediction_with_blockram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/double_ports_tlb_for_inst_and_data$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/double_ports_tlb_for_inst_and_data$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dmemreq$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dmemreq$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS_banks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS_banks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS_banks_oneissue_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS_banks_oneissue_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/Look_up_table$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/Look_up_table$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dcache_data.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dcache_data.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/mycpu_top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/mycpu_top.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/decoder_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/decoder_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/inst_cache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/inst_cache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/pht_data_with_block_ram$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/pht_data_with_block_ram$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/tlb$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/tlb$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/if2id.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/if2id.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/mem2wb.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/mem2wb.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/bht_data_with_block_ram$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/bht_data_with_block_ram$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/data_cache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/data_cache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/btb_data_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/btb_data_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/btb_data_ram$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/btb_data_ram$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/ex2mem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/ex2mem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/alu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/alu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BTB_banks_oneissue$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BTB_banks_oneissue$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/two_ports_lookup_table$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/two_ports_lookup_table$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/bht_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/bht_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dmem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dmem$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/cp0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/cp0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dmem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dmem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/pht_data_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/pht_data_with_block_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/Look_up_table_read_first_$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/Look_up_table_read_first_$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/addr_cal$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/addr_cal$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$pc_in_bundle$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$pc_in_bundle$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/signed_mul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/signed_mul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BHT_banks$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BHT_banks$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/data_cache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/data_cache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BHT_banks_oneissue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BHT_banks_oneissue.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/BHT_banks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/BHT_banks.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/icache_data_ram$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/icache_data_ram$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/two_ports_lookup_table.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/two_ports_lookup_table.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/cu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/cu$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/cache_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/cache_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/ex_in_and_out_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/ex_in_and_out_port.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/double_ports_tlb_for_inst_and_data.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/double_ports_tlb_for_inst_and_data.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/axi_crossbar_0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/axi_crossbar_0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dcache_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dcache_data_ram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/bht_data_ram$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/bht_data_ram$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dcache_data_ram$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dcache_data_ram$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/Look_up_table.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/Look_up_table.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dcache_tag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dcache_tag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/two_port_lookup_table_with_two_port$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/two_port_lookup_table_with_two_port$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/unsigned_mul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/unsigned_mul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/mem2wb$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/mem2wb$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/tlb.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/tlb.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/myCPU$pc_detail$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/myCPU$pc_detail$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/axi_ram_port_multi_banking.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/axi_ram_port_multi_banking.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/pc2if.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/pc2if.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/if2id$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/if2id$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/cp0$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/cp0$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS_with_block_ram$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS_with_block_ram$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/fifo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/fifo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/PHTS_banks$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/PHTS_banks$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/muldiv$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/muldiv$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/signed_div$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/signed_div$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/my_CPU_top_test$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/my_CPU_top_test$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/inst_cache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/inst_cache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/branch_prediction.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/branch_prediction.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	examples/dcache_tag$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /media/wzy/5fe7855f-9624-4a13-ab30-6c3aeb020a72/longxin/learning/ic_design/mips_cpu_cache/target/scala-2.13/classes/examples/dcache_tag$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
